{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638123448203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638123448216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 10:17:27 2021 " "Processing started: Sun Nov 28 10:17:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638123448216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123448216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123448216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638123449309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638123449309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B " "Found entity 1: unsaved_Nios2_B" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_irq_mapper " "Found entity 1: unsaved_Nios2_B_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464728 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464752 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464771 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_005 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_005" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464775 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464780 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123464783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464785 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_timer_0 " "Found entity 1: unsaved_Nios2_A_timer_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_B_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_onchip_memory2_0 " "Found entity 1: unsaved_Nios2_B_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_B_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_B_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "unsaved/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464979 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_Nios2_A_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464979 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464979 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_Nios2_A_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464979 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_jtag_uart_0 " "Found entity 5: unsaved_Nios2_A_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/adder_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/adder_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tree16_32 " "Found entity 1: adder_tree16_32" {  } { { "unsaved/synthesis/submodules/adder_tree.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/adder_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ring_osc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ring_osc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ring_osc_top " "Found entity 1: ring_osc_top" {  } { { "unsaved/synthesis/submodules/ring_osc_top.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/ring_osc_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/power_virus.v 3 3 " "Found 3 design units, including 3 entities, in source file unsaved/synthesis/submodules/power_virus.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_virus " "Found entity 1: power_virus" {  } { { "unsaved/synthesis/submodules/power_virus.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/power_virus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464986 ""} { "Info" "ISGN_ENTITY_NAME" "2 power_virus_set " "Found entity 2: power_virus_set" {  } { { "unsaved/synthesis/submodules/power_virus.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/power_virus.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464986 ""} { "Info" "ISGN_ENTITY_NAME" "3 power_virus_bank " "Found entity 3: power_virus_bank" {  } { { "unsaved/synthesis/submodules/power_virus.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/power_virus.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464986 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ring_osc.v(72) " "Verilog HDL syntax warning at ring_osc.v(72): extra block comment delimiter characters /* within block comment" {  } { { "unsaved/synthesis/submodules/ring_osc.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/ring_osc.v" 72 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1638123464988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ring_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ring_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ring_osc " "Found entity 1: ring_osc" {  } { { "unsaved/synthesis/submodules/ring_osc.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/ring_osc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ro_counter.v 3 3 " "Found 3 design units, including 3 entities, in source file unsaved/synthesis/submodules/ro_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF1 " "Found entity 1: TFF1" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464992 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFF_counter " "Found entity 2: TFF_counter" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464992 ""} { "Info" "ISGN_ENTITY_NAME" "3 RO_counter " "Found entity 3: RO_counter" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A " "Found entity 1: unsaved_Nios2_A" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123464997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123464997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_irq_mapper " "Found entity 1: unsaved_Nios2_A_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465044 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_005 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_005" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465047 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465050 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638123465052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465053 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_A_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sys_sdram_pll_0 " "Found entity 1: unsaved_Nios2_A_sys_sdram_pll_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "unsaved/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "unsaved/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_switches " "Found entity 1: unsaved_Nios2_A_switches" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sdram_input_efifo_module " "Found entity 1: unsaved_Nios2_A_sdram_input_efifo_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465070 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_sdram " "Found entity 2: unsaved_Nios2_A_sdram" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_A_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_A_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_key.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_key " "Found entity 1: unsaved_Nios2_A_key" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_highres.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_highres.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_highres " "Found entity 1: unsaved_Nios2_A_highres" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "unsaved/synthesis/submodules/AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "unsaved/synthesis/submodules/counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465140 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "unsaved/synthesis/submodules/AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "unsaved/synthesis/submodules/control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDR " "Found entity 1: unsaved_Nios2_A_LEDR" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDG " "Found entity 1: unsaved_Nios2_A_LEDG" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_HEX_0 " "Found entity 1: unsaved_Nios2_A_HEX_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework4.v 1 1 " "Found 1 design units, including 1 entities, in source file homework4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Homework4 " "Found entity 1: Homework4" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/aes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro.v 1 1 " "Found 1 design units, including 1 entities, in source file ro.v" { { "Info" "ISGN_ENTITY_NAME" "1 rO " "Found entity 1: rO" {  } { { "rO.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/rO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465173 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465178 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.v(25) " "Verilog HDL warning at hexdriver.v(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/hexdriver.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638123465181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/hexdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file invshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "InvShiftRows.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465188 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_Mul_9 " "Found entity 2: GF_Mul_9" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465188 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_Mul_b " "Found entity 3: GF_Mul_b" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465188 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_Mul_d " "Found entity 4: GF_Mul_d" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465188 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_Mul_e " "Found entity 5: GF_Mul_e" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 2 2 " "Found 2 design units, including 2 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/KeyExpansion.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465191 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansionOne " "Found entity 2: KeyExpansionOne" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/KeyExpansion.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/SubBytes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465194 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes " "Found entity 2: InvSubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/SubBytes.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465194 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvSub_16 " "Found entity 3: InvSub_16" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/SubBytes.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_128.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_128 " "Found entity 1: reg_128" {  } { { "reg_128.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/reg_128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/reg_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmod_32.v 1 1 " "Found 1 design units, including 1 entities, in source file regmod_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmod_32 " "Found entity 1: regmod_32" {  } { { "regmod_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/regmod_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_128b.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_128b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_128b " "Found entity 1: SR_128b" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/SR_128b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123465206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123465206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z adder_tree.v(54) " "Verilog HDL Implicit Net warning at adder_tree.v(54): created implicit net for \"z\"" {  } { { "unsaved/synthesis/submodules/adder_tree.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/adder_tree.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(318) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638123465259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(328) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638123465259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(338) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638123465259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(682) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638123465261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RO_counter.v(56) " "Verilog HDL Instantiation warning at RO_counter.v(56): instance has no name" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638123465290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Homework4 " "Elaborating entity \"Homework4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638123465800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Homework4.v(135) " "Verilog HDL assignment warning at Homework4.v(135): truncated value with size 32 to match size of target (4)" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638123465802 "|Homework4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:NiosII " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:NiosII\"" {  } { { "Homework4.v" "NiosII" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A unsaved:NiosII\|unsaved_Nios2_A:nios2_a " "Elaborating entity \"unsaved_Nios2_A\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/unsaved.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_HEX_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0 " "Elaborating entity \"unsaved_Nios2_A_HEX_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "hex_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDG unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg " "Elaborating entity \"unsaved_Nios2_A_LEDG\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDR unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr " "Elaborating entity \"unsaved_Nios2_A_LEDR\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledr" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_aes_interface unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0 " "Elaborating entity \"avalon_aes_interface\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "avalon_aes_interface_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0 " "Elaborating entity \"AES\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\"" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "aes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_128b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR " "Elaborating entity \"SR_128b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_SR" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter " "Elaborating entity \"counter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "k_counter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV " "Elaborating entity \"KeyExpansion\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_exp_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 10 KeyExpansion.v(20) " "Verilog HDL assignment warning at KeyExpansion.v(20): truncated value with size 80 to match size of target (10)" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/KeyExpansion.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638123465953 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|avalon_aes_interface:avalon_aes_interface_0|AES:aes_0|KeyExpansion:key_exp_INV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansionOne unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0 " "Elaborating entity \"KeyExpansionOne\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\"" {  } { { "KeyExpansion.v" "key_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/KeyExpansion.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0 " "Elaborating entity \"SubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\"" {  } { { "KeyExpansion.v" "subbytes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/KeyExpansion.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123465957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV " "Elaborating entity \"InvShiftRows\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "shift_rows_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSub_16 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV " "Elaborating entity \"InvSub_16\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "sub_16_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0 " "Elaborating entity \"InvSubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\"" {  } { { "SubBytes.v" "isb0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/SubBytes.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV " "Elaborating entity \"addRoundKey\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "add_round_key_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "word_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV " "Elaborating entity \"InvMixColumns\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "mix_col_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_9 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0 " "Elaborating entity \"GF_Mul_9\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0\"" {  } { { "InvMixColumns.v" "gfmul9_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0 " "Elaborating entity \"GF_Mul_b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0\"" {  } { { "InvMixColumns.v" "gfmulb_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_d unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0 " "Elaborating entity \"GF_Mul_d\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0\"" {  } { { "InvMixColumns.v" "gfmuld_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_e unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0 " "Elaborating entity \"GF_Mul_e\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0\"" {  } { { "InvMixColumns.v" "gfmule_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/InvMixColumns.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel " "Elaborating entity \"selector\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "imc_sel" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "instr_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "state_machine" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_highres unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres " "Elaborating entity \"unsaved_Nios2_A_highres\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "highres" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "jtag_uart_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_w unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_w" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "wfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123466386 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123466386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123466646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123466646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_r unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_r" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123466666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467017 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123467017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_key unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key " "Elaborating entity \"unsaved_Nios2_A_key\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "key" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 6959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467753 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123467753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123467826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123467826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467854 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123467854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123467922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123467922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123467945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123467945 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123467945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123468015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123468015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468039 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123468039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123468119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123468119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468181 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123468181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123468245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123468245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123468299 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123468299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123468689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469372 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123469372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123469437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123469437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469461 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123469461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123469523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123469523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469549 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123469549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123469609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123469609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 10127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123469847 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123469847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123469998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470011 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123470011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123470085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123470085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470158 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123470158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram " "Elaborating entity \"unsaved_Nios2_A_sdram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sdram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram_input_efifo_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module " "Elaborating entity \"unsaved_Nios2_A_sdram_input_efifo_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "the_unsaved_Nios2_A_sdram_input_efifo_module" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_switches unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches " "Elaborating entity \"unsaved_Nios2_A_switches\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "switches" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sys_sdram_pll_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"unsaved_Nios2_A_sys_sdram_pll_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sys_sdram_pll_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "unsaved/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "unsaved/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123470661 ""}  } { { "unsaved/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123470722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123470722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_A_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_timer_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0 " "Elaborating entity \"unsaved_Nios2_A_timer_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "timer_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "ledr_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123470933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_005" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123471920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_irq_mapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_A_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B unsaved:NiosII\|unsaved_Nios2_B:nios2_b " "Elaborating entity \"unsaved_Nios2_B\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/unsaved.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472399 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ring_oscillator_0_conduit_export_export_data unsaved_Nios2_B.v(11) " "Output port \"ring_oscillator_0_conduit_export_export_data\" at unsaved_Nios2_B.v(11) has no driver" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638123472410 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_osc_top unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0 " "Elaborating entity \"ring_osc_top\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "ring_oscillator_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RO_counter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i " "Elaborating entity \"RO_counter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\"" {  } { { "unsaved/synthesis/submodules/ring_osc_top.v" "ROs\[0\].RO_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/ring_osc_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_osc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|ring_osc:comb_3 " "Elaborating entity \"ring_osc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|ring_osc:comb_3\"" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "comb_3" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF_counter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|TFF_counter:osc_1_counter " "Elaborating entity \"TFF_counter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|TFF_counter:osc_1_counter\"" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "osc_1_counter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|TFF_counter:osc_1_counter\|TFF1:counter_TFFs\[0\].TFF_i " "Elaborating entity \"TFF1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|RO_counter:ROs\[0\].RO_i\|TFF_counter:osc_1_counter\|TFF1:counter_TFFs\[0\].TFF_i\"" {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123472512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_tree16_32 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|adder_tree16_32:final_adder_RO " "Elaborating entity \"adder_tree16_32\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ring_osc_top:ring_oscillator_0\|adder_tree16_32:final_adder_RO\"" {  } { { "unsaved/synthesis/submodules/ring_osc_top.v" "final_adder_RO" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/ring_osc_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123475699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z adder_tree.v(54) " "Verilog HDL or VHDL warning at adder_tree.v(54): object \"z\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/adder_tree.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/adder_tree.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638123475700 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|adder_tree16_32:final_adder_RO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_tree.v(54) " "Verilog HDL assignment warning at adder_tree.v(54): truncated value with size 32 to match size of target (1)" {  } { { "unsaved/synthesis/submodules/adder_tree.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/adder_tree.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638123475701 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|adder_tree16_32:final_adder_RO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z1 adder_tree.v(23) " "Output port \"z1\" at adder_tree.v(23) has no driver" {  } { { "unsaved/synthesis/submodules/adder_tree.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/adder_tree.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638123475701 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|adder_tree16_32:final_adder_RO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123476211 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123476211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ad1 " "Found entity 1: altsyncram_8ad1" {  } { { "db/altsyncram_8ad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_8ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123476276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123476276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ad1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated " "Elaborating entity \"altsyncram_8ad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123476348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477381 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123477381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123477439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123477439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 10061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_onchip_memory2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_Nios2_B_onchip_memory2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "onchip_memory2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_Nios2_B_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_Nios2_B_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5100 " "Parameter \"maximum_depth\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5100 " "Parameter \"numwords_a\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123477899 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123477899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8th1 " "Found entity 1: altsyncram_8th1" {  } { { "db/altsyncram_8th1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_8th1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123477961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123477961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8th1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated " "Elaborating entity \"altsyncram_8th1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123477962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_B_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ring_oscillator_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ring_oscillator_0_avalon_slave_0_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "ring_oscillator_0_avalon_slave_0_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_005 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_005\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_005:router_005\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_005" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_B_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_demux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_irq_mapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_B_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hexdrv0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hexdrv0\"" {  } { { "Homework4.v" "hexdrv0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123478874 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482549 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482549 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482550 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482551 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482552 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482553 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482554 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482554 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482554 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482554 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482555 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482556 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482557 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482558 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482559 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482559 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482559 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482559 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482559 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482560 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482561 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482562 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482563 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482564 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482564 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482564 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482564 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482565 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482566 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482567 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482569 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482569 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482569 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482569 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482569 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482570 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482571 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482572 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482573 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482574 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482574 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482575 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482575 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482575 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482575 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482575 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482576 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482577 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482578 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482579 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482580 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482580 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482580 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482581 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482581 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482581 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482581 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482582 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482583 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482584 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482585 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482585 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482585 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482585 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482585 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482586 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482586 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482586 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482586 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482586 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482587 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482587 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482587 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482587 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482588 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482589 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482590 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482590 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482590 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482590 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482591 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482591 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482591 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482591 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482592 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482592 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482592 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482592 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482593 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482593 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482593 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482593 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482594 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482594 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482594 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482594 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482595 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482596 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482596 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482596 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482596 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482596 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482597 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482597 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482597 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482598 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482598 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482598 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482598 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482599 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482599 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482599 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482599 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482600 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482600 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482600 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482600 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482601 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482601 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482602 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482602 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482602 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482603 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482603 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482603 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482603 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482603 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482604 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482604 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482604 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482604 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482605 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482605 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482605 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482605 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482606 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482606 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482606 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482606 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482606 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482607 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482608 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482608 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482608 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482608 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482608 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482609 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482609 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482609 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482609 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482610 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482611 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482612 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482613 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482613 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482613 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482614 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482614 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482614 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482614 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482614 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482615 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482615 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482615 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482616 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482616 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482616 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482616 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482616 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482617 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482617 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482617 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482617 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482617 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482618 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482619 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482620 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482620 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482620 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482620 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482620 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482621 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482621 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482621 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482621 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482622 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482622 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482623 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482623 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482623 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482623 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482624 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482624 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482624 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482624 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482625 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482625 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482625 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482625 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482626 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482626 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482626 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482626 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482626 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482627 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482627 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482627 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482627 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482628 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482628 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482628 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482628 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482629 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482629 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482629 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482629 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482630 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482631 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482631 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482631 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482632 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482632 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482632 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482632 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482632 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482633 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482633 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482633 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482633 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482634 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482634 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482634 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482634 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482635 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482635 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482635 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482635 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482636 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482636 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482636 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482636 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482637 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482637 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482637 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482637 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482638 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482638 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482638 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482638 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[31\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[31\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[31\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482639 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[31].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[30\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[30\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[30\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482640 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[30].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[29\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[29\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[29\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482640 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[29].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[28\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[28\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[28\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482640 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[28].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[27\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[27\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[27\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482640 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[27].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[26\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[26\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[26\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482641 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[26].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[25\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[25\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[25\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482641 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[25].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[24\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[24\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[24\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482641 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[24].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[23\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[23\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[23\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482641 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[23].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[22\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[22\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[22\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482642 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[22].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[21\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[21\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[21\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482642 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[21].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[20\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[20\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[20\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482642 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[20].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[19\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[19\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[19\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482642 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[19].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[18\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[18\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[18\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482643 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[18].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[17\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[17\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[17\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482643 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[17].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[16\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[16\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[16\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482643 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[16].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[15\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[15\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[15\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482643 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[15].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[14\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[14\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[14\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482643 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[14].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[13\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[13\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[13\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482644 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[13].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[12\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[12\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[12\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482644 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[12].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[11\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[11\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[11\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482644 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[11].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[10\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[10\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[10\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482644 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[10].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[9\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[9\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[9\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482645 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[9].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[8\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[8\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[8\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482645 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[8].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[7\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[7\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[7\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482645 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[7].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[6\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[6\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[6\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482645 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[6].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[5\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[5\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[5\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482646 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[5].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[4\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[4\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[4\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482646 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[4].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[3\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[3\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[3\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482646 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[3].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[2\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[2\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[2\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482647 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[2].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[1\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[1\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[1\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482647 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[1].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "T counter_TFFs\[0\].TFF_i 32 1 " "Port \"T\" on the entity instantiation of \"counter_TFFs\[0\].TFF_i\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/RO_counter.v" "counter_TFFs\[0\].TFF_i" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/RO_counter.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638123482647 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ring_osc_top:ring_oscillator_0|RO_counter:ROs[0].RO_i|TFF_counter:osc_1_counter|TFF1:counter_TFFs[0].TFF_i"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "unsaved/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1638123483376 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638123486016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.28.10:18:12 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl " "2021.11.28.10:18:12 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123492921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123497234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123497689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123502531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123502695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123502874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123503064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123503165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123503168 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638123504036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123504438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123504642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123504655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123504739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123504894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123504894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123505018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123505018 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "56 " "Inferred 56 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638123525531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638123525531 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638123525561 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638123525561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123525691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123525695 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123525695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a71 " "Found entity 1: altsyncram_0a71" {  } { { "db/altsyncram_0a71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_0a71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123525807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123525807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123526069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123526069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123526069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m71 " "Found entity 1: altsyncram_2m71" {  } { { "db/altsyncram_2m71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altsyncram_2m71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123526127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123526127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123527113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527113 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123527113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123527282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123527282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123527496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638123527496 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638123527496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638123527552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123527552 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1638123531508 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1638123531508 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1638123531754 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1638123531754 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1638123531754 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1638123531755 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "51 " "51 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638123531815 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 442 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 356 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 352 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7629 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 4032 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5881 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7638 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7615 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5867 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7624 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 4032 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638123532388 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638123532388 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[0\] GND " "Pin \"AES_EXPORT_DATA\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[1\] GND " "Pin \"AES_EXPORT_DATA\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[2\] GND " "Pin \"AES_EXPORT_DATA\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[3\] GND " "Pin \"AES_EXPORT_DATA\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[4\] GND " "Pin \"AES_EXPORT_DATA\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[5\] GND " "Pin \"AES_EXPORT_DATA\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[6\] GND " "Pin \"AES_EXPORT_DATA\[6\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[7\] GND " "Pin \"AES_EXPORT_DATA\[7\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[8\] GND " "Pin \"AES_EXPORT_DATA\[8\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[9\] GND " "Pin \"AES_EXPORT_DATA\[9\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[10\] GND " "Pin \"AES_EXPORT_DATA\[10\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[11\] GND " "Pin \"AES_EXPORT_DATA\[11\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[12\] GND " "Pin \"AES_EXPORT_DATA\[12\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[13\] GND " "Pin \"AES_EXPORT_DATA\[13\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[14\] GND " "Pin \"AES_EXPORT_DATA\[14\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[15\] GND " "Pin \"AES_EXPORT_DATA\[15\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[16\] GND " "Pin \"AES_EXPORT_DATA\[16\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[17\] GND " "Pin \"AES_EXPORT_DATA\[17\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[18\] GND " "Pin \"AES_EXPORT_DATA\[18\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[19\] GND " "Pin \"AES_EXPORT_DATA\[19\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[20\] GND " "Pin \"AES_EXPORT_DATA\[20\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[21\] GND " "Pin \"AES_EXPORT_DATA\[21\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[22\] GND " "Pin \"AES_EXPORT_DATA\[22\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[23\] GND " "Pin \"AES_EXPORT_DATA\[23\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[24\] GND " "Pin \"AES_EXPORT_DATA\[24\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[25\] GND " "Pin \"AES_EXPORT_DATA\[25\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[26\] GND " "Pin \"AES_EXPORT_DATA\[26\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[27\] GND " "Pin \"AES_EXPORT_DATA\[27\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[28\] GND " "Pin \"AES_EXPORT_DATA\[28\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[29\] GND " "Pin \"AES_EXPORT_DATA\[29\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[30\] GND " "Pin \"AES_EXPORT_DATA\[30\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[31\] GND " "Pin \"AES_EXPORT_DATA\[31\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638123540479 "|Homework4|AES_EXPORT_DATA[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638123540479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123541781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "273 " "273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638123559878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123561211 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638123561802 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638123561802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123562180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/output_files/Homework4.map.smsg " "Generated suppressed messages file C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/output_files/Homework4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123567053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638123574758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638123574758 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "unsaved/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sys_sdram_pll_0.v" 35 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 389 0 0 } } { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/unsaved/synthesis/unsaved.v" 62 0 0 } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_part3/ECE_150_Project/Homework4.v" 85 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1638123577153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14492 " "Implemented 14492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13313 " "Implemented 13313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_RAMS" "966 " "Implemented 966 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638123578368 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638123578368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638123578368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 593 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 593 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638123578708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 10:19:38 2021 " "Processing ended: Sun Nov 28 10:19:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638123578708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638123578708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638123578708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638123578708 ""}
