Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 12:29:03 2025
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  197          inf        0.000                      0                  197           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/data_to_send_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 1.615ns (25.114%)  route 4.815ns (74.886%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.832     5.323    i_uart_rx/sw_0_IBUF
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.447 r  i_uart_rx/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=23, routed)          0.984     6.430    i_uart_tx/SR[0]
    SLICE_X61Y85         FDRE                                         r  i_uart_tx/data_to_send_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_fsm_state_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 1.615ns (25.193%)  route 4.795ns (74.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.832     5.323    i_uart_rx/sw_0_IBUF
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.447 r  i_uart_rx/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=23, routed)          0.963     6.410    i_uart_rx/SR[0]
    SLICE_X59Y85         FDRE                                         r  i_uart_rx/FSM_sequential_fsm_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_fsm_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 1.615ns (25.193%)  route 4.795ns (74.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.832     5.323    i_uart_rx/sw_0_IBUF
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.447 r  i_uart_rx/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=23, routed)          0.963     6.410    i_uart_rx/SR[0]
    SLICE_X59Y85         FDRE                                         r  i_uart_rx/FSM_sequential_fsm_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.615ns (25.284%)  route 4.772ns (74.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.956     6.387    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  i_uart_tx/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.615ns (25.284%)  route 4.772ns (74.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.956     6.387    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  i_uart_tx/cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.615ns (25.284%)  route 4.772ns (74.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.956     6.387    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  i_uart_tx/cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.615ns (25.284%)  route 4.772ns (74.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.956     6.387    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  i_uart_tx/cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 1.615ns (25.320%)  route 4.763ns (74.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.947     6.378    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y89         FDRE                                         r  i_uart_tx/cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_tx/cycle_counter_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 1.615ns (25.320%)  route 4.763ns (74.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.816     5.307    i_uart_tx/sw_0_IBUF
    SLICE_X61Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.431 r  i_uart_tx/cycle_counter[0]_i_1__0/O
                         net (fo=14, routed)          0.947     6.378    i_uart_tx/cycle_counter[0]_i_1__0_n_0
    SLICE_X62Y89         FDRE                                         r  i_uart_tx/cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            i_uart_rx/uart_rx_data_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 1.615ns (25.749%)  route 4.657ns (74.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_0_IBUF_inst/O
                         net (fo=7, routed)           3.832     5.323    i_uart_rx/sw_0_IBUF
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.447 r  i_uart_rx/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=23, routed)          0.825     6.272    i_uart_rx/SR[0]
    SLICE_X59Y83         FDRE                                         r  i_uart_rx/uart_rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[3]/C
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    i_uart_rx/recieved_data[3]
    SLICE_X59Y83         FDRE                                         r  i_uart_rx/uart_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[2]/C
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    i_uart_rx/recieved_data[2]
    SLICE_X59Y83         FDRE                                         r  i_uart_rx/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/rxd_reg_0_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            i_uart_rx/rxd_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE                         0.000     0.000 r  i_uart_rx/rxd_reg_0_reg/C
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  i_uart_rx/rxd_reg_0_reg/Q
                         net (fo=1, routed)           0.119     0.267    i_uart_rx/rxd_reg_0
    SLICE_X60Y83         FDSE                                         r  i_uart_rx/rxd_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/bit_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/recieved_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE                         0.000     0.000 r  i_uart_rx/bit_sample_reg/C
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i_uart_rx/bit_sample_reg/Q
                         net (fo=2, routed)           0.111     0.275    i_uart_rx/bit_sample
    SLICE_X59Y82         FDRE                                         r  i_uart_rx/recieved_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_tx/data_to_send_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[6]/C
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/uart_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.091     0.232    i_uart_rx/uart_rx_data[6]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.277 r  i_uart_rx/data_to_send[6]_i_2/O
                         net (fo=1, routed)           0.000     0.277    i_uart_tx/D[6]
    SLICE_X60Y84         FDRE                                         r  i_uart_tx/data_to_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/recieved_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.046%)  route 0.156ns (54.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[4]/C
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_uart_rx/recieved_data_reg[4]/Q
                         net (fo=2, routed)           0.156     0.284    i_uart_rx/recieved_data[4]
    SLICE_X59Y82         FDRE                                         r  i_uart_rx/recieved_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_tx/data_to_send_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_tx/data_to_send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE                         0.000     0.000 r  i_uart_tx/data_to_send_reg[2]/C
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_tx/data_to_send_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    i_uart_rx/data_to_send[1]
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  i_uart_rx/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    i_uart_tx/D[1]
    SLICE_X60Y84         FDRE                                         r  i_uart_tx/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_tx/data_to_send_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/uart_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    i_uart_rx/uart_rx_data[2]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.293 r  i_uart_rx/data_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     0.293    i_uart_tx/D[2]
    SLICE_X59Y84         FDRE                                         r  i_uart_tx/data_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/recieved_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[3]/C
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[3]/Q
                         net (fo=2, routed)           0.171     0.312    i_uart_rx/recieved_data[3]
    SLICE_X59Y82         FDRE                                         r  i_uart_rx/recieved_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_tx/data_to_send_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.008%)  route 0.107ns (31.992%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[4]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_uart_rx/uart_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.107     0.235    i_uart_rx/uart_rx_data[4]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.099     0.334 r  i_uart_rx/data_to_send[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    i_uart_tx/D[4]
    SLICE_X59Y84         FDRE                                         r  i_uart_tx/data_to_send_reg[4]/D
  -------------------------------------------------------------------    -------------------





