{
  "name": "arch::device::serial::SerialPort::new",
  "safe": false,
  "callees": {
    "io::io_port::IoPort::<T, A>::new": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates an I/O port.\n\n # Safety\n\n Reading from or writing to the I/O port may have side effects. Those side effects must not\n cause soundness problems (e.g., they must not corrupt the kernel memory).\n",
      "adt": {
        "io::io_port::IoPort": "Constructor"
      }
    }
  },
  "adts": {
    "io::io_port::IoPort": [
      "Plain"
    ],
    "arch::device::serial::SerialPort": [
      "Plain"
    ]
  },
  "path": 452,
  "span": "ostd/src/arch/x86/device/serial.rs:39:5: 52:6",
  "src": "pub const unsafe fn new(port: u16) -> Self {\n        // SAFETY: The safety is upheld by the caller.\n        unsafe {\n            Self {\n                data: IoPort::new(port),\n                int_en: IoPort::new(port + 1),\n                fifo_ctrl: IoPort::new(port + 2),\n                line_ctrl: IoPort::new(port + 3),\n                modem_ctrl: IoPort::new(port + 4),\n                line_status: IoPort::new(port + 5),\n                modem_status: IoPort::new(port + 6),\n            }\n        }\n    }",
  "mir": "fn arch::device::serial::SerialPort::new(_1: u16) -> arch::device::serial::SerialPort {\n    let mut _0: arch::device::serial::SerialPort;\n    let mut _2: io::io_port::IoPort<u8, x86_64::instructions::port::ReadWriteAccess>;\n    let mut _3: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let mut _4: u16;\n    let mut _5: (u16, bool);\n    let mut _6: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let mut _7: u16;\n    let mut _8: (u16, bool);\n    let mut _9: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let mut _10: u16;\n    let mut _11: (u16, bool);\n    let mut _12: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let mut _13: u16;\n    let mut _14: (u16, bool);\n    let mut _15: io::io_port::IoPort<u8, x86_64::instructions::port::ReadWriteAccess>;\n    let mut _16: u16;\n    let mut _17: (u16, bool);\n    let mut _18: io::io_port::IoPort<u8, x86_64::instructions::port::ReadWriteAccess>;\n    let mut _19: u16;\n    let mut _20: (u16, bool);\n    debug port => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = io::io_port::IoPort::<u8, x86_64::instructions::port::ReadWriteAccess>::new(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _5 = CheckedAdd(_1, 1_u16);\n        assert(!move (_5.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 1_u16) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = move (_5.0: u16);\n        _3 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::new(move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_6);\n        StorageLive(_7);\n        _8 = CheckedAdd(_1, 2_u16);\n        assert(!move (_8.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 2_u16) -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = move (_8.0: u16);\n        _6 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::new(move _7) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_10);\n        _11 = CheckedAdd(_1, 3_u16);\n        assert(!move (_11.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 3_u16) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _10 = move (_11.0: u16);\n        _9 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::new(move _10) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_10);\n        StorageLive(_12);\n        StorageLive(_13);\n        _14 = CheckedAdd(_1, 4_u16);\n        assert(!move (_14.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 4_u16) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _13 = move (_14.0: u16);\n        _12 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::new(move _13) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_13);\n        StorageLive(_15);\n        StorageLive(_16);\n        _17 = CheckedAdd(_1, 5_u16);\n        assert(!move (_17.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 5_u16) -> [success: bb10, unwind unreachable];\n    }\n    bb10: {\n        _16 = move (_17.0: u16);\n        _15 = io::io_port::IoPort::<u8, x86_64::instructions::port::ReadWriteAccess>::new(move _16) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_16);\n        StorageLive(_18);\n        StorageLive(_19);\n        _20 = CheckedAdd(_1, 6_u16);\n        assert(!move (_20.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, 6_u16) -> [success: bb12, unwind unreachable];\n    }\n    bb12: {\n        _19 = move (_20.0: u16);\n        _18 = io::io_port::IoPort::<u8, x86_64::instructions::port::ReadWriteAccess>::new(move _19) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_19);\n        _0 = SerialPort(move _2, move _3, move _6, move _9, move _12, move _15, move _18);\n        StorageDead(_18);\n        StorageDead(_15);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageDead(_6);\n        StorageDead(_3);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Creates a serial port.\n\n # Safety\n\n The caller must ensure that the base port is a valid serial base port and that it has\n exclusive ownership of the serial ports.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}