// Seed: 2090896436
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input wire id_5
    , id_18,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input tri0 id_10
    , id_19,
    input tri0 id_11,
    output wor id_12,
    output tri id_13,
    input tri1 id_14,
    input tri0 id_15,
    output tri id_16
);
  always @(posedge ~id_18) id_19 = id_15;
  module_0(
      id_2, id_19, id_6
  );
endmodule
