<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIModeRegisterDefaults Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1SIModeRegisterDefaults-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SIModeRegisterDefaults Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIModeRegisterDefaults_8h_source.html">Target/AMDGPU/SIModeRegisterDefaults.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5c51e7c717aeeb4ea130f6a95f8d7d6a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> ()</td></tr>
<tr class="separator:a5c51e7c717aeeb4ea130f6a95f8d7d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34c639c525fbb1dc22558683559f46d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#ad34c639c525fbb1dc22558683559f46d">SIModeRegisterDefaults</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:ad34c639c525fbb1dc22558683559f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada223cd35c40f958ac1f70c1d0fd60ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#ada223cd35c40f958ac1f70c1d0fd60ef">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="el" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ada223cd35c40f958ac1f70c1d0fd60ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6590b6137a9fe659ad1ba3b2387b4cbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a6590b6137a9fe659ad1ba3b2387b4cbd">fpDenormModeSPValue</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6590b6137a9fe659ad1ba3b2387b4cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode.  <br /></td></tr>
<tr class="separator:a6590b6137a9fe659ad1ba3b2387b4cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98055d81c972ca478d57d2b1a871ecd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a98055d81c972ca478d57d2b1a871ecd9">fpDenormModeDPValue</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a98055d81c972ca478d57d2b1a871ecd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode.  <br /></td></tr>
<tr class="separator:a98055d81c972ca478d57d2b1a871ecd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdddc79ec28eda713a19458d04d46fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#abdddc79ec28eda713a19458d04d46fd6">isInlineCompatible</a> (<a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> CalleeMode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abdddc79ec28eda713a19458d04d46fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a785285b13b67a380426876b52ae4d811"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a785285b13b67a380426876b52ae4d811">getDefaultForCallingConv</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a785285b13b67a380426876b52ae4d811"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7238526aeceaef9a0db1ab0c21a0cf0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a>: 1</td></tr>
<tr class="memdesc:a7238526aeceaef9a0db1ab0c21a0cf0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008.  <br /></td></tr>
<tr class="separator:a7238526aeceaef9a0db1ab0c21a0cf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eff9b4ca99cdc0544e946f36ba98458"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a>: 1</td></tr>
<tr class="memdesc:a5eff9b4ca99cdc0544e946f36ba98458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through.  <br /></td></tr>
<tr class="separator:a5eff9b4ca99cdc0544e946f36ba98458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d0653d028bac2c78f7eec72f32472e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1DenormalMode.html">DenormalMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a></td></tr>
<tr class="memdesc:af1d0653d028bac2c78f7eec72f32472e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is set, neither input or output denormals are flushed for most f32 instructions.  <br /></td></tr>
<tr class="separator:af1d0653d028bac2c78f7eec72f32472e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69743300b37bda17c4cf7690f2dc2fac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1DenormalMode.html">DenormalMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a></td></tr>
<tr class="memdesc:a69743300b37bda17c4cf7690f2dc2fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions.  <br /></td></tr>
<tr class="separator:a69743300b37bda17c4cf7690f2dc2fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00020">20</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a5c51e7c717aeeb4ea130f6a95f8d7d6a" name="a5c51e7c717aeeb4ea130f6a95f8d7d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c51e7c717aeeb4ea130f6a95f8d7d6a">&#9670;&#160;</a></span>SIModeRegisterDefaults() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SIModeRegisterDefaults::SIModeRegisterDefaults </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00039">39</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

</div>
</div>
<a id="ad34c639c525fbb1dc22558683559f46d" name="ad34c639c525fbb1dc22558683559f46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34c639c525fbb1dc22558683559f46d">&#9670;&#160;</a></span>SIModeRegisterDefaults() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIModeRegisterDefaults::SIModeRegisterDefaults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">14</a> of file <a class="el" href="SIModeRegisterDefaults_8cpp_source.html">SIModeRegisterDefaults.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00029">DX10Clamp</a>, <a class="el" href="StringRef_8h_source.html#l00134">llvm::StringRef::empty()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00033">FP32Denormals</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00037">FP64FP16Denormals</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00047">getDefaultForCallingConv()</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00025">IEEE</a>, and <a class="el" href="FloatingPointMode_8h_source.html#l00218">llvm::parseDenormalFPAttribute()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a98055d81c972ca478d57d2b1a871ecd9" name="a98055d81c972ca478d57d2b1a871ecd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98055d81c972ca478d57d2b1a871ecd9">&#9670;&#160;</a></span>fpDenormModeDPValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> llvm::SIModeRegisterDefaults::fpDenormModeDPValue </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00073">73</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">References <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00037">FP64FP16Denormals</a>, <a class="el" href="SIDefines_8h_source.html#l01171">FP_DENORM_FLUSH_IN</a>, <a class="el" href="SIDefines_8h_source.html#l01169">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, <a class="el" href="SIDefines_8h_source.html#l01172">FP_DENORM_FLUSH_NONE</a>, <a class="el" href="SIDefines_8h_source.html#l01170">FP_DENORM_FLUSH_OUT</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00118">llvm::DenormalMode::getPreserveSign()</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00096">llvm::DenormalMode::Input</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00091">llvm::DenormalMode::Output</a>, and <a class="el" href="FloatingPointMode_8h_source.html#l00080">llvm::DenormalMode::PreserveSign</a>.</p>

</div>
</div>
<a id="a6590b6137a9fe659ad1ba3b2387b4cbd" name="a6590b6137a9fe659ad1ba3b2387b4cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6590b6137a9fe659ad1ba3b2387b4cbd">&#9670;&#160;</a></span>fpDenormModeSPValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> llvm::SIModeRegisterDefaults::fpDenormModeSPValue </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00061">61</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">References <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00033">FP32Denormals</a>, <a class="el" href="SIDefines_8h_source.html#l01171">FP_DENORM_FLUSH_IN</a>, <a class="el" href="SIDefines_8h_source.html#l01169">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, <a class="el" href="SIDefines_8h_source.html#l01172">FP_DENORM_FLUSH_NONE</a>, <a class="el" href="SIDefines_8h_source.html#l01170">FP_DENORM_FLUSH_OUT</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00118">llvm::DenormalMode::getPreserveSign()</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00096">llvm::DenormalMode::Input</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00091">llvm::DenormalMode::Output</a>, and <a class="el" href="FloatingPointMode_8h_source.html#l00080">llvm::DenormalMode::PreserveSign</a>.</p>

</div>
</div>
<a id="a785285b13b67a380426876b52ae4d811" name="a785285b13b67a380426876b52ae4d811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785285b13b67a380426876b52ae4d811">&#9670;&#160;</a></span>getDefaultForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> llvm::SIModeRegisterDefaults::getDefaultForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00047">47</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02023">llvm::AMDGPU::isShader()</a>, and <a class="el" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="abdddc79ec28eda713a19458d04d46fd6" name="abdddc79ec28eda713a19458d04d46fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdddc79ec28eda713a19458d04d46fd6">&#9670;&#160;</a></span>isInlineCompatible()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIModeRegisterDefaults::isInlineCompatible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a>&#160;</td>
          <td class="paramname"><em>CalleeMode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00085">85</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">References <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00029">DX10Clamp</a>, and <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00025">IEEE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l01153">llvm::GCNTTIImpl::areInlineCompatible()</a>.</p>

</div>
</div>
<a id="ada223cd35c40f958ac1f70c1d0fd60ef" name="ada223cd35c40f958ac1f70c1d0fd60ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada223cd35c40f958ac1f70c1d0fd60ef">&#9670;&#160;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIModeRegisterDefaults::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00053">53</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">References <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00029">DX10Clamp</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00033">FP32Denormals</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00037">FP64FP16Denormals</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00025">IEEE</a>, and <a class="el" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a5eff9b4ca99cdc0544e946f36ba98458" name="a5eff9b4ca99cdc0544e946f36ba98458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eff9b4ca99cdc0544e946f36ba98458">&#9670;&#160;</a></span>DX10Clamp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIModeRegisterDefaults::DX10Clamp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00029">29</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00085">isInlineCompatible()</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00053">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01509">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="af1d0653d028bac2c78f7eec72f32472e" name="af1d0653d028bac2c78f7eec72f32472e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d0653d028bac2c78f7eec72f32472e">&#9670;&#160;</a></span>FP32Denormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1DenormalMode.html">DenormalMode</a> llvm::SIModeRegisterDefaults::FP32Denormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If this is set, neither input or output denormals are flushed for most f32 instructions. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00033">33</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00061">fpDenormModeSPValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03075">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01864">llvm::AMDGPUTargetLowering::LowerDIVREM24()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01979">llvm::AMDGPUTargetLowering::LowerUDIVREM64()</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00053">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01509">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a69743300b37bda17c4cf7690f2dc2fac" name="a69743300b37bda17c4cf7690f2dc2fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69743300b37bda17c4cf7690f2dc2fac">&#9670;&#160;</a></span>FP64FP16Denormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1DenormalMode.html">DenormalMode</a> llvm::SIModeRegisterDefaults::FP64FP16Denormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00037">37</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00073">fpDenormModeDPValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03075">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00053">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01509">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a7238526aeceaef9a0db1ab0c21a0cf0e" name="a7238526aeceaef9a0db1ab0c21a0cf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7238526aeceaef9a0db1ab0c21a0cf0e">&#9670;&#160;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIModeRegisterDefaults::IEEE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008. </p>
<p>Min_dx10 and max_dx10 become IEEE 754- 2008 compliant due to signaling NaN propagation and quieting. </p>

<p class="definition">Definition at line <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00025">25</a> of file <a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00085">isInlineCompatible()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02586">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05261">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="SIModeRegisterDefaults_8h_source.html#l00053">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01509">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="SIModeRegisterDefaults_8cpp_source.html#l00014">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIModeRegisterDefaults_8h_source.html">SIModeRegisterDefaults.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIModeRegisterDefaults_8cpp_source.html">SIModeRegisterDefaults.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:50:39 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
