============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  05:13:19 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  control_bit[0]           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g120063/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  n_394                    -       -     -     (net)          -     -     -     -       -    (-,-) 
  g119463/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  n_914                    -       -     -     (net)          -     -     -     -       -    (-,-) 
  g118948/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  n_1516                   -       -     -     (net)          -     -     -     -       -    (-,-) 
  reg_latch_reg[3][1][3]/D <<<     -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  reg_latch_reg[3][1][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------


