{
  "design": {
    "design_info": {
      "boundary_crc": "0x829F5198829F5198",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../fft_test.gen/sources_1/bd/design_3",
      "name": "design_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "dds_compiler_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "m_axis_data_tdata_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "m_axis_data_tvalid_0": {
        "direction": "O"
      }
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "6",
        "xci_name": "design_3_sim_clk_gen_0_0",
        "xci_path": "ip\\design_3_sim_clk_gen_0_0\\design_3_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "has_run_ip_tcl": "true"
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "28",
        "xci_name": "design_3_dds_compiler_0_0",
        "xci_path": "ip\\design_3_dds_compiler_0_0\\design_3_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "false"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "true"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "M_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "1111111111"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "16"
          },
          "Phase_offset": {
            "value": "None"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "S_PHASE_TUSER_Width": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "design_3_xlconstant_0_1",
        "xci_path": "ip\\design_3_xlconstant_0_1\\design_3_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "has_run_ip_tcl": "true"
      }
    },
    "nets": {
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "m_axis_data_tdata_0"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "m_axis_data_tvalid_0"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "dds_compiler_0/aclk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "dds_compiler_0/m_axis_data_tready"
        ]
      }
    }
  }
}