Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 45c10750ffac4436b6b5f64e32224653 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dp_tb_top_behav xil_defaultlib.dp_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX21
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.dp_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot dp_tb_top_behav
