
*** Running vivado
    with args -log multi_stage_classifier.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source multi_stage_classifier.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source multi_stage_classifier.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 381.680 ; gain = 45.859
Command: link_design -top multi_stage_classifier -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'block_memory_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'block_memory_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'block_memory_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 847.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_name UUID: fef91f89-3478-58df-92ce-b14b145007ab 
Parsing XDC File [c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_name/inst'
Finished Parsing XDC File [c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_name/inst'
Parsing XDC File [c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_name/inst'
Finished Parsing XDC File [c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_name/inst'
Parsing XDC File [C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new/constraints1.xdc]
Finished Parsing XDC File [C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new/constraints1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 997.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 100 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 997.379 ; gain = 560.453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1021.387 ; gain = 24.008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15573e685

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.770 ; gain = 495.383

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1884.805 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 192eb91e1

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1884.805 ; gain = 19.840

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter done_i_1 into driver instance done_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter ila_name/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance ila_name/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 24cd50483

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1e5f11735

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1c25ff573

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 965 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1c25ff573

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c25ff573

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 214223143

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              15  |                                             94  |
|  Constant propagation         |               0  |              16  |                                             78  |
|  Sweep                        |               0  |              46  |                                            965  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             85  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1884.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 237b877d7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1884.805 ; gain = 19.840

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1c3e28107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2001.328 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c3e28107

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.328 ; gain = 116.523

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3e28107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2001.328 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2001.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1aea9096e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:40 . Memory (MB): peak = 2001.328 ; gain = 1003.949
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multi_stage_classifier_drc_opted.rpt -pb multi_stage_classifier_drc_opted.pb -rpx multi_stage_classifier_drc_opted.rpx
Command: report_drc -file multi_stage_classifier_drc_opted.rpt -pb multi_stage_classifier_drc_opted.pb -rpx multi_stage_classifier_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18289dc83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2001.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5ab5eaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18cb03e16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18cb03e16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18cb03e16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185dda14d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19de99f45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19de99f45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 120c55af1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 243 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 114 nets or LUTs. Breaked 0 LUT, combined 114 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2001.328 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            114  |                   114  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            114  |                   114  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 229784746

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 219cc8181

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 2 Global Placement | Checksum: 219cc8181

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23063e45d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14bc6cdec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 156cfb65e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d545a8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 186632192

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27b4c158a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cd192475

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2242fb850

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21624d4bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21624d4bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13830b569

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.291 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 113c724fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ea52595e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13830b569

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.448. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f872011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f872011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f872011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f872011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f872011e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2001.328 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2284f83fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000
Ending Placer Task | Checksum: 14f519b7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file multi_stage_classifier_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file multi_stage_classifier_utilization_placed.rpt -pb multi_stage_classifier_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file multi_stage_classifier_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2001.328 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2001.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b1c9a986 ConstDB: 0 ShapeSum: 9d87f1f8 RouteDB: 0
Post Restoration Checksum: NetGraph: fa79d923 NumContArr: 6a03e037 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1647db95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2001.328 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1647db95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2004.074 ; gain = 2.746

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1647db95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2004.074 ; gain = 2.746
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bf93be67

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2011.766 ; gain = 10.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.408  | TNS=0.000  | WHS=-0.161 | THS=-89.664|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: e506a4db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2022.664 ; gain = 21.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13a5ccb05

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.293 ; gain = 33.965

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000159451 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4095
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4094
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14ab1b3da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14ab1b3da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.293 ; gain = 33.965
Phase 3 Initial Routing | Checksum: 13f13ef99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.329  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22b4dd4a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dccec169

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.293 ; gain = 33.965
Phase 4 Rip-up And Reroute | Checksum: 1dccec169

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dccec169

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dccec169

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.293 ; gain = 33.965
Phase 5 Delay and Skew Optimization | Checksum: 1dccec169

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb598f79

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.320  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ecbb6a9d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965
Phase 6 Post Hold Fix | Checksum: 1ecbb6a9d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.834489 %
  Global Horizontal Routing Utilization  = 1.04659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b47277b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b47277b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26d6c000e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.320  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26d6c000e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2035.293 ; gain = 33.965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2035.293 ; gain = 33.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 2046.902 ; gain = 11.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multi_stage_classifier_drc_routed.rpt -pb multi_stage_classifier_drc_routed.pb -rpx multi_stage_classifier_drc_routed.rpx
Command: report_drc -file multi_stage_classifier_drc_routed.rpt -pb multi_stage_classifier_drc_routed.pb -rpx multi_stage_classifier_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file multi_stage_classifier_methodology_drc_routed.rpt -pb multi_stage_classifier_methodology_drc_routed.pb -rpx multi_stage_classifier_methodology_drc_routed.rpx
Command: report_methodology -file multi_stage_classifier_methodology_drc_routed.rpt -pb multi_stage_classifier_methodology_drc_routed.pb -rpx multi_stage_classifier_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file multi_stage_classifier_power_routed.rpt -pb multi_stage_classifier_power_summary_routed.pb -rpx multi_stage_classifier_power_routed.rpx
Command: report_power -file multi_stage_classifier_power_routed.rpt -pb multi_stage_classifier_power_summary_routed.pb -rpx multi_stage_classifier_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file multi_stage_classifier_route_status.rpt -pb multi_stage_classifier_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file multi_stage_classifier_timing_summary_routed.rpt -pb multi_stage_classifier_timing_summary_routed.pb -rpx multi_stage_classifier_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file multi_stage_classifier_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file multi_stage_classifier_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file multi_stage_classifier_bus_skew_routed.rpt -pb multi_stage_classifier_bus_skew_routed.pb -rpx multi_stage_classifier_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 15:59:20 2024...
