# ğŸš€ RRC-based QAM Transmitter in Verilog

This project implements a **QAM transmitter** using a **Root Raised Cosine (RRC) pulse shaping filter**, complete with symbol synchronization, polyphase interpolation, and testbench verification using Python.

---

## ğŸ“¦ Files Included

- `main.v` â€“ Main Verilog module (`rrc_fir`)
- `sine_cos_rom.v` â€“ ROM for sine/cosine QAM mapping
- `tb.v` â€“ Testbench for RTL simulation
- `rrc.ipynb` â€“ Python verification using convolution
- `latex.pdf` â€“ decription in pdf format

---

## ğŸ§  Features

- ğŸ“¡ 32-QAM Modulation (configurable)
- ğŸ”ƒ Serial to parallel conversion & QAM symbol mapping
- ğŸ¯ Adaptive symbol period estimation from input edge
- ğŸ§® Root Raised Cosine (RRC) FIR filtering
- ğŸ§© Polyphase interpolation
- ğŸŒ€ Real + Imaginary (I/Q) signal generation
- ğŸ§ª Validated with Python convolution

---

## ğŸ› ï¸ How to Use

1. Load the Verilog files (`main.v`, `sine_cos_rom.v`) into ModelSim/QuestaSim.
2. Use `tb.v` to simulate.
3. Open `rrc.ipynb` in Jupyter to verify output using Python.

---

## ğŸ‘¤ Author 

- **Author**: Bhavesh Mali  
---

## ğŸ“„ License

MIT License  
This project is developed by **Bhavesh Mali** .
See `LICENSE` for details.
