
source do.tcl
[36mDesign Init(B[m
Information: User units loaded from library 'd_cells_hd' (LNK-040)
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Saving library 'dlib' as 'work/dlib'
Closing all libraries...
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/dp_out.design
Design 'radiation_sensor_digital_top' was successfully linked.
Information: Saving block 'dlib:design/dp_out.design'
Information: Saving 'dlib:design/dp_out.design' to 'dlib:design/pnr_design_init.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_design_init.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_design_init.design
Design 'radiation_sensor_digital_top' was successfully linked.
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:29:55 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2224/2224
Ground net VSS                2224/2224
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mBegin building search trees for block dlib:design/pnr_design_init.design
Done building search trees for block dlib:design/pnr_design_init.design (time 0s)
Command check_pg_drc started  at Tue Jul 13 15:29:55 2021
Command check_pg_drc finished at Tue Jul 13 15:29:55 2021
CPU usage for check_pg_drc: 0.01 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_design_init.design'
Information: Saving 'dlib:design/pnr_design_init.design' to 'dlib:design/pnr_place_opt.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_place_opt.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mPlace OPT(B[m

[33mWarning: TODO - make sure we fix the constraint issues below(B[m
check_design -ems_database check_design.pre_placement_stage -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Tue Jul 13 15:29:56 2021
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   112        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   34         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 147 EMS messages : 0 errors, 146 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 3 non-EMS messages : 0 errors, 0 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'check_design.pre_placement_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2021Jul13152956.log'.(B[m
1

****************************************
Report : check_physical_constraints
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:29:56 2021
****************************************
[33mWarning: The spacing of layer 'NWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DIFF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PWBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'POLY1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CONT' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PAD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'SBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'AML' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NOPIM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVGOX' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVPWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ISOPW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELLMV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVDEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'BNIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ULN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'UVWIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ANODOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CATDOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HNW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[36mInformation: The layer 'MET2' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET3' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET4' does not contain any PG shapes. (DCHK-104)(B[m
1

Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
Information: Reading file '/home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/out_prop.saif'. (POW-073)
Automatic search for SAIF instance radiation_sensor_digital_top
Warning: Object for 'INSTANCE pause_n_latch_sync' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/tx_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/tx_inst/bc_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/sd_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst/s_inst' not found. (POW-011)
Note - message 'POW-011' limit (10) exceeded. Remainder will be suppressed.

SAIF                matched        not matched   in saif
--------------------------------------------------------
INSTANCE       649 ( 97.4%)        17 (  2.6%)       666
PORT           826 (100.0%)         0 (  0.0%)       826
NET              0 (  0.0%)         0 (  0.0%)         0
IOPATH           0 (  0.0%)         0 (  0.0%)         0
LEAKAGE          0 (  0.0%)         0 (  0.0%)         0


[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314592 ohm/um, via_r = 4.834954 ohm/cut, c = 0.139691 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141644 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.compile.power_opt_mode = all

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

[36mInformation: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)(B[m

[36mInformation: Total 42 ICGs are unique in the design. (CTS-126)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/status_flags_reg[error]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch: reason - unique (CTS-127)(B[m
Note - message 'CTS-127' limit (10) exceeded. Remainder will be suppressed.

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       44
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   42
      Unique                  42
    ICG at the end            43

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block dlib:design/pnr_place_opt.design
Done building search trees for block dlib:design/pnr_place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2259, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Info: embedded eLpp will optimize for scenario virtual_scenario
Info: embedded eLpp will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
[36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005)(B[m
[36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005)(B[m
*************************************************************************************
******************* ELPP Weight LITE ************************************************
-------------------------------------------------------------------------------------
                     Number of Nets: 2431
             Number of Non-Clk Nets: 2301
  Number of Nets Near 0 Toggle-Rate: 2038
                    Max Toggle Rate: 0.0242
                Average Toggle Rate: 0.0007
                       Weight Range: (0.0000, 32.2679)
 * 51 nets are filtered out.
*************************************************************************************
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2259
                         Amt factor: 0.1
                       Weight Range: (0.9, 4.12679)
************************************************************************************
Restructuring in 44 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
[36mInformation: Automatic timing control is enabled.(B[m
Using worst RC corner 'virtual_scenario' for buffer aware analysis.
DTDP placement: scenario=virtual_scenario
Selected 342 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)(B[m
Creating placement from scratch.
coarse place 0% done.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.86896e+08(B[m
START_CMD: optimize_dft        CPU:     19 s ( 0.01 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   461 Mb Tue Jul 13 15:30:06 2021
END_CMD: optimize_dft          CPU:     19 s ( 0.01 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   461 Mb Tue Jul 13 15:30:06 2021
----------------------------------------------------------------

Running initial HFS and DRC step.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.76000', effective utilization is '0.76001'. (OPT-055)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314604 ohm/um, via_r = 4.834970 ohm/cut, c = 0.139416 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140240 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2259, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 102, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:19     0.000     0.000 53660.723     0.000     0.000        15       465         0     0.000       461 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 1 gates / 51 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:26     0.000     0.000 53648.180     0.000     0.000        15       465         0     0.000       551 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = 0.243826, TNHS = 32.189912, NHVP = 274

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:26     0.000     0.000 53648.180     0.000     0.000        15       465         0     0.000       553    -0.244

ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 1 buffer-tree drivers
Core Area = 14 X 13 ()

Roi-HfsDrc SN: 3403505 (3000.000000)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           15            4
  Inverters:            7            6
------------ ------------ ------------
      Total:           22           10
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.61 sec ELAPSE 0 hr : 0 min : 0.61 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 583064 K / inuse 569240 K
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314592 ohm/um, via_r = 4.834954 ohm/cut, c = 0.138557 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140103 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2247, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 98, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:27     0.000     0.000 53813.762     0.000     0.000         4       464         0     0.000       569 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:27     0.000     0.000 53813.762     0.000     0.000         4       464         0     0.000       569 


[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314592 ohm/um, via_r = 4.834954 ohm/cut, c = 0.138557 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140103 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.76220', effective utilization is '0.76218'. (OPT-055)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2247, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2247, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:27     0.000     0.000 53813.762     0.000     0.000         4       464         0     0.000       569 

Running initial optimization step.
npo-place-opt command begin                   CPU:    27 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt timing update complete          CPU:    27 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 418550.375
    2   *        -          -        -      -        -          -      -        -          -        -     57.895
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 418550.375     53813.76       2210          4        464
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 418550.375     53813.76       2210
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-place-opt initialization complete         CPU:    30 s (  0.01 hr )  ELAPSE:    31 s (  0.01 hr )  MEM-PEAK:   569 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m

npo-place-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.054   418550.38           0.009       569

npo-place-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.054   418550.38           0.009       569

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.054   418550.38           0.009       569

npo-place-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.053   417938.03           0.009       569

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1672 
Printing options for 'route.common.*'
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        false               
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.floorplan_aware_hier_va_gr                       :        true                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            

Printing options for 'route.global.*'
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIATP
Successfully added cut lay VIATPL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
track auto-fill added 0 tracks on MET1
track auto-fill added 0 tracks on MET2
track auto-fill added 0 tracks on MET3
track auto-fill added 0 tracks on MET4
track auto-fill added 1 tracks on METTP
track auto-fill added 2 tracks on METTPL
[36mInformation: Skipping internal port IQ of LSGCPHDLLX0.frame as it is not physical. (ZRT-585)(B[m
Found 0 pin access route guide groups.
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Total number of nets = 2187, of which 0 are not extracted
Total number of open nets = 2161, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DBIn Done] Total (MB): Used   73  Alloctr   74  Proc 1672 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   73  Proc 1672 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1672 
Net statistics:
Total number of nets     = 2187
Number of nets to route  = 2161
26 nets are fully connected,
 of which 26 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   74  Proc 1672 
Average gCell capacity  1.63     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1672 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1672 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1704 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
56.27 % of the nets are routed.
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1704 
Initial. Routing result:
Initial. Both Dirs: Overflow =   162 Max = 7 GRCs =   151 (1.79%)
Initial. H routing: Overflow =     9 Max = 1 (GRCs = 20) GRCs =    20 (0.47%)
Initial. V routing: Overflow =   153 Max = 7 (GRCs =  1) GRCs =   131 (3.10%)
Initial. MET1       Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET2       Overflow =   152 Max = 7 (GRCs =  1) GRCs =   127 (3.01%)
Initial. MET3       Overflow =     7 Max = 1 (GRCs = 18) GRCs =    18 (0.43%)
Initial. MET4       Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 63388.55
Initial. Layer MET1 wire length = 985.59
Initial. Layer MET2 wire length = 25281.90
Initial. Layer MET3 wire length = 29202.54
Initial. Layer MET4 wire length = 7781.70
Initial. Layer METTP wire length = 136.83
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 12815
Initial. Via VIA12D_R count = 6680
Initial. Via VIA23D_R count = 5506
Initial. Via VIA34D_R count = 619
Initial. Via VIA4TD_R count = 10
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1704 
phase1. Routing result:
phase1. Both Dirs: Overflow =    12 Max = 3 GRCs =    11 (0.13%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Overflow =    11 Max = 3 (GRCs =  1) GRCs =    10 (0.24%)
phase1. MET1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET2       Overflow =    11 Max = 3 (GRCs =  1) GRCs =    10 (0.24%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 63390.10
phase1. Layer MET1 wire length = 980.61
phase1. Layer MET2 wire length = 25283.44
phase1. Layer MET3 wire length = 29207.52
phase1. Layer MET4 wire length = 7781.70
phase1. Layer METTP wire length = 136.83
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 12816
phase1. Via VIA12D_R count = 6679
phase1. Via VIA23D_R count = 5508
phase1. Via VIA34D_R count = 619
phase1. Via VIA4TD_R count = 10
phase1. Via VIAT6L_R count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1704 

Congestion utilization per direction:
Average vertical track utilization   = 18.67 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 17.82 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1704 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  103  Proc   32 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1704 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1704 
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.053   414076.16           0.010       601
npo-place-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.053   414076.16           0.010       601
npo-place-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         0       0.053   414076.16           0.010       601
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         0       0.053   414076.16           0.010       626
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.053   414076.16           0.010       626

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.053   414076.16           0.010       626

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.053   414076.16           0.010       626

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.053   414076.16           0.010       626
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.75050', effective utilization is '0.75052'. (OPT-055)(B[m
chip utilization before DTDP: 0.75
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Snapped 2138 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1729 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1729 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1729 
Net statistics:
Total number of nets     = 2187
Number of nets to route  = 2162
25 nets are fully connected,
 of which 25 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   74  Proc 1729 
Average gCell capacity  2.29     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1729 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1729 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1729 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1729 
Initial. Routing result:
Initial. Both Dirs: Overflow =   215 Max = 6 GRCs =   176 (2.08%)
Initial. H routing: Overflow =    19 Max = 2 (GRCs =  4) GRCs =    30 (0.71%)
Initial. V routing: Overflow =   196 Max = 6 (GRCs =  3) GRCs =   146 (3.46%)
Initial. MET1       Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.17%)
Initial. MET2       Overflow =   196 Max = 6 (GRCs =  3) GRCs =   146 (3.46%)
Initial. MET3       Overflow =    13 Max = 2 (GRCs =  4) GRCs =    23 (0.54%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66043.15
Initial. Layer MET1 wire length = 1621.17
Initial. Layer MET2 wire length = 26444.36
Initial. Layer MET3 wire length = 28438.21
Initial. Layer MET4 wire length = 9247.92
Initial. Layer METTP wire length = 291.48
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13033
Initial. Via VIA12D_R count = 6769
Initial. Via VIA23D_R count = 5429
Initial. Via VIA34D_R count = 817
Initial. Via VIA4TD_R count = 18
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1729 
phase1. Routing result:
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    22 (0.26%)
phase1. H routing: Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.17%)
phase1. V routing: Overflow =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.36%)
phase1. MET1       Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.17%)
phase1. MET2       Overflow =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.36%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66054.02
phase1. Layer MET1 wire length = 1615.58
phase1. Layer MET2 wire length = 26426.97
phase1. Layer MET3 wire length = 28376.47
phase1. Layer MET4 wire length = 9276.18
phase1. Layer METTP wire length = 358.82
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13039
phase1. Via VIA12D_R count = 6769
phase1. Via VIA23D_R count = 5431
phase1. Via VIA34D_R count = 819
phase1. Via VIA4TD_R count = 20
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1729 

Congestion utilization per direction:
Average vertical track utilization   = 19.66 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization = 17.09 %
Peak    horizontal track utilization = 90.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1729 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  102  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1729 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1729 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.71% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.30% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.75 to 0.75. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 6.97361e+08(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2185, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2185, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
eLpp: of 2185 nets, 524 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2185 nets with range (0.9000 - 3.1034)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2185
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.10343)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.21308e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2148 out of 2148 cells, ratio = 1.000000
Total displacement = 21833.667969(um)
Max displacement = 65.132698(um), U3284 (225.540100, 130.691696, 0) => (264.054596, 104.073502, 0)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314615 ohm/um, via_r = 4.834987 ohm/cut, c = 0.137544 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2185, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2185, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2157        Yes DEFAULT_VA

[33mWarning: max_legality_failures=5000 ignored.(B[m
        To use it, set limit_legality_checks to true.
[33mWarning: max_legality_check_range=500 ignored.(B[m
        To use it, set limit_legality_checks to true.
Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2157
number of references:               226
number of site rows:                 59
number of locations attempted:    52302
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2157 (21149 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.557 um ( 0.35 row height)
rms weighted cell displacement:   1.557 um ( 0.35 row height)
max cell displacement:            6.697 um ( 1.49 row height)
avg cell displacement:            1.351 um ( 0.30 row height)
avg weighted cell displacement:   1.351 um ( 0.30 row height)
number of cells moved:             2155
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3557 (MU2HDX0)
  Input location: (14.8116,261.118)
  Legal location: (15.96,254.52)
  Displacement:   6.697 um ( 1.49 row height)
Cell: U2909 (NA2I1HDLLX1)
  Input location: (21.5546,216.558)
  Legal location: (21.56,223.16)
  Displacement:   6.602 um ( 1.47 row height)
Cell: U3242 (INHDLLX1)
  Input location: (217.01,212.267)
  Legal location: (217,218.68)
  Displacement:   6.413 um ( 1.43 row height)
Cell: U1996 (INHDLLX1)
  Input location: (242.737,54.6769)
  Legal location: (242.76,48.44)
  Displacement:   6.237 um ( 1.39 row height)
Cell: U1936 (INHDLLX1)
  Input location: (174.75,198.031)
  Legal location: (175,191.8)
  Displacement:   6.236 um ( 1.39 row height)
Cell: U1869 (INHDLLX1)
  Input location: (272.732,167.658)
  Legal location: (273,173.88)
  Displacement:   6.228 um ( 1.39 row height)
Cell: U2480 (INHDLLX1)
  Input location: (60.38,68.6444)
  Legal location: (54.6,66.36)
  Displacement:   6.215 um ( 1.39 row height)
Cell: U1834 (INHDLLX1)
  Input location: (201.571,167.448)
  Legal location: (195.72,169.4)
  Displacement:   6.168 um ( 1.38 row height)
Cell: U3222 (INHDLLX1)
  Input location: (119.489,185.655)
  Legal location: (119.56,191.8)
  Displacement:   6.145 um ( 1.37 row height)
Cell: U3285 (INHDLLX1)
  Input location: (263.664,123.012)
  Legal location: (263.48,129.08)
  Displacement:   6.071 um ( 1.36 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2155 out of 2157 cells, ratio = 0.999073
Total displacement = 3857.677490(um)
Max displacement = 8.064400(um), U2480 (60.380001, 68.644402, 0) => (54.599998, 70.839996, 4)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314615 ohm/um, via_r = 4.834987 ohm/cut, c = 0.137544 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2194, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2194, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.011       626
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314615 ohm/um, via_r = 4.834987 ohm/cut, c = 0.137544 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2194, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2194, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.012       626
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.013       626
npo-place-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0       0.053   429802.31           0.013       626

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.013       626
Info: place_opt CCD Max prepone offset set to 0.100000 (user unit), Max postpone offset set to 0.066667 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -33.577072, NHVP = 276

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -33.5771, NHVP = 276
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -33.577071, NHVP = 276
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -31.560837, NHVP = 272

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -31.5608, NHVP = 272
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -31.560836, NHVP = 272
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.96u 00:00:00.00s 00:00:00.96e: 
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.053   429802.31           0.013       642
npo-place-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.053   429802.31           0.013       642
npo-place-opt optimization Phase 15 Iter  4         0.00        0.00      0.00         0       0.053   429802.31           0.013       642
npo-place-opt optimization Phase 15 Iter  5         0.00        0.00      0.00         0       0.053   429802.31           0.013       642
Info: place_opt CCD Max prepone offset set to 0.200000 (user unit), Max postpone offset set to 0.133333 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -31.560837, NHVP = 272

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -31.5608, NHVP = 272
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -31.560836, NHVP = 272
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -29.567371, NHVP = 271

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -29.5674, NHVP = 271
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -29.567371, NHVP = 271
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:01.04u 00:00:00.00s 00:00:01.04e: 
npo-place-opt optimization Phase 15 Iter  6         0.00        0.00      0.00         0       0.053   429802.31           0.014       644
npo-place-opt optimization Phase 15 Iter  7         0.00        0.00      0.00         0       0.053   429802.31           0.014       644
npo-place-opt optimization Phase 15 Iter  8         0.00        0.00      0.00         0       0.053   429802.31           0.014       644
Info: place_opt CCD Max prepone offset set to 0.300000 (user unit), Max postpone offset set to 0.200000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -29.567371, NHVP = 271

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -29.5674, NHVP = 271
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -29.567371, NHVP = 271
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.788406, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.242462, TNHS = -27.668520, NHVP = 273

    Scenario virtual_scenario (setup) WNS = 1.78841, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.242462, TNHS = -27.6685, NHVP = 273
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.788406, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.782181, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.242462, TNHS = -27.668519, NHVP = 273
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:01.00u 00:00:00.00s 00:00:01.00e: 
npo-place-opt optimization Phase 15 Iter  9         0.00        0.00      0.00         0       0.053   429802.31           0.014       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 15 Iter 10         0.00        0.00      0.00         0       0.053   429802.31           0.014       644

npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.014       644

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.014       644

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.053   429802.31           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.050   606078.62           0.015       644
npo-place-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0       0.050   606078.62           0.015       644

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.050   606078.62           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.050   606078.62           0.015       644

npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.050   605772.94           0.015       644

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
npo-place-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2156        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2156
number of references:               218
number of site rows:                 59
number of locations attempted:    44872
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2156 (19741 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2755 (AO31HDX0)
  Input location: (70.84,35)
  Legal location: (70.84,35)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (61.32,214.2)
  Legal location: (61.32,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (33.32,200.76)
  Legal location: (33.32,200.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3376 (AO31HDX0)
  Input location: (220.36,241.08)
  Legal location: (220.36,241.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2582 (AN33HDX0)
  Input location: (144.76,218.68)
  Legal location: (144.76,218.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2802 (AO31HDX0)
  Input location: (126.28,164.92)
  Legal location: (126.28,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2134 (AND6HDX1)
  Input location: (225.4,232.12)
  Legal location: (225.4,232.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2255 (AND6HDX1)
  Input location: (104.44,115.64)
  Legal location: (104.44,115.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2580 (AN33HDX1)
  Input location: (144.2,214.2)
  Legal location: (144.2,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2745 (AO32HDX0)
  Input location: (73.64,21.56)
  Legal location: (73.64,21.56)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2193, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2193, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
npo-place-opt optimization Phase 30 Iter  2         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
npo-place-opt optimization Phase 30 Iter  3         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  4         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  5         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
npo-place-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.015       644
npo-place-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0       0.050   608168.19           0.015       644

npo-place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.016       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2156        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2156
number of references:               218
number of site rows:                 59
number of locations attempted:    44872
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2156 (19741 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2755 (AO31HDX0)
  Input location: (70.84,35)
  Legal location: (70.84,35)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (61.32,214.2)
  Legal location: (61.32,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (33.32,200.76)
  Legal location: (33.32,200.76)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3376 (AO31HDX0)
  Input location: (220.36,241.08)
  Legal location: (220.36,241.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2582 (AN33HDX0)
  Input location: (144.76,218.68)
  Legal location: (144.76,218.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2802 (AO31HDX0)
  Input location: (126.28,164.92)
  Legal location: (126.28,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2134 (AND6HDX1)
  Input location: (225.4,232.12)
  Legal location: (225.4,232.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2255 (AND6HDX1)
  Input location: (104.44,115.64)
  Legal location: (104.44,115.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2580 (AN33HDX1)
  Input location: (144.2,214.2)
  Legal location: (144.2,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2745 (AO32HDX0)
  Input location: (73.64,21.56)
  Legal location: (73.64,21.56)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2193, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2193, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.016       644

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.050   608168.19           0.016       644
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.050   608168.19           0.016       644
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.145425837433  9.868710875923  6.078344964085  2.744208741123  8.318151004907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.904589178594  2.705429719953  3.840671064440  3.750206453169  7.663494242299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.375281435744  5.862980007794  7.173015385364  9.669819399761  7.591423747087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.215401382770  4.575081304135  5.624099808820  7.826857653678  4.759179818263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.427448437722  9.589751446256  2.041931187119  3.921160267338  0.650428882345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.648590870849  8.249652771067  3.504084505451  1.682716412888  7.173473918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.680729814996  1.012220020013  5.811723466269  5.826730283342  4.349323492435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.845520082133  1.260599039700  0.417974113533  1.833872865081  6.448597937188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.593079110147  2.305803062553  0.754890730179  1.961421811696  2.781343541418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.341890329869  7.457093066031  1.902032624529  5.623407659547  7.269303208696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.229157905668  7.545706808433  0.000568017956  5.833784956721  4.754527489445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.263106169968  4.024914174170  9.406874796875  2.789964061318  0.723234614657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.098697271488  7.972455863112  5.095002759611  1.512371870128  7.396832920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.220510318030  5.812223183935  2.343744822627  0.037326105045  0.494720440392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.570554869317  6.657214778675  4.022600751365  6.796621902757  0.618502811981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.509627448514  9.248307832823  4.051806609534  5.907689619704  1.709552291590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.697259978496  9.536652084707  6.656477009097  9.409795958072  6.136933313139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.742701844851  9.145573667429  1.286808502201  9.569284660313  2.585884702480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.184792614980  5.310564278887  7.270327930810  7.178452860747  1.109925051474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.602351710770  9.202316519003  1.495322346745  7.734047617127  4.721461181592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.116282402174  6.970502145112  5.921292080218  9.647382689440  1.463872653161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.370273898743  3.980295572141  1.607027996408  5.274420134112  3.831851760490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.056189222859  4.274966466544  1.384250606444  0.375020905316  9.766385084229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.393259458574  4.580612595328  2.717594038536  4.966981299976  1.759188934708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.187287666615  5.451926287562  3.562692480882  0.782685025367  8.475953541826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.708410990960  7.952308868131  6.204387338711  9.392116386733  8.065088068234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.420525134272  4.828398991612  7.350692670545  1.168271901288  8.717383571851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.024748038687  1.105655726517  3.581366566626  9.582673388334  2.434978529243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.240228155401  8.120482627486  0.041981631353  3.183387546508  1.644895973718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.115925706649  7.234902442428  5.075673103017  9.196142441169  6.278170534141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.390707827511  9.749121442876  3.190497392452  9.562340025954  7.726976500869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.988533585191  8.758992726016  5.000240931795  6.583378755672  1.475498928944

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 608168.188
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -     94.925
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 608168.188     49526.22       2156          3        402
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 608168.188     49526.22       2156

npo-place-opt command complete                CPU:    56 s (  0.02 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:   644 MB
npo-place-opt command statistics  CPU=29 sec (0.01 hr) ELAPSED=29 sec (0.01 hr) MEM-PEAK=0.629 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:57     0.000     0.000 49526.223     0.000     0.000         3       402         0     0.000       644 

Running initial path_opt step.
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.431: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 49526.223     0.000     0.000         3       402         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 49526.223     0.000     0.000         3       402         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 49526.223     0.000     0.000         3       402         0     0.000       644 

Running incremental (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.70150', effective utilization is '0.70145'. (OPT-055)(B[m
chip utilization before DTDP: 0.70
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1747 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1747 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1747 
Net statistics:
Total number of nets     = 2195
Number of nets to route  = 2193
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1747 
Average gCell capacity  2.49     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1747 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1747 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1763 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1763 
Initial. Routing result:
Initial. Both Dirs: Overflow =   117 Max = 4 GRCs =   132 (1.56%)
Initial. H routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    20 (0.47%)
Initial. V routing: Overflow =   103 Max = 4 (GRCs =  7) GRCs =   112 (2.65%)
Initial. MET1       Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. MET2       Overflow =   103 Max = 4 (GRCs =  7) GRCs =   111 (2.63%)
Initial. MET3       Overflow =     9 Max = 2 (GRCs =  2) GRCs =    16 (0.38%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 63854.85
Initial. Layer MET1 wire length = 1333.24
Initial. Layer MET2 wire length = 26491.31
Initial. Layer MET3 wire length = 26816.49
Initial. Layer MET4 wire length = 9021.40
Initial. Layer METTP wire length = 192.41
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13254
Initial. Via VIA12D_R count = 6995
Initial. Via VIA23D_R count = 5534
Initial. Via VIA34D_R count = 712
Initial. Via VIA4TD_R count = 13
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1763 
phase1. Routing result:
phase1. Both Dirs: Overflow =     9 Max = 2 GRCs =    12 (0.14%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. V routing: Overflow =     7 Max = 2 (GRCs =  3) GRCs =    10 (0.24%)
phase1. MET1       Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET2       Overflow =     7 Max = 2 (GRCs =  3) GRCs =    10 (0.24%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 63861.10
phase1. Layer MET1 wire length = 1325.31
phase1. Layer MET2 wire length = 26495.69
phase1. Layer MET3 wire length = 26829.74
phase1. Layer MET4 wire length = 9017.94
phase1. Layer METTP wire length = 192.41
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13254
phase1. Via VIA12D_R count = 6993
phase1. Via VIA23D_R count = 5537
phase1. Via VIA34D_R count = 711
phase1. Via VIA4TD_R count = 13
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1763 

Congestion utilization per direction:
Average vertical track utilization   = 19.71 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 16.09 %
Peak    horizontal track utilization = 90.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1763 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  102  Proc   16 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1763 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1763 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.71% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 2.06% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.70. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 6.76326e+08(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
eLpp: of 2193 nets, 524 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2193 nets with range (0.9000 - 3.0277)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2193
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.02771)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.2192e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2156 out of 2156 cells, ratio = 1.000000
Total displacement = 17798.613281(um)
Max displacement = 48.413300(um), U1936 (175.000000, 196.279999, 4) => (200.344101, 221.029205, 2)
Displacement histogram:
----------------------------------------------------------------
START_CMD: optimize_dft        CPU:     64 s ( 0.02 hr) ELAPSE:     65 s ( 0.02 hr) MEM-PEAK:   660 Mb Tue Jul 13 15:30:51 2021
END_CMD: optimize_dft          CPU:     64 s ( 0.02 hr) ELAPSE:     65 s ( 0.02 hr) MEM-PEAK:   660 Mb Tue Jul 13 15:30:51 2021
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137106 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139648 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2193, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 95, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 10 tie-low cells with 44 load pins
INFO: Number of nets with violations: 11
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
INFO: Removed 1 tie-hi cells
INFO: Removed 10 tie-low cells
INFO: Added 1 tie-hi cells
INFO: Added 9 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2155        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2155
number of references:               218
number of site rows:                 59
number of locations attempted:    52818
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2155 (19738 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.531 um ( 0.34 row height)
rms weighted cell displacement:   1.531 um ( 0.34 row height)
max cell displacement:            6.307 um ( 1.41 row height)
avg cell displacement:            1.348 um ( 0.30 row height)
avg weighted cell displacement:   1.348 um ( 0.30 row height)
number of cells moved:             2153
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2968 (OR2HDLLX1)
  Input location: (15.25,18.9052)
  Legal location: (15.4,12.6)
  Displacement:   6.307 um ( 1.41 row height)
Cell: U2934 (INHDLLX1)
  Input location: (264.038,94.2447)
  Legal location: (264.04,88.76)
  Displacement:   5.485 um ( 1.22 row height)
Cell: U2625 (INHDLLX1)
  Input location: (153.453,130.019)
  Legal location: (153.72,124.6)
  Displacement:   5.425 um ( 1.21 row height)
Cell: U3027 (INHDLLX1)
  Input location: (58.1652,61.2578)
  Legal location: (57.96,66.36)
  Displacement:   5.106 um ( 1.14 row height)
Cell: clk_r_REG584_S1 (DFRQHDX1)
  Input location: (147.008,21.1755)
  Legal location: (149.8,17.08)
  Displacement:   4.956 um ( 1.11 row height)
Cell: optlc_1052 (LOGIC0HD)
  Input location: (54.6,79.8)
  Legal location: (55.16,75.32)
  Displacement:   4.515 um ( 1.01 row height)
Cell: optlc_1047 (LOGIC1HD)
  Input location: (177.8,272.44)
  Legal location: (177.8,267.96)
  Displacement:   4.480 um ( 1.00 row height)
Cell: U2429 (INHDLLX1)
  Input location: (132.902,272.438)
  Legal location: (133,267.96)
  Displacement:   4.479 um ( 1.00 row height)
Cell: U2977 (NO2I1HDLLX1)
  Input location: (45.7867,30.3284)
  Legal location: (46.76,26.04)
  Displacement:   4.397 um ( 0.98 row height)
Cell: U3178 (INHDLLX1)
  Input location: (256.92,115.372)
  Legal location: (256.76,111.16)
  Displacement:   4.215 um ( 0.94 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2153 out of 2155 cells, ratio = 0.999072
Total displacement = 3799.301514(um)
Max displacement = 6.887200(um), clk_r_REG584_S1 (147.008301, 25.655500, 4) => (149.800003, 17.080000, 0)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:05     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Running incremental optimization step.
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 9 tie-low cells with 44 load pins
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2155        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2155
number of references:               218
number of site rows:                 59
number of locations attempted:    44660
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2155 (19738 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2755 (AO31HDX0)
  Input location: (75.32,35)
  Legal location: (75.32,35)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (64.12,209.72)
  Legal location: (64.12,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (36.12,191.8)
  Legal location: (36.12,191.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3376 (AO31HDX0)
  Input location: (224.84,236.6)
  Legal location: (224.84,236.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2582 (AN33HDX0)
  Input location: (148.12,214.2)
  Legal location: (148.12,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2802 (AO31HDX0)
  Input location: (126.28,164.92)
  Legal location: (126.28,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2134 (AND6HDX1)
  Input location: (229.32,227.64)
  Legal location: (229.32,227.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2255 (AND6HDX1)
  Input location: (107.24,111.16)
  Legal location: (107.24,111.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2580 (AN33HDX1)
  Input location: (145.32,209.72)
  Legal location: (145.32,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2745 (AO32HDX0)
  Input location: (75.32,21.56)
  Legal location: (75.32,21.56)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2155 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
ABF: Core Area = 14 X 13 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.430: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2155        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2155
number of references:               218
number of site rows:                 59
number of locations attempted:    44660
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2155 (19738 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2755 (AO31HDX0)
  Input location: (75.32,35)
  Legal location: (75.32,35)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (64.12,209.72)
  Legal location: (64.12,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (36.12,191.8)
  Legal location: (36.12,191.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3376 (AO31HDX0)
  Input location: (224.84,236.6)
  Legal location: (224.84,236.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2582 (AN33HDX0)
  Input location: (148.12,214.2)
  Legal location: (148.12,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2802 (AO31HDX0)
  Input location: (126.28,164.92)
  Legal location: (126.28,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2134 (AND6HDX1)
  Input location: (229.32,227.64)
  Legal location: (229.32,227.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2255 (AND6HDX1)
  Input location: (107.24,111.16)
  Legal location: (107.24,111.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2580 (AN33HDX1)
  Input location: (145.32,209.72)
  Legal location: (145.32,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2745 (AO32HDX0)
  Input location: (75.32,21.56)
  Legal location: (75.32,21.56)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2155 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

Running final path_opt step.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 49518.695     0.000     0.000         3       402         0     0.000       660 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:30:59 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2155/2155
Ground net VSS                2155/2155
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mCommand check_pg_drc started  at Tue Jul 13 15:30:59 2021
Command check_pg_drc finished at Tue Jul 13 15:31:00 2021
CPU usage for check_pg_drc: 0.30 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.30 seconds ( 0.00 hours)
No errors found.
(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1763 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1763 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1763 
Net statistics:
Total number of nets     = 2194
Number of nets to route  = 2192
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1763 
Average gCell capacity  3.71     on layer (1)    MET1
Average gCell capacity  30.75    on layer (2)    MET2
Average gCell capacity  28.71    on layer (3)    MET3
Average gCell capacity  29.45    on layer (4)    MET4
Average gCell capacity  11.08    on layer (5)    METTP
Average gCell capacity  2.64     on layer (6)    METTPL
Average number of tracks per gCell 30.47         on layer (1)    MET1
Average number of tracks per gCell 32.69         on layer (2)    MET2
Average number of tracks per gCell 30.47         on layer (3)    MET3
Average number of tracks per gCell 32.69         on layer (4)    MET4
Average number of tracks per gCell 15.29         on layer (5)    METTP
Average number of tracks per gCell 3.31  on layer (6)    METTPL
Number of gCells = 1632
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1763 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1763 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  115  Proc 1763 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  116  Proc 1763 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     8 (0.09%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     2 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 48522.53
Initial. Layer MET1 wire length = 2550.10
Initial. Layer MET2 wire length = 16071.36
Initial. Layer MET3 wire length = 18582.04
Initial. Layer MET4 wire length = 11281.65
Initial. Layer METTP wire length = 37.38
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 7409
Initial. Via VIA12D_R count = 3786
Initial. Via VIA23D_R count = 2648
Initial. Via VIA34D_R count = 973
Initial. Via VIA4TD_R count = 2
Initial. Via VIAT6L_R count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   41  Alloctr   41  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  116  Proc 1763 

Congestion utilization per direction:
Average vertical track utilization   = 25.26 %
Peak    vertical track utilization   = 90.91 %
Average horizontal track utilization = 25.19 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1763 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  110  Alloctr  110  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1763 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -70  Alloctr  -70  Proc    0 
[DBOUT] Total (MB): Used   44  Alloctr   45  Proc 1763 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Global Routing] Total (MB): Used   44  Alloctr   45  Proc 1763 
****************************************
Report : qor
        -summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:31:00 2021
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
virtual_scenario   (Setup)             1.78           0.00              0
Design             (Setup)             1.78           0.00              0

virtual_scenario_bc
                   (Hold)             -0.31         -71.11            463
Design             (Hold)             -0.31         -71.11            463
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          49518.69
Cell Area (netlist and physical only):        49518.69
Nets with DRC Violations:        0
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:31:00 2021
****************************************

  Startpoint: clk_r_REG28_S14 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG28_S14/C (DFRRQHDX1)                    0.00      0.00 r
  clk_r_REG28_S14/Q (DFRRQHDX1)                    3.21      3.21 r
  lm_out (out)                                     0.01      3.22 r
  data arrival time                                          3.22

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -3.22
  ------------------------------------------------------------------------
  slack (MET)                                                1.78


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:31:00 2021
****************************************
Information: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port C on cell pause_n_latch_sync/pause_n_latched_reg for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell pause_n_latch_sync/pause_n_latched_reg for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1863 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 1.236973 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1863 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B on cell U1864 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.331116 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B on cell U1864 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1867 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.946560 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1867 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1868 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 3.485184 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1868 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin clk_r_REG64_S18/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin clk_r_REG303_S1/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin clk_r_REG38_S17/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG564_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG331_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG530_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG497_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG578_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG231_S21/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Fall toggles on pin clk_r_REG299_S1/Q are impossible given input states; converted to rise toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 1.90e+08 pW ( 85.6%)
  Net Switching Power    = 3.20e+07 pW ( 14.4%)
Total Dynamic Power      = 2.22e+08 pW (100.0%)

Cell Leakage Power       = 6.10e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
clock_network             1.81e+08               2.16e+07               2.06e+04               2.03e+08    ( 90.9%)      
register                  3.89e+06               3.95e+06               4.54e+05               8.29e+06    (  3.7%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             5.41e+06               6.46e+06               1.36e+05               1.20e+07    (  5.4%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.90e+08 pW            3.20e+07 pW            6.10e+05 pW            2.23e+08 pW
****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:31:01 2021
****************************************

   late_timing
   -----------

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
clk_r_REG243_S2/D (DFRQHDX1)       0.20 r         0.51           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG1_S2/D (DFRQHDX1)         0.20 r         0.51           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG285_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG264_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG270_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG288_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG258_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.31   clk      virtual_scenario_bc
clk_r_REG276_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG297_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG282_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG416_S1/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG255_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG252_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG273_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG291_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG294_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG261_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG267_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG412_S1/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG414_S1/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG279_S2/D (DFRRQHDX1)      0.20 r         0.50           0.00    -0.30   clk      virtual_scenario_bc
clk_r_REG265_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG298_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG268_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG259_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG253_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG274_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.29   clk      virtual_scenario_bc
clk_r_REG283_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG295_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG280_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG256_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG262_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG277_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG286_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG289_S3/D (DFRRQHDX1)      0.22 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG271_S3/D (DFRRQHDX1)      0.23 r         0.50           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG330_S1/D (DFRQHDX1)       0.23 r         0.51           0.00    -0.28   clk      virtual_scenario_bc
clk_r_REG328_S1/D (DFRQHDX1)       0.24 r         0.51           0.00    -0.27   clk      virtual_scenario_bc
clk_r_REG452_S1/D (DFRRQHDX0)      0.24 r         0.50           0.00    -0.26   clk      virtual_scenario_bc
clk_r_REG451_S1/D (DFRRQHDX1)      0.25 r         0.50           0.00    -0.25   clk      virtual_scenario_bc
clk_r_REG342_S1/D (DFRQHDX1)       0.26 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG566_S1/D (DFRQHDX1)       0.26 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG431_S1/D (DFRQHDX1)       0.26 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG348_S1/D (DFRQHDX1)       0.26 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG324_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG322_S1/D (DFRSQHDX0)      0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG584_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG334_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG338_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG537_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG499_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG350_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG559_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG357_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG336_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG551_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG422_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG515_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG580_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG549_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG501_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG533_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG344_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG545_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG535_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG563_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG525_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG352_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG510_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG361_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG523_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG517_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG582_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG513_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG568_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG420_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG541_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG370_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG557_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG570_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG553_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG503_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG521_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG418_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG593_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG529_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG427_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG589_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG188_S21/D (DFRQHDX1)      0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG488_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG527_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG355_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG424_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG429_S1/D (DFRQHDX1)       0.27 r         0.51           0.00    -0.24   clk      virtual_scenario_bc
clk_r_REG190_S21/D (DFRQHDX1)      0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG249_S2/D (DFRQHDX1)       0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG130_S19/D (DFRQHDX1)      0.34 r         0.57           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG577_S1/D (DFRQHDX1)       0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG245_S2/D (DFRQHDX1)       0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG247_S2/D (DFRQHDX1)       0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG434_S1/D (DFRQHDX1)       0.28 r         0.51           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG107_S18/D (DFRQHDX1)      0.29 r         0.52           0.00    -0.23   clk      virtual_scenario_bc
clk_r_REG106_S18/D (DFRQHDX1)      0.29 r         0.52           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG108_S18/D (DFRQHDX1)      0.29 r         0.52           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG99_S18/D (DFRQHDX1)       0.30 r         0.52           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG105_S18/D (DFRQHDX1)      0.30 r         0.52           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG472_S1/D (DFRQHDX1)       0.29 r         0.51           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG473_S1/D (DFRQHDX1)       0.29 r         0.51           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG432_S1/D (DFRSQHDX0)      0.29 r         0.51           0.00    -0.22   clk      virtual_scenario_bc
clk_r_REG469_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG470_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG321_S1/D (DFRSQHDX0)      0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG382_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG372_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG407_S1/D (DFRRQHDX1)      0.29 r         0.50           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG95_S18/D (DFRQHDX1)       0.31 r         0.52           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG359_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG292_S3/D (DFRSQHDX1)      0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG97_S18/D (DFRQHDX1)       0.31 r         0.52           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG207_S19/D (DFRQHDX1)      0.32 r         0.53           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG209_S19/D (DFRQHDX1)      0.33 r         0.53           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG24_S24/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG376_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG5_S6/D (DFRQHDX1)         0.30 r         0.51           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG208_S19/D (DFRQHDX1)      0.33 r         0.53           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG220_S19/D (DFRQHDX1)      0.33 r         0.53           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG104_S18/D (DFRQHDX1)      0.31 r         0.52           0.00    -0.21   clk      virtual_scenario_bc
clk_r_REG374_S1/D (DFRQHDX1)       0.30 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG591_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG561_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG21_S21/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG48_S20/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG10_S11/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG378_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG543_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG406_S1/D (DFRRQHDX1)      0.30 r         0.50           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG410_S1/D (DFRRQHDX1)      0.30 r         0.50           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG20_S20/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG103_S18/D (DFRQHDX1)      0.32 r         0.52           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG49_S20/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG9_S10/D (DFRQHDX1)        0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG22_S22/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG23_S23/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG86_S19/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG218_S19/D (DFRQHDX1)      0.33 r         0.53           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG52_S21/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG73_S18/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG508_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG14_S14/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG8_S9/D (DFRQHDX1)         0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG481_S1/D (DFRRQHDX1)      0.30 r         0.50           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG15_S15/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG84_S19/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG17_S17/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG18_S18/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG467_S1/D (DFRQHDX1)       0.31 r         0.51           0.00    -0.20   clk      virtual_scenario_bc
clk_r_REG380_S1/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG405_S1/D (DFRRQHDX1)      0.31 r         0.50           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG16_S16/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG409_S1/D (DFRRQHDX1)      0.31 r         0.50           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG460_S1/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG461_S1/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG19_S19/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG6_S7/D (DFRQHDX1)         0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG575_S1/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG88_S19/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG574_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG567_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG576_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG569_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG565_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG51_S20/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG7_S8/D (DFRQHDX1)         0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG82_S19/D (DFRQHDX1)       0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG4_S5/D (DFRQHDX1)         0.32 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG337_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG335_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG343_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG333_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG341_S1/D (DFRQHDX1)       0.39 r         0.58           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG326_S1/D (DFRQHDX1)       0.33 r         0.51           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG325_S1/D (DFRQHDX1)       0.29 f         0.47           0.00    -0.19   clk      virtual_scenario_bc
clk_r_REG439_S1/D (DFRSQHDX0)      0.33 r         0.51           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG507_S1/D (DFRQHDX1)       0.40 r         0.58           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG502_S1/D (DFRQHDX1)       0.40 r         0.58           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG498_S1/D (DFRQHDX1)       0.40 r         0.58           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG500_S1/D (DFRQHDX1)       0.40 r         0.58           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG509_S1/D (DFRQHDX1)       0.40 r         0.58           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG445_S1/D (DFRQHDX1)       0.34 r         0.53           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG477_S1/D (DFRRQHDX0)      0.26 f         0.44           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG187_S20/D (DFRQHDX1)      0.39 r         0.57           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG76_S19/D (DFRQHDX1)       0.33 r         0.51           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG140_S16/D (DFRQHDX1)      0.33 r         0.51           0.00    -0.18   clk      virtual_scenario_bc
clk_r_REG229_S18/D (DFRQHDX1)      0.34 r         0.51           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG189_S20/D (DFRQHDX1)      0.40 r         0.57           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG450_S1/D (DFRRQHDX1)      0.27 f         0.44           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG476_S1/D (DFRQHDX1)       0.34 r         0.51           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG323_S1/D (DFRQHDX1)       0.36 r         0.53           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG77_S19/D (DFRQHDX1)       0.34 r         0.51           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG25_S12/D (DFRQHDX1)       0.40 r         0.57           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG213_S19/D (DFRQHDX1)      0.37 r         0.53           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG214_S19/D (DFRQHDX1)      0.37 r         0.53           0.00    -0.17   clk      virtual_scenario_bc
clk_r_REG360_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG347_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG356_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG351_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG349_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG358_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG354_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG62_S22/D (DFRQHDX1)       0.41 r         0.57           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG83_S18/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG590_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG579_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG592_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG588_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG581_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG583_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG11_S12/D (DFRQHDX1)       0.41 r         0.57           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG465_S1/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG464_S1/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG111_S19/D (DFRQHDX1)      0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG87_S18/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG211_S19/D (DFRQHDX1)      0.37 r         0.53           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG447_S1/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG129_S18/D (DFRQHDX1)      0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG29_S14/D (DFRSQHDX0)      0.38 r         0.54           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG221_S19/D (DFRQHDX1)      0.37 r         0.53           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG115_S19/D (DFRQHDX1)      0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG594_S1/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG85_S18/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG219_S19/D (DFRQHDX1)      0.37 r         0.53           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG78_S18/D (DFRQHDX1)       0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG113_S19/D (DFRQHDX1)      0.35 r         0.51           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG68_S19/D (DFRQHDX1)       0.41 r         0.57           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG212_S19/D (DFRQHDX1)      0.38 r         0.53           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG542_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG123_S15/D (DFRQHDX1)      0.41 r         0.57           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG544_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG532_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG540_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG109_S18/D (DFRQHDX1)      0.42 r         0.57           0.00    -0.16   clk      virtual_scenario_bc
clk_r_REG534_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG536_S1/D (DFRQHDX1)       0.42 r         0.58           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG210_S19/D (DFRQHDX1)      0.38 r         0.53           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG117_S20/D (DFRQHDX1)      0.42 r         0.57           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG79_S18/D (DFRQHDX1)       0.36 r         0.51           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG50_S19/D (DFRSQHDX0)      0.39 r         0.54           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG327_S1/D (DFRQHDX1)       0.38 r         0.53           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG116_S19/D (DFRQHDX1)      0.36 r         0.51           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG112_S19/D (DFRQHDX1)      0.36 r         0.51           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG93_S18/D (DFRQHDX1)       0.30 f         0.45           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG32_S17/D (DFRSQHDX0)      0.39 r         0.54           0.00    -0.15   clk      virtual_scenario_bc
clk_r_REG462_S1/D (DFRQHDX1)       0.43 r         0.57           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG459_S1/D (DFRQHDX1)       0.43 r         0.57           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG185_S15/D (DFRSQHDX0)     0.37 r         0.51           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG173_S18/D (DFRRQHDX1)     0.36 r         0.50           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG165_S18/D (DFRRQHDX1)     0.36 r         0.50           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG474_S1/D (DFRRQHDX1)      0.36 r         0.50           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG456_S1/D (DFRQHDX1)       0.31 f         0.45           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG441_S1/D (DFRRQHDX0)      0.36 r         0.50           0.00    -0.14   clk      virtual_scenario_bc
clk_r_REG597_S1/D (DFRQHDX1)       0.44 r         0.57           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG92_S19/D (DFRQHDX1)       0.32 f         0.45           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG241_S21/D (DFRRQHDX1)     0.31 f         0.44           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG438_S1/D (DFRQHDX1)       0.44 r         0.57           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG302_S1/D (DFRQHDX1)       0.32 f         0.45           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG200_S18/D (DFRRQHDX0)     0.37 r         0.50           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG329_S1/D (DFRQHDX1)       0.40 r         0.53           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG320_S1/D (DFRQHDX1)       0.44 r         0.57           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG45_S19/D (DFRSQHDX0)      0.41 r         0.54           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG147_S17/D (DFRRQHDX1)     0.37 r         0.50           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG227_S19/D (DFRQHDX1)      0.44 r         0.57           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG560_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG548_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG558_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG556_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG550_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG552_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG562_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG175_S18/D (DFRRQHDX1)     0.38 r         0.50           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG167_S18/D (DFRRQHDX1)     0.38 r         0.50           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG524_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG512_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG520_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG526_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG522_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG514_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG528_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG516_S1/D (DFRQHDX1)       0.45 r         0.58           0.00    -0.13   clk      virtual_scenario_bc
clk_r_REG81_S18/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG304_S1/D (DFRSQHDX1)      0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG114_S19/D (DFRQHDX1)      0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG100_S18/D (DFRQHDX1)      0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG572_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG573_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG571_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG143_S18/D (DFRRQHDX1)     0.38 r         0.50           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG216_S19/D (DFRQHDX1)      0.41 r         0.53           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG332_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG340_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG339_S1/D (DFRQHDX1)       0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG215_S19/D (DFRQHDX1)      0.41 r         0.53           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG237_S22/D (DFRRQHDX1)     0.38 r         0.50           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG26_S12/D (DFRQHDX1)       0.45 r         0.57           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG61_S21/D (DFRQHDX1)       0.45 r         0.57           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG171_S18/D (DFRRQHDX1)     0.39 r         0.50           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG222_S18/D (DFRRQHDX0)     0.38 r         0.50           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG485_S1/D (DFRRQHDX1)      0.39 r         0.50           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG36_S17/D (DFRRQHDX1)      0.39 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG238_S21/D (DFRRQHDX1)     0.33 f         0.44           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG506_S1/D (DFRQHDX1)       0.40 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG505_S1/D (DFRQHDX1)       0.40 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG504_S1/D (DFRQHDX1)       0.40 r         0.51           0.00    -0.12   clk      virtual_scenario_bc
clk_r_REG3_S4/D (DFRQHDX1)         0.40 r         0.51           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG453_S1/D (DFRRQHDX1)      0.34 f         0.46           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG71_S17/D (DFRRQHDX0)      0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG41_S18/D (DFRSQHDX0)      0.43 r         0.54           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG235_S22/D (DFRRQHDX1)     0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG601_S1/D (DFRRQHDX1)      0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG602_S1/D (DFRRQHDX1)      0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG300_S1/D (DFRQHDX1)       0.46 r         0.57           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG444_S1/D (DFRQHDX1)       0.46 r         0.57           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG141_S16/D (DFRRQHDX0)     0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG34_S15/D (DFRRQHDX1)      0.39 r         0.50           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG600_S1/D (DFRRQHDX1)      0.33 f         0.44           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG408_S1/D (DFRRQHDX1)      0.34 f         0.44           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG90_S19/D (DFRQHDX1)       0.40 r         0.51           0.00    -0.11   clk      virtual_scenario_bc
clk_r_REG40_S19/D (DFRSQHDX0)      0.43 r         0.54           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG463_S1/D (DFRQHDX1)       0.47 r         0.57           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG457_S1/D (DFRQHDX1)       0.47 r         0.57           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG180_S18/D (DFRRQHDX1)     0.34 f         0.44           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG89_S18/D (DFRQHDX1)       0.41 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG230_S21/D (DFRRQHDX1)     0.34 f         0.44           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG446_S1/D (DFRQHDX1)       0.47 r         0.57           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG236_S21/D (DFRRQHDX1)     0.34 f         0.44           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG486_S1/D (DFRQHDX1)       0.41 f         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG240_S21/D (DFRRQHDX1)     0.34 f         0.44           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG346_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG353_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG587_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG585_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG586_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.10   clk      virtual_scenario_bc
clk_r_REG448_S1/D (DFRQHDX1)       0.36 f         0.45           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG158_S17/D (DFRRQHDX1)     0.41 r         0.50           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG101_S19/D (DFRQHDX1)      0.42 f         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG495_S1/D (DFRRQHDX1)      0.35 f         0.44           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG53_S19/D (DFRSQHDX0)      0.45 r         0.54           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG413_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG135_S16/D (DFRRQHDX0)     0.41 r         0.50           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG595_S1/D (DFRQHDX1)       0.48 r         0.57           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG454_S1/D (DFRQHDX1)       0.36 f         0.45           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG233_S22/D (DFRRQHDX1)     0.41 r         0.50           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG435_S1/D (DFRQHDX1)       0.36 f         0.45           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG598_S1/D (DFRQHDX1)       0.48 r         0.57           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG531_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG539_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG538_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG489_S1/D (DFRQHDX1)       0.42 f         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG54_S18/D (DFRRQHDX1)      0.35 f         0.44           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG80_S19/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG596_S1/D (DFRQHDX1)       0.48 r         0.57           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG202_S19/D (DFRRQHDX1)     0.42 r         0.50           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG184_S18/D (DFRQHDX1)      0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG415_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.09   clk      virtual_scenario_bc
clk_r_REG411_S1/D (DFRQHDX1)       0.42 r         0.51           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG484_S1/D (DFRQHDX1)       0.43 r         0.51           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG305_S1/D (DFRSQHDX1)      0.43 r         0.51           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG145_S17/D (DFRRQHDX1)     0.42 r         0.50           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG30_S15/D (DFRSQHDX0)      0.46 r         0.54           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG96_S18/D (DFRQHDX1)       0.44 r         0.52           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG163_S18/D (DFRRQHDX1)     0.42 r         0.50           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG177_S18/D (DFRRQHDX1)     0.42 r         0.50           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG197_S18/D (DFRQHDX1)      0.37 f         0.45           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG224_S19/D (DFRRQHDX1)     0.43 r         0.50           0.00    -0.08   clk      virtual_scenario_bc
clk_r_REG120_S15/D (DFRQHDX1)      0.37 f         0.44           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG42_S19/D (DFRRQHDX1)      0.40 f         0.47           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG494_S1/D (DFRRQHDX1)      0.37 f         0.44           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG149_S17/D (DFRRQHDX1)     0.43 r         0.50           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG124_S15/D (DFRQHDX1)      0.37 f         0.44           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG198_S14/D (DFRQHDX1)      0.44 r         0.51           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG59_S20/D (DFRRQHDX1)      0.37 f         0.44           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG228_S22/D (DFRQHDX1)      0.50 r         0.57           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG159_S18/D (DFRQHDX1)      0.44 r         0.51           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG98_S18/D (DFRQHDX1)       0.45 r         0.52           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG65_S18/D (DFRQHDX1)       0.51 r         0.57           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG204_S18/D (DFRRQHDX0)     0.43 r         0.50           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG119_S14/D (DFRQHDX1)      0.44 r         0.51           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG142_S17/D (DFRRQHDX1)     0.38 f         0.45           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG150_S18/D (DFRQHDX1)      0.44 r         0.51           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG55_S19/D (DFRRQHDX0)      0.37 f         0.44           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG455_S1/D (DFRRQHDX0)      0.44 r         0.50           0.00    -0.07   clk      virtual_scenario_bc
clk_r_REG27_S13/D (DFRRQHDX0)      0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG169_S18/D (DFRRQHDX1)     0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG46_S19/D (DFRRQHDX1)      0.47 r         0.53           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG172_S18/D (DFRRQHDX1)     0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG491_S1/D (DFRQHDX1)       0.51 r         0.57           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG35_S16/D (DFRRQHDX0)      0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG482_S1/D (DFRRQHDX0)      0.38 f         0.44           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG555_S1/D (DFRQHDX1)       0.45 r         0.51           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG554_S1/D (DFRQHDX1)       0.45 r         0.51           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG547_S1/D (DFRQHDX1)       0.45 r         0.51           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG134_S15/D (DFRRQHDX0)     0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG519_S1/D (DFRQHDX1)       0.45 r         0.51           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG518_S1/D (DFRQHDX1)       0.45 r         0.51           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG480_S1/D (DFRRQHDX0)      0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG37_S16/D (DFRRQHDX1)      0.44 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG179_S18/D (DFRRQHDX1)     0.45 r         0.50           0.00    -0.06   clk      virtual_scenario_bc
clk_r_REG43_S13/D (DFRRQHDX1)      0.48 r         0.53           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG91_S19/D (DFRRQHDX0)      0.45 r         0.50           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG195_S20/D (DFRRQHDX1)     0.39 f         0.44           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG66_S18/D (DFRQHDX1)       0.52 r         0.57           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG47_S19/D (DFRRQHDX1)      0.48 r         0.53           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG132_S18/D (DFRRQHDX0)     0.47 r         0.52           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG493_S1/D (DFRQHDX1)       0.52 r         0.57           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG182_S17/D (DFRRQHDX1)     0.39 f         0.44           0.00    -0.05   clk      virtual_scenario_bc
clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/E (LSGCPHDLLX0)
                                   0.24 r         0.29           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG162_S18/D (DFRRQHDX1)     0.46 r         0.50           0.00    -0.05   clk      virtual_scenario_bc
clk_r_REG440_S1/D (DFRRQHDX1)      0.46 r         0.50           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG44_S19/D (DFRRQHDX1)      0.49 r         0.53           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG161_S19/D (DFRRQHDX1)     0.40 f         0.44           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG28_S14/D (DFRRQHDX1)      0.46 r         0.50           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG31_S16/D (DFRRQHDX1)      0.49 r         0.53           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG144_S16/D (DFRQHDX1)      0.53 r         0.57           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG194_S22/D (DFRRQHDX1)     0.46 r         0.50           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG176_S18/D (DFRRQHDX1)     0.46 r         0.50           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG331_S1/D (DFRQHDX1)       0.53 r         0.57           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG483_S1/D (DFRQHDX1)       0.53 r         0.57           0.00    -0.04   clk      virtual_scenario_bc
clk_r_REG13_S13/D (DFRRQHDX1)      0.50 r         0.53           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG490_S1/D (DFRQHDX1)       0.54 r         0.57           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG192_S21/D (DFRRQHDX1)     0.47 r         0.50           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG443_S1/D (DFRQHDX1)       0.54 r         0.57           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG196_S19/D (DFRRQHDX0)     0.47 r         0.50           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG458_S1/D (DFRQHDX1)       0.54 r         0.57           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG231_S21/D (DFRRQHDX0)     0.42 f         0.45           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG118_S17/D (DFRRQHDX1)     0.48 r         0.51           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG394_S1/D (DFRQHDX1)       0.48 r         0.51           0.00    -0.03   clk      virtual_scenario_bc
clk_r_REG58_S19/D (DFRRQHDX0)      0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG223_S18/D (DFRRQHDX1)     0.41 f         0.44           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG487_S1/D (DFRQHDX1)       0.55 r         0.57           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG232_S21/D (DFRRQHDX1)     0.42 f         0.44           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG303_S1/D (DFRSQHDX0)      0.49 r         0.51           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG57_S19/D (DFRRQHDX1)      0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG174_S18/D (DFRRQHDX1)     0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG56_S18/D (DFRRQHDX1)      0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG178_S18/D (DFRRQHDX1)     0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG437_S1/D (DFRRQHDX0)      0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG205_S18/D (DFRRQHDX1)     0.48 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG345_S1/D (DFRQHDX1)       0.55 r         0.57           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG181_S18/D (DFRRQHDX1)     0.49 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG599_S1/D (DFRRQHDX1)      0.42 f         0.44           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG168_S18/D (DFRRQHDX1)     0.49 r         0.50           0.00    -0.02   clk      virtual_scenario_bc
clk_r_REG234_S21/D (DFRRQHDX1)     0.49 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG307_S1/D (DFRQHDX1)       0.43 f         0.44           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG60_S20/D (DFRRQHDX1)      0.49 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG151_S17/D (DFRRQHDX1)     0.49 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG131_S18/D (DFRRQHDX1)     0.43 f         0.44           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG496_S1/D (DFRRQHDX1)      0.49 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG239_S21/D (DFRRQHDX0)     0.49 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG401_S1/D (DFRQHDX1)       0.52 r         0.52           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG226_S18/D (DFRRQHDX1)     0.50 r         0.50           0.00    -0.01   clk      virtual_scenario_bc
clk_r_REG186_S19/D (DFRRQHDX1)     0.44 f         0.44           0.00    -0.00   clk      virtual_scenario_bc
clk_r_REG398_S1/D (DFRQHDX1)       0.51 r         0.51           0.00    -0.00   clk      virtual_scenario_bc
clk_r_REG475_S1/D (DFRQHDX1)       0.51 f         0.51           0.00    -0.00   clk      virtual_scenario_bc
clk_r_REG33_S14/D (DFRQHDX1)       0.51 r         0.51           0.00    -0.00   clk      virtual_scenario_bc

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: virtual_scenario_bc Corner: virtual_scenario_bc
   Scenario: virtual_scenario_bc
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
Saving all libraries...
Information: Saving block 'dlib:design/pnr_place_opt.design'
Information: Saving 'dlib:design/pnr_place_opt.design' to 'dlib:design/pnr_cts.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_cts.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mClock Tree Synthesis(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_cts.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
check_design -ems_database check_design.pre_clock_tree_stage -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Tue Jul 13 15:31:02 2021
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   110        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   34         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 145 EMS messages : 0 errors, 144 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 0 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'check_design.pre_clock_tree_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2021Jul13153102.log'.(B[m
1

Information: CTS will work on the following scenarios. (CTS-101)
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.power_opt_mode = all

****************************************
Report : check_clock_tree
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:31:04 2021
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.compile.power_opt_mode = all
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)(B[m
Drc Mode Option: auto
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 907 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
 Creating timing abstraction of clock tree(s)
For clock 'clk' @ corner 'virtual_scenario': latency = 1.073
For clock 'clk' @ corner 'virtual_scenario_bc': latency = 1.073
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.0732  1.0732  1.0732  1.0732   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.0732  1.0732  1.0732  1.0732   virtual_scenario_bc

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 96, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
[36mInformation: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 192 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0713_033106.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)(B[m
Computing global skew target..
Setting target skew for clock: clk (mode virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc) as 14.749260
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Mark clock trees...
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.137247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140346 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2192, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch' from (268.52, 151.48) to (195.72, 88.76). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch' from (41.16, 79.80) to (45.08, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch' from (55.16, 232.12) to (42.84, 241.08). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch' from (269.08, 187.32) to (253.96, 232.12). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/cached_adc_value_reg/latch' from (250.04, 187.32) to (241.64, 232.12). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch' from (54.60, 232.12) to (40.60, 250.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch' from (50.12, 79.80) to (47.32, 35.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/status_flags_reg[error]/latch' from (201.88, 205.24) to (224.84, 214.20). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch' from (79.24, 79.80) to (92.68, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch' from (139.72, 133.56) to (135.80, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch' from (124.60, 151.48) to (127.40, 187.32). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch' from (130.20, 142.52) to (131.32, 169.40). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch' from (69.72, 79.80) to (82.60, 35.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch' from (91.00, 97.72) to (110.60, 97.72). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch' from (98.28, 106.68) to (114.52, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[9]/latch' from (180.04, 133.56) to (171.64, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[8]/latch' from (197.40, 133.56) to (208.04, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[7]/latch' from (210.28, 151.48) to (240.52, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[6]/latch' from (177.80, 133.56) to (153.72, 61.88). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[5]/latch' from (212.52, 142.52) to (245.00, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[4]/latch' from (210.84, 160.44) to (216.44, 178.36). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[3]/latch' from (206.36, 142.52) to (189.56, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[2]/latch' from (201.88, 142.52) to (194.04, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[1]/latch' from (176.12, 142.52) to (164.36, 97.72). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[13]/latch' from (157.64, 142.52) to (139.16, 26.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[12]/latch' from (158.76, 133.56) to (133.00, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[11]/latch' from (194.04, 133.56) to (178.36, 70.84). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[0]/latch' from (174.44, 142.52) to (171.08, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch' from (140.84, 250.04) to (136.36, 232.12). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch' from (69.72, 79.80) to (75.32, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch' from (97.16, 214.20) to (107.24, 205.24). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch' from (195.72, 259.00) to (180.60, 259.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_abort_reg/latch' from (149.24, 133.56) to (92.12, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/our_cid_reg/latch' from (148.12, 259.00) to (154.84, 250.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch' from (41.16, 70.84) to (22.12, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch' from (40.60, 88.76) to (22.12, 70.84). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch' from (33.88, 151.48) to (22.12, 160.44). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch' from (267.96, 160.44) to (270.20, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/counter_reg/latch' from (222.04, 97.72) to (248.92, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/reply_reg/latch' from (91.00, 160.44) to (131.88, 142.52). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch' from (75.32, 223.16) to (84.28, 259.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch' from (269.08, 178.36) to (263.48, 169.40). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch' from (130.20, 250.04) to (122.92, 267.96). (CTS-106)(B[m
A total of 43 clock cells have been relocated
[36mInformation: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
[36mInformation: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 74
 Number of ignore points = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG212_S19/C
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG206_S19/C
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG217_S19/C
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG215_S19/C
    5. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG216_S19/C
    6. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG219_S19/C
    7. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG211_S19/C
    8. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG213_S19/C
    9. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG221_S19/C
   10. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG218_S19/C
   11. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG214_S19/C
   12. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG210_S19/C
   13. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG220_S19/C
   14. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG207_S19/C
   15. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG208_S19/C
   16. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG209_S19/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG44_S19/C
    2. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG43_S13/C
    3. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG53_S19/C
    4. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG45_S19/C
    5. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG50_S19/C
    6. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG47_S19/C
    7. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG30_S15/C
    8. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG40_S19/C
    9. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG12_S13/C
   10. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG46_S19/C
   11. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG29_S14/C
   12. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG42_S19/C
   13. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG13_S13/C
   14. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG41_S18/C
   15. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG31_S16/C
   16. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG32_S17/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
 Number of gates with existing phase delay = 12
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG95_S18/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG108_S18/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG94_S18/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG96_S18/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG98_S18/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG99_S18/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG106_S18/C
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG105_S18/C
    9. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG107_S18/C
   10. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG103_S18/C
   11. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG97_S18/C
   12. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG104_S18/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
 Number of gates with existing phase delay = 7
    1. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG478_S1/C
    2. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG445_S1/C
    3. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG400_S1/C
    4. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG402_S1/C
    5. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG309_S1/C
    6. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG401_S1/C
    7. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG399_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 9
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG509_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG360_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG576_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG592_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG544_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG562_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG343_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG528_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG526_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG574_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG358_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG542_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG560_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG507_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG341_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG590_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG375_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG369_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG524_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG377_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG373_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG379_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG381_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG371_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG540_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG558_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG588_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG423_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG356_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG522_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG419_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG417_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG556_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG430_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG426_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG421_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG354_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG520_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG425_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG428_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG364_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG363_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG367_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG365_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG301_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG362_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG368_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG366_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG502_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG536_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG337_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG569_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG351_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG516_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG552_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG583_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG534_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG581_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG500_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG550_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG567_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG349_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG335_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG514_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG548_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG532_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG579_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG565_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG512_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG333_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG498_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG347_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
 Number of gates with existing phase delay = 55
    1. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG489_S1/C
    2. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG62_S22/C
    3. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG597_S1/C
    4. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG493_S1/C
    5. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG228_S22/C
    6. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG457_S1/C
    7. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG144_S16/C
    8. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG483_S1/C
    9. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG61_S21/C
   10. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG492_S1/C
   11. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG187_S20/C
   12. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG320_S1/C
   13. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG598_S1/C
   14. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG227_S19/C
   15. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG146_S16/C
   16. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG11_S12/C
   17. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG345_S1/C
   18. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG189_S20/C
   19. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG491_S1/C
   20. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG331_S1/C
   21. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG564_S1/C
   22. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG25_S12/C
   23. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG130_S19/C
   24. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG595_S1/C
   25. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG497_S1/C
   26. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG486_S1/C
   27. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG468_S1/C
   28. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG596_S1/C
   29. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG475_S1/C
   30. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG603_S1/C
   31. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG446_S1/C
   32. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG443_S1/C
   33. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG546_S1/C
   34. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG511_S1/C
   35. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG26_S12/C
   36. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG490_S1/C
   37. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG117_S20/C
   38. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG471_S1/C
   39. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG123_S15/C
   40. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG530_S1/C
   41. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG463_S1/C
   42. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG109_S18/C
   43. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG466_S1/C
   44. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG458_S1/C
   45. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG65_S18/C
   46. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG578_S1/C
   47. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG462_S1/C
   48. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG101_S19/C
   49. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG68_S19/C
   50. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG438_S1/C
   51. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG66_S18/C
   52. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG300_S1/C
   53. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG459_S1/C
   54. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG444_S1/C
   55. Phase delay = (max r/f: -0.160000/__ min r/f: -0.160000/__) : skew = 0.000000 : clk_r_REG487_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG323_S1/C
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG329_S1/C
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG325_S1/C
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG327_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG244_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG246_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG248_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 106
 Number of ignore points = 0
 Number of gates with existing phase delay = 50
    1. Phase delay = (max r/f: 1.256523/__ min r/f: 1.240978/__) : skew = 0.015545 : clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
    2. Phase delay = (max r/f: 0.941627/__ min r/f: 0.931900/__) : skew = 0.009727 : clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
    3. Phase delay = (max r/f: 0.742149/__ min r/f: 0.740566/__) : skew = 0.001583 : clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK
    4. Phase delay = (max r/f: 0.671101/__ min r/f: 0.668678/__) : skew = 0.002422 : clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK
    5. Phase delay = (max r/f: 0.657444/__ min r/f: 0.655575/__) : skew = 0.001869 : clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK
    6. Phase delay = (max r/f: 0.648804/__ min r/f: 0.648346/__) : skew = 0.000458 : clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK
    7. Phase delay = (max r/f: 0.639973/__ min r/f: 0.639095/__) : skew = 0.000877 : clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK
    8. Phase delay = (max r/f: 0.598092/__ min r/f: 0.596223/__) : skew = 0.001869 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK
    9. Phase delay = (max r/f: 0.597191/__ min r/f: 0.596828/__) : skew = 0.000362 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK
   10. Phase delay = (max r/f: 0.594349/__ min r/f: 0.593872/__) : skew = 0.000477 : clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK
   11. Phase delay = (max r/f: 0.576534/__ min r/f: 0.576534/__) : skew = 0.000000 : clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK
   12. Phase delay = (max r/f: 0.576466/__ min r/f: 0.576085/__) : skew = 0.000381 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK
   13. Phase delay = (max r/f: 0.564569/__ min r/f: 0.564112/__) : skew = 0.000458 : clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK
   14. Phase delay = (max r/f: 0.557938/__ min r/f: 0.557308/__) : skew = 0.000629 : clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK
   15. Phase delay = (max r/f: 0.557938/__ min r/f: 0.557308/__) : skew = 0.000629 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK
   16. Phase delay = (max r/f: 0.557404/__ min r/f: 0.557194/__) : skew = 0.000210 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK
   17. Phase delay = (max r/f: 0.555038/__ min r/f: 0.554581/__) : skew = 0.000458 : clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK
   18. Phase delay = (max r/f: 0.552750/__ min r/f: 0.551853/__) : skew = 0.000896 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK
   19. Phase delay = (max r/f: 0.547028/__ min r/f: 0.546761/__) : skew = 0.000267 : clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK
   20. Phase delay = (max r/f: 0.544167/__ min r/f: 0.543365/__) : skew = 0.000801 : clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK
   21. Phase delay = (max r/f: 0.541115/__ min r/f: 0.540733/__) : skew = 0.000381 : clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK
   22. Phase delay = (max r/f: 0.540485/__ min r/f: 0.540199/__) : skew = 0.000286 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK
   23. Phase delay = (max r/f: 0.536156/__ min r/f: 0.535622/__) : skew = 0.000534 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK
   24. Phase delay = (max r/f: 0.527248/__ min r/f: 0.527039/__) : skew = 0.000210 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK
   25. Phase delay = (max r/f: 0.526562/__ min r/f: 0.526428/__) : skew = 0.000134 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK
   26. Phase delay = (max r/f: 0.518570/__ min r/f: 0.518265/__) : skew = 0.000305 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK
   27. Phase delay = (max r/f: 0.518055/__ min r/f: 0.517902/__) : skew = 0.000153 : clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK
   28. Phase delay = (max r/f: 0.512199/__ min r/f: 0.511703/__) : skew = 0.000496 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK
   29. Phase delay = (max r/f: 0.503060/__ min r/f: 0.502774/__) : skew = 0.000286 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK
   30. Phase delay = (max r/f: 0.488281/__ min r/f: 0.487900/__) : skew = 0.000381 : clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK
   31. Phase delay = (max r/f: 0.481415/__ min r/f: 0.481396/__) : skew = 0.000019 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK
   32. Phase delay = (max r/f: 0.478725/__ min r/f: 0.478573/__) : skew = 0.000153 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK
   33. Phase delay = (max r/f: 0.433107/__ min r/f: 0.432821/__) : skew = 0.000286 : clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK
   34. Phase delay = (max r/f: 0.387589/__ min r/f: 0.387265/__) : skew = 0.000324 : clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK
   35. Phase delay = (max r/f: 0.380856/__ min r/f: 0.380551/__) : skew = 0.000305 : clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK
   36. Phase delay = (max r/f: 0.375840/__ min r/f: 0.375840/__) : skew = 0.000000 : clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK
   37. Phase delay = (max r/f: 0.374829/__ min r/f: 0.374523/__) : skew = 0.000305 : clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK
   38. Phase delay = (max r/f: 0.369316/__ min r/f: 0.368706/__) : skew = 0.000610 : clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK
   39. Phase delay = (max r/f: 0.369107/__ min r/f: 0.368725/__) : skew = 0.000381 : clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK
   40. Phase delay = (max r/f: 0.369068/__ min r/f: 0.368534/__) : skew = 0.000534 : clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK
   41. Phase delay = (max r/f: 0.367199/__ min r/f: 0.366856/__) : skew = 0.000343 : clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK
   42. Phase delay = (max r/f: 0.363385/__ min r/f: 0.362889/__) : skew = 0.000496 : clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK
   43. Phase delay = (max r/f: 0.299679/__ min r/f: 0.299450/__) : skew = 0.000229 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
   44. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG479_S1/C
   45. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG142_S17/C
   46. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG118_S17/C
   47. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG36_S17/C
   48. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG433_S1/C
   49. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG453_S1/C
   50. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG132_S18/C
 Added 8 Repeaters. Built 4 Repeater Levels
 Phase delay: clk : (2.259 1.625) : skew = 0.635
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 4.31 sec, cpu time is 0 hr : 0 min : 4.30 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
clk           2.2592    1.1447    8         99        50        clk       clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
--------------------------------------------------------------------------------
[36mInformation: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 8 inverters added (total area 205.72) by Clock Tree Synthesis.
[36mInformation: 0 out of 51l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Total number of global routed clock nets: 52
[36mInformation: The run time for clock net global routing is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2202 nets, 52 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6567; ID = 2.2822; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6567; ID = 2.2822; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2767; ID = 0.9150; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2767; ID = 0.9150; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.6567; ID = 2.2822; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.2767; ID = 0.9150; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.52 sec, cpu time is 0 hr : 0 min : 0.52 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.6567; ID = 2.2822; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.6488            0.0000          cts_inv_6142022/A
  (1) 1.0042            0.3554          cts_inv_6142022/Q
  (2) 1.0077            0.0035          cts_inv_6102018/A
  (3) 1.1428            0.1351          cts_inv_6102018/Q
  (4) 1.1479            0.0050          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 2.2628            1.1150          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 2.2822            0.0194          clk_r_REG352_S1/C
Shortest path:
  (0) 0.6497            0.0000          cts_inv_6062014/A
  (1) 0.8715            0.2218          cts_inv_6062014/Q
  (2) 0.8741            0.0026          cts_inv_6012009/A
  (3) 1.2537            0.3795          cts_inv_6012009/Q
  (4) 1.3115            0.0578          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 1.8050            0.4935          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 1.8055            0.0005          clk_r_REG248_S1/C
  (7) 1.6255            -0.1800         clk_r_REG248_S1/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.2767; ID = 0.9150; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.2974            0.0000          cts_inv_6142022/A
  (1) 0.4204            0.1230          cts_inv_6142022/Q
  (2) 0.4216            0.0012          cts_inv_6102018/A
  (3) 0.4694            0.0478          cts_inv_6102018/Q
  (4) 0.4707            0.0013          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 0.9076            0.4369          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 0.9150            0.0073          clk_r_REG535_S1/C
Shortest path:
  (0) 0.2977            0.0000          cts_inv_6062014/A
  (1) 0.3638            0.0661          cts_inv_6062014/Q
  (2) 0.3647            0.0009          cts_inv_6012009/A
  (3) 0.5181            0.1533          cts_inv_6012009/Q
  (4) 0.5354            0.0173          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 0.7051            0.1698          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 0.7053            0.0002          clk_r_REG248_S1/C
  (7) 0.6382            -0.0671         clk_r_REG248_S1/C

Begin Area Recovery Buffer Removal:
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 1 time(s) for 1 net(s) and restored ZGR 1 time(s) for 5 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.6567; ID = 2.2822; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.2767; ID = 0.9150; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 205.7216; ClockCellArea = 2117.4272; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Area Recovery Resizing:
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
AR: resized 8 out of 51 cell(s)
Ran incremental ZGR 3 time(s) for 11 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.5925; ID = 2.0922; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.2475; ID = 0.8329; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for area recovery is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.86 sec, cpu time is 0 hr : 0 min : 0.86 sec.
[36mInformation: The run time for skew latency optimization is 0 hr : 0 min : 0.86 sec, cpu time is 0 hr : 0 min : 0.86 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.5925; ID = 2.0922; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2475; ID = 0.8329; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
[36mInformation: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)(B[m
All together, ran incremental ZGR 4 time(s) for 12 net(s) and restoring ZGR invoked 1 time(s) for 5 net(s)
Setting target skew for clock: clk (mode virtual_scenario corner virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc corner virtual_scenario_bc) as 14.749260
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 52 flat clock tree nets.
There are 51 non-sink instances (total area 2062.23) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 8 inverters (total area 178.12).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.34u 00:00:00.03s 00:00:07.38e: 

No clock balance group was found, so skip the balance
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.4509  1.4509  2.0623  2.0623   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.5750  0.5750  0.8210  0.8210   virtual_scenario_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2202 nets, 52 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:    85 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:   660 MB

npo-clock-opt timing update complete          CPU:    85 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:   660 MB
INFO: Propagating Switching Activities
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6523   164.1995    543
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 635582.562
    2   *        -          -        -      -   0.6523   164.1994    543        -          -        -    101.062
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6523   164.1994    543        0     0.0000        0 635582.562     49747.00       2163          3        410
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6523   164.1994    543        0        0 635582.562     49747.00       2163
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:    91 s (  0.03 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:   660 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:32     0.000     0.000 49746.996     0.000     0.000         3       410         0     0.000       660 

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.423: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()
npo-clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.050   635582.56           0.027       660
Core Area = 14 X 13 ()
Core Area = 14 X 13 ()
npo-clock-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
Core Area = 14 X 13 ()
npo-clock-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         0       0.050   635582.56           0.027       662

Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.423: virtual_scenario: 0
ABF: Core Area = 14 X 13 ()
npo-clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
Core Area = 14 X 13 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
Core Area = 14 X 13 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  8          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter  9          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 10          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 11          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 12          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 13          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 14          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 15          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 16          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 17          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
Core Area = 14 X 13 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 18          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
npo-clock-opt optimization Phase 3 Iter 19          0.00        0.00      0.00         0       0.050   635582.56           0.027       662
Core Area = 14 X 13 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 20          0.00        0.00      0.00         0       0.050   635582.56           0.027       662

npo-clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.050   635582.56           0.027       662

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00    189.49         0       0.050   635582.56           0.027       662
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.588860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.652258, TNHS = -164.199432, NHVP = 543

    Scenario virtual_scenario (setup) WNS = 1.58886, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.652258, TNHS = -164.199, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.588860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.951027, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.652258, TNHS = -164.199435, NHVP = 543
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.588860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.648182, TNHS = -163.434128, NHVP = 543

    Scenario virtual_scenario (setup) WNS = 1.58886, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.648182, TNHS = -163.434, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.588860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.952877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.648182, TNHS = -163.434130, NHVP = 543
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.69u 00:00:00.00s 00:00:00.69e: 
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The run time for compute useful skew is 0 hr : 0 min : 1.21 sec, cpu time is 0 hr : 0 min : 1.21 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 326 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 3119 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 314 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0713_033126.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)(B[m
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
UserGateCheck: root term: clk; CUS data: 1; ValidError: 0
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.649534 TNHS = 163.729111
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: 0.000000/0.000000 PostCusTNS/WNS: 0.000000/0.000000 tnsRedution: 0.000000, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net n3425 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
Keeping the buffered net n3369 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3128 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
Keeping the buffered net n3131 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
Keeping the buffered net n3148 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
Keeping the buffered net n3163 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
Keeping the buffered net n3172 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3233 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3331 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
Keeping the buffered net n3367 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3407 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3134 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
Keeping the buffered net n3137 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
Keeping the buffered net n3145 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
Keeping the buffered net n3151 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
Keeping the buffered net n3155 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3157 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3170 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
Keeping the buffered net n3181 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
Keeping the buffered net n3190 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
Keeping the buffered net n3198 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3205 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3207 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
Keeping the buffered net n3209 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
Keeping the buffered net n3211 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
Keeping the buffered net n3213 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3219 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3223 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3240 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
Keeping the buffered net n3245 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
Keeping the buffered net n3254 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
Keeping the buffered net n3256 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
Keeping the buffered net n3258 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
Keeping the buffered net n3265 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3270 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3279 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3291 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3300 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3305 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3317 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
Keeping the buffered net n3347 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3364 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
Keeping the buffered net n3387 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
Keeping the buffered net clk as-is because trial-cts buffering already meets the requirements. Driver: clk
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.652258 TNHS = 164.199371
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 74
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3425
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK with PD: lp: 1.134447, sp: 1.123862
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3369
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK with PD: lp: 1.001697, sp: 1.001697
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3128
Preserved pin clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK with PD: lp: 0.589919, sp: 0.589843
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3131
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK with PD: lp: 0.901395, sp: 0.900022
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3148
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK with PD: lp: 0.464765, sp: 0.464708
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3163
Preserved pin clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK with PD: lp: 0.447852, sp: 0.447795
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3172
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.599769, sp: 0.598568
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3233
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK with PD: lp: 0.856451, sp: 0.856451
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3331
Preserved pin clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK with PD: lp: 0.840488, sp: 0.839362
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3367
Preserved pin clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK with PD: lp: 1.005874, sp: 1.005874
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3407
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK with PD: lp: 0.580690, sp: 0.578325
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3134
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK with PD: lp: 0.697271, sp: 0.697271
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3137
Preserved pin clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK with PD: lp: 0.654013, sp: 0.651553
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3145
Preserved pin clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK with PD: lp: 0.727683, sp: 0.726405
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3151
Preserved pin clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK with PD: lp: 0.519269, sp: 0.519078
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3155
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK with PD: lp: 0.304970, sp: 0.304913
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3157
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK with PD: lp: 0.496836, sp: 0.496684
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3170
Preserved pin clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK with PD: lp: 0.902913, sp: 0.883973
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3181
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK with PD: lp: 0.648835, sp: 0.648377
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3190
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK with PD: lp: 0.522088, sp: 0.521229
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3198
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK with PD: lp: 0.604953, sp: 0.604896
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3205
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.645965, sp: 0.645507
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3207
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK with PD: lp: 0.468985, sp: 0.468528
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3209
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK with PD: lp: 0.489280, sp: 0.487544
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3211
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK with PD: lp: 0.470893, sp: 0.470416
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3213
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.637107, sp: 0.637107
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3219
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.661586, sp: 0.661109
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3223
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK with PD: lp: 0.672589, sp: 0.672341
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3240
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK with PD: lp: 0.362245, sp: 0.361920
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3245
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK with PD: lp: 0.495239, sp: 0.493179
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3254
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK with PD: lp: 0.484591, sp: 0.484591
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3256
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK with PD: lp: 0.452634, sp: 0.452196
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3258
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK with PD: lp: 0.466201, sp: 0.465724
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 9
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3265
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.669709, sp: 0.669213
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3270
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.667219, sp: 0.665998
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3279
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.516079, sp: 0.515793
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3291
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.653732, sp: 0.653255
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3300
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.592678, sp: 0.592239
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3305
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.599938, sp: 0.599823
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3317
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK with PD: lp: 0.732389, sp: 0.732389
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3347
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK with PD: lp: 0.562986, sp: 0.562604
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3364
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK with PD: lp: 0.642626, sp: 0.641195
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3387
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK with PD: lp: 0.540127, sp: 0.539689
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 106
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: clk
Preserved pin clk with PD: lp: 1.598887, sp: 0.994476
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.00 sec, cpu time is 0 hr : 0 min : 2.99 sec. (CTS-104)(B[m
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 8 inverters added (total area 178.12) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
[36mInformation: 0 out of 0l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.56u 00:00:00.00s 00:00:00.56e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.4980            0.0000          cts_inv_6062014/A
  (1) 0.7416            0.2436          cts_inv_6062014/Q
  (2) 0.7440            0.0023          cts_inv_6022010/A
  (3) 1.0783            0.3343          cts_inv_6022010/Q
  (4) 1.0890            0.0107          clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK
  (5) 2.0891            1.0001          clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
  (6) 2.0921            0.0030          clk_r_REG253_S3/C
  (7) 2.0948            0.0028          clk_r_REG253_S3/C
Shortest path:
  (0) 0.4980            0.0000          cts_inv_6062014/A
  (1) 0.7416            0.2436          cts_inv_6062014/Q
  (2) 0.7442            0.0026          cts_inv_6012009/A
  (3) 1.1276            0.3834          cts_inv_6012009/Q
  (4) 1.1855            0.0579          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 1.6791            0.4936          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 1.6797            0.0005          clk_r_REG248_S1/C
  (7) 1.4904            -0.1892         clk_r_REG248_S1/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.2278            0.0000          cts_inv_6142022/A
  (1) 0.3414            0.1136          cts_inv_6142022/Q
  (2) 0.3426            0.0012          cts_inv_6102018/A
  (3) 0.3877            0.0450          cts_inv_6102018/Q
  (4) 0.3891            0.0015          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 0.8256            0.4364          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 0.8329            0.0073          clk_r_REG535_S1/C
  (7) 0.8337            0.0008          clk_r_REG535_S1/C
Shortest path:
  (0) 0.2279            0.0000          cts_inv_6062014/A
  (1) 0.3087            0.0808          cts_inv_6062014/Q
  (2) 0.3097            0.0009          cts_inv_6012009/A
  (3) 0.4651            0.1555          cts_inv_6012009/Q
  (4) 0.4825            0.0173          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 0.6523            0.1698          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 0.6525            0.0002          clk_r_REG248_S1/C
  (7) 0.5820            -0.0705         clk_r_REG248_S1/C
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.59 sec, cpu time is 0 hr : 0 min : 0.59 sec.
[33mWarning: NDR promotion is not supported in new build clock CCD flow(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
-------------------------------------------------------------
Optimizing clock tree local skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
Loading parastics information to the router ...
parastics information loaded to the router.
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.36u 00:00:00.01s 00:00:00.37e: 
Ran incremental ZGR 1 time(s) for 1 net(s) and restored ZGR 1 time(s) for 5 net(s)
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec.
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.6044; ID = 2.0948; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.2518; ID = 0.8337; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.588860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.652258, TNHS = -164.199432, NHVP = 543

    Scenario virtual_scenario (setup) WNS = 1.58886, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.652258, TNHS = -164.199, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.588860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.951027, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.652258, TNHS = -164.199435, NHVP = 543
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.588860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.641989, TNHS = -162.394165, NHVP = 543

    Scenario virtual_scenario (setup) WNS = 1.58886, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.641989, TNHS = -162.394, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.588860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.943848, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.641989, TNHS = -162.394166, NHVP = 543
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.67u 00:00:00.00s 00:00:00.67e: 
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2202 nets, 52 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CTSSC route status detected: clock (VR 0, GR 1317, DR 0), data (VR 2148, GR 0, DR 0); stage = auto, isPostRoute = FALSE
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'low'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 4
Scenario virtual_scenario, iteration 2: expecting at least 4
Scenario virtual_scenario, iteration 3: expecting at least 4
Scenario virtual_scenario, iteration 4: expecting at least 4
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Scenario virtual_scenario_bc, iteration 1: expecting at least 4
Scenario virtual_scenario_bc, iteration 2: expecting at least 4
Scenario virtual_scenario_bc, iteration 3: expecting at least 4
Scenario virtual_scenario_bc, iteration 4: expecting at least 4
Total power = 0.649727, Leakage = 0.000636, Internal = 0.444600, Switching = 0.204491
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588860, cmpoWns=1.588860, cmpoHold -164.199432
 Top undershoots
 Top overshoots
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.651248 TNHS = 163.922058
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.587111 TNHS = 150.499084
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588860, cmpoWns=1.588860, cmpoHold -164.199432
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588917, cmpoWns=1.588917, cmpoHold -148.926849
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588860, cmpoWns=1.588860, cmpoHold -164.199432
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.649427 TNHS = 163.771866
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.651047 TNHS = 163.914230
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.587111 TNHS = 150.499146
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588860, cmpoWns=1.588860, cmpoHold -164.199432
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588917, cmpoWns=1.588917, cmpoHold -148.926849
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.588860, cmpoWns=1.588860, cmpoHold -164.199432
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          2
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.6000
        # Sg2Main acceptance ratio in percent      =     0.3333
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     0.9985
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9997
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9978
        # The rest of flow speed up       =     0.9981

-------------------------------------------------

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
CUS Based Optimization cpu time 00:00:04.85u 00:00:00.01s 00:00:04.87e: 
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.6903; ID = 2.2453; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.2754; ID = 0.8823; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design
Warning:  rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1869 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1869 
Net statistics:
Total number of nets     = 2202
Number of nets to route  = 52
54 nets are fully connected,
 of which 2 are detail routed and 52 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1869 
Average gCell capacity  2.49     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   75  Alloctr   75  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9673.68
Initial. Layer MET1 wire length = 303.62
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 4227.15
Initial. Layer MET4 wire length = 5132.84
Initial. Layer METTP wire length = 10.08
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2212
Initial. Via VIA12D_R count = 708
Initial. Via VIA23D_R count = 708
Initial. Via VIA34D_R count = 794
Initial. Via VIA4TD_R count = 2
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9673.68
phase1. Layer MET1 wire length = 303.62
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 4227.15
phase1. Layer MET4 wire length = 5132.84
phase1. Layer METTP wire length = 10.08
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2212
phase1. Via VIA12D_R count = 708
phase1. Via VIA23D_R count = 708
phase1. Via VIA34D_R count = 794
phase1. Via VIA4TD_R count = 2
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9673.68
phase2. Layer MET1 wire length = 303.62
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 4227.15
phase2. Layer MET4 wire length = 5132.84
phase2. Layer METTP wire length = 10.08
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2212
phase2. Via VIA12D_R count = 708
phase2. Via VIA23D_R count = 708
phase2. Via VIA34D_R count = 794
phase2. Via VIA4TD_R count = 2
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   =  3.08 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.73 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 1869 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1869 
Skip track assign
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Clock Qor After Patch GR:
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2202 nets, 52 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 52, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.6903; ID = 2.2453; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.2754; ID = 0.8823; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 178.1248; ClockCellArea = 2062.2336; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.38 sec, cpu time is 0 hr : 0 min : 5.37 sec.
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 326 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 118 vias out of 3119 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2163        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2163
number of references:               225
number of site rows:                 59
number of locations attempted:    41022
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2112 (19007 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.569 um ( 0.13 row height)
rms weighted cell displacement:   0.569 um ( 0.13 row height)
max cell displacement:            6.160 um ( 1.38 row height)
avg cell displacement:            0.112 um ( 0.02 row height)
avg weighted cell displacement:   0.112 um ( 0.02 row height)
number of cells moved:              173
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2969 (OR2HDLLX1)
  Input location: (25.48,70.84)
  Legal location: (19.32,70.84)
  Displacement:   6.160 um ( 1.38 row height)
Cell: U2943 (OR2HDLLX1)
  Input location: (46.2,241.08)
  Legal location: (42.84,236.6)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2830 (AND2HDLLX0)
  Input location: (224.28,187.32)
  Legal location: (229.88,187.32)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2897 (NA2I1HDLLX1)
  Input location: (49,241.08)
  Legal location: (51.8,245.56)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U3191 (INHDLLX1)
  Input location: (214.76,120.12)
  Legal location: (217.56,115.64)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U2280 (INHDLLX1)
  Input location: (43.96,245.56)
  Legal location: (38.92,245.56)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U2278 (NO3HDLLX1)
  Input location: (49.56,245.56)
  Legal location: (54.6,245.56)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U2530 (AN211HDLLX1)
  Input location: (161,267.96)
  Legal location: (158.76,272.44)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U2946 (OR2HDLLX1)
  Input location: (45.64,245.56)
  Legal location: (47.88,250.04)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U2430 (NO2HDLLX1)
  Input location: (119.56,272.44)
  Legal location: (117.88,267.96)
  Displacement:   4.785 um ( 1.07 row height)

 Successfully legalize placement.
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 52 flat clock tree nets.
There are 51 non-sink instances (total area 2062.23) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 8 inverters (total area 178.12).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:12.30u 00:00:00.04s 00:00:12.35e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.70460', effective utilization is '0.70458'. (OPT-055)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:51     0.000     0.000 49746.996     0.000     0.000         3       410         0     0.000       767 


npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.050   635590.56           0.031       767

Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.050   635590.56           0.031       767
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.164486618683  9.867381121017  6.078338564085  2.744208641123  8.318155804907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429461885  0.968768198807  6.613134023294  4.146578793224  7.876358918112  2.191135103696  0.926282397244  2.704012032480  3.840666364440  3.750206353169  7.663499842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.397984654494  5.861573320221  7.173000685364  9.669819299761  7.591428347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.237266735805  4.574610242662  5.624084108820  7.826857553678  4.759174418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474087611  0.513662105564  5.027524918562  6.119813446103  6.181472312107  1.581675365776  7.449599078357  9.588436058355  2.041933687119  3.921160167338  0.650429682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.660642211474  8.248337383166  3.504086005451  1.682716312888  7.173474718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.602871255521  1.011905632112  5.811725966269  5.826730183342  4.349324292435
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2202 nets, 52 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6523   164.1737    543
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 635590.562
    2   *        -          -        -      -   0.6523   164.1737    543        -          -        -    101.067
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6523   164.1737    543        0     0.0000        0 635590.562     49747.00       2163          3        410
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.6523   164.1737    543        0        0 635590.562     49747.00       2163

npo-clock-opt command complete                CPU:   111 s (  0.03 hr )  ELAPSE:   112 s (  0.03 hr )  MEM-PEAK:   767 MB
npo-clock-opt command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=0.749 GB

npo-clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.050   635590.56           0.031       767
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1869 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1869 
Net statistics:
Total number of nets     = 2202
Number of nets to route  = 52
17 nets are partially connected,
 of which 0 are detail routed and 17 are global routed.
37 nets are fully connected,
 of which 2 are detail routed and 35 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1869 
Average gCell capacity  2.46     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.04%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9670.40
Initial. Layer MET1 wire length = 292.46
Initial. Layer MET2 wire length = 9.56
Initial. Layer MET3 wire length = 4229.39
Initial. Layer MET4 wire length = 5128.91
Initial. Layer METTP wire length = 10.08
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2208
Initial. Via VIA12D_R count = 708
Initial. Via VIA23D_R count = 706
Initial. Via VIA34D_R count = 792
Initial. Via VIA4TD_R count = 2
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.04%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9670.40
phase1. Layer MET1 wire length = 292.46
phase1. Layer MET2 wire length = 9.56
phase1. Layer MET3 wire length = 4229.39
phase1. Layer MET4 wire length = 5128.91
phase1. Layer METTP wire length = 10.08
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2208
phase1. Via VIA12D_R count = 708
phase1. Via VIA23D_R count = 706
phase1. Via VIA34D_R count = 792
phase1. Via VIA4TD_R count = 2
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9670.40
phase2. Layer MET1 wire length = 292.46
phase2. Layer MET2 wire length = 9.56
phase2. Layer MET3 wire length = 4229.39
phase2. Layer MET4 wire length = 5128.91
phase2. Layer METTP wire length = 10.08
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2208
phase2. Via VIA12D_R count = 708
phase2. Via VIA23D_R count = 706
phase2. Via VIA34D_R count = 792
phase2. Via VIA4TD_R count = 2
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   =  3.08 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.73 %
Peak    horizontal track utilization = 30.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1869 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1869 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   69  Alloctr   70  Proc 1869 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 227 of 2371


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1869 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1869 

Number of wires with overlap after iteration 1 = 33 of 1371


Wire length and via report:
---------------------------
Number of MET1 wires: 0                   : 0
Number of MET2 wires: 90                 VIA12D_R: 708
Number of MET3 wires: 677                VIA23D_R: 714
Number of MET4 wires: 603                VIA34D_R: 856
Number of METTP wires: 1                 VIA4TD_R: 2
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 1371              vias: 2280

Total MET1 wire length: 0.0
Total MET2 wire length: 114.9
Total MET3 wire length: 4329.2
Total MET4 wire length: 5017.0
Total METTP wire length: 10.1
Total METTPL wire length: 0.0
Total wire length: 9471.3

Longest MET1 wire length: 0.0
Longest MET2 wire length: 5.6
Longest MET3 wire length: 71.7
Longest MET4 wire length: 178.1
Longest METTP wire length: 10.1
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1869 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   74  Proc 1869 
Total number of nets = 2202, of which 0 are not extracted
Total number of open nets = 2148, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   1
Routed  2/49 Partitions, Violations =   1
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   1
Routed  7/49 Partitions, Violations =   1
Routed  8/49 Partitions, Violations =   1
Routed  9/49 Partitions, Violations =   1
Routed  10/49 Partitions, Violations =  1
Routed  11/49 Partitions, Violations =  1
Routed  12/49 Partitions, Violations =  1
Routed  13/49 Partitions, Violations =  7
Routed  14/49 Partitions, Violations =  7
Routed  15/49 Partitions, Violations =  7
Routed  16/49 Partitions, Violations =  7
Routed  17/49 Partitions, Violations =  7
Routed  18/49 Partitions, Violations =  1
Routed  19/49 Partitions, Violations =  1
Routed  20/49 Partitions, Violations =  1
Routed  21/49 Partitions, Violations =  1
Routed  22/49 Partitions, Violations =  1
Routed  23/49 Partitions, Violations =  1
Routed  24/49 Partitions, Violations =  0
Routed  25/49 Partitions, Violations =  0
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  1
Routed  32/49 Partitions, Violations =  1
Routed  33/49 Partitions, Violations =  2
Routed  34/49 Partitions, Violations =  2
Routed  35/49 Partitions, Violations =  2
Routed  36/49 Partitions, Violations =  1
Routed  37/49 Partitions, Violations =  1
Routed  38/49 Partitions, Violations =  1
Routed  39/49 Partitions, Violations =  1
Routed  40/49 Partitions, Violations =  1
Routed  41/49 Partitions, Violations =  1
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   90  Proc 1869 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   69  Alloctr   70  Proc 1869 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   69  Alloctr   70  Proc 1869 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    9769 micron
Total Number of Contacts =             2171
Total Number of Wires =                1364
Total Number of PtConns =              765
Total Number of Routed Wires =       1364
Total Routed Wire Length =           9467 micron
Total Number of Routed Contacts =       2171
        Layer     MET1 :          0 micron
        Layer     MET2 :        713 micron
        Layer     MET3 :       4381 micron
        Layer     MET4 :       4665 micron
        Layer    METTP :         10 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :          2
        Via   VIA34D_R :        759
        Via   VIA23D_R :        702
        Via   VIA12D_R :        255
        Via   VIA12D_A :        453

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2171 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 702     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (702     vias)
    Layer VIA3       =  0.00% (0      / 759     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (759     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 2171 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
    Layer VIA2       =  0.00% (0      / 702     vias)
    Layer VIA3       =  0.00% (0      / 759     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2171 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 702     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (702     vias)
    Layer VIA3       =  0.00% (0      / 759     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (759     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 2202
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2202 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:   113 s (  0.03 hr )  ELAPSE:   114 s (  0.03 hr )  MEM-PEAK:   767 MB
[36mInformation: Removed 0 routing shapes from 2234 signal nets(B[m

npo-clock-opt timing update complete          CPU:   113 s (  0.03 hr )  ELAPSE:   114 s (  0.03 hr )  MEM-PEAK:   767 MB
INFO: Propagating Switching Activities
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6562   164.0278    543
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 635582.562
    2   *        -          -        -      -   0.6562   164.0278    543        -          -        -    101.062
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6562   164.0278    543        0     0.0000        0 635582.562     49747.00       2163          3        410
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6562   164.0278    543        0        0 635582.562     49747.00       2163
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:   118 s (  0.03 hr )  ELAPSE:   120 s (  0.03 hr )  MEM-PEAK:   767 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

Running post-clock optimization step.
Turning on CRPR.

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.050   635582.56           0.035       767
npo-clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0       0.050   635582.56           0.035       767
npo-clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         0       0.050   635582.56           0.035       767

npo-clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.050   635582.56           0.035       767
Running post-clock timing-driven placement.
[36mInformation: Current block utilization is '0.70460', effective utilization is '0.70458'. (OPT-055)(B[m
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.70460', effective utilization is '0.70458'. (OPT-055)(B[m
chip utilization before DTDP: 0.70
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1869 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1869 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1869 
Net statistics:
Total number of nets     = 2202
Number of nets to route  = 2148
54 nets are fully connected,
 of which 54 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1869 
Average gCell capacity  2.46     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  109  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =   124 Max = 5 GRCs =   145 (1.72%)
Initial. H routing: Overflow =     9 Max = 1 (GRCs = 14) GRCs =    14 (0.33%)
Initial. V routing: Overflow =   115 Max = 5 (GRCs =  2) GRCs =   131 (3.10%)
Initial. MET1       Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.12%)
Initial. MET2       Overflow =   114 Max = 5 (GRCs =  2) GRCs =   129 (3.05%)
Initial. MET3       Overflow =     4 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 61965.84
Initial. Layer MET1 wire length = 1384.28
Initial. Layer MET2 wire length = 24707.40
Initial. Layer MET3 wire length = 27181.85
Initial. Layer MET4 wire length = 8397.52
Initial. Layer METTP wire length = 294.80
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 12123
Initial. Via VIA12D_R count = 6378
Initial. Via VIA23D_R count = 5103
Initial. Via VIA34D_R count = 629
Initial. Via VIA4TD_R count = 13
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  109  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    12 (0.14%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Overflow =    10 Max = 2 (GRCs =  2) GRCs =    11 (0.26%)
phase1. MET1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET2       Overflow =    10 Max = 2 (GRCs =  2) GRCs =    11 (0.26%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 61968.63
phase1. Layer MET1 wire length = 1373.44
phase1. Layer MET2 wire length = 24712.44
phase1. Layer MET3 wire length = 27190.42
phase1. Layer MET4 wire length = 8397.52
phase1. Layer METTP wire length = 294.80
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 12124
phase1. Via VIA12D_R count = 6375
phase1. Via VIA23D_R count = 5107
phase1. Via VIA34D_R count = 629
phase1. Via VIA4TD_R count = 13
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  109  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   = 21.64 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 18.69 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  102  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1869 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1869 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.78% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 2.01% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 3.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.71. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.49104e+08(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005)(B[m
[36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005)(B[m
eLpp: of 2200 nets, 532 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2200 nets with range (0.9000 - 2.3274)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2200
                         Amt factor: 0.1
                       Weight Range: (0.9, 2.32743)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 8.12214e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1507 out of 2163 cells, ratio = 0.696718
Total displacement = 11592.272461(um)
Max displacement = 89.940300(um), optlc_1067 (214.759995, 97.720001, 0) => (261.775787, 53.115501, 6)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2202 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2200, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2200, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3078 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2169        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2169
number of references:               225
number of site rows:                 59
number of locations attempted:    42727
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2118 (19025 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.736 um ( 0.16 row height)
rms weighted cell displacement:   0.736 um ( 0.16 row height)
max cell displacement:            4.785 um ( 1.07 row height)
avg cell displacement:            0.384 um ( 0.09 row height)
avg weighted cell displacement:   0.384 um ( 0.09 row height)
number of cells moved:             1514
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_2658 (LOGIC0HD)
  Input location: (31.08,160.44)
  Legal location: (32.76,155.96)
  Displacement:   4.785 um ( 1.07 row height)
Cell: optlc_2644 (LOGIC0HD)
  Input location: (256.2,115.64)
  Legal location: (257.32,120.12)
  Displacement:   4.618 um ( 1.03 row height)
Cell: optlc_2627 (LOGIC0HD)
  Input location: (256.2,236.6)
  Legal location: (255.64,241.08)
  Displacement:   4.515 um ( 1.01 row height)
Cell: optlc_2654 (LOGIC0HD)
  Input location: (112.28,263.48)
  Legal location: (112.84,259)
  Displacement:   4.515 um ( 1.01 row height)
Cell: optlc_2624 (LOGIC1HD)
  Input location: (177.24,272.44)
  Legal location: (177.24,267.96)
  Displacement:   4.480 um ( 1.00 row height)
Cell: U1924 (NO2HDLLX1)
  Input location: (235.102,163.019)
  Legal location: (234.36,160.44)
  Displacement:   2.684 um ( 0.60 row height)
Cell: U3088 (NO2I1HDLLX1)
  Input location: (241.157,144.92)
  Legal location: (240.52,142.52)
  Displacement:   2.483 um ( 0.55 row height)
Cell: U2534 (AN21HDLLX1)
  Input location: (165.746,234.451)
  Legal location: (164.92,232.12)
  Displacement:   2.473 um ( 0.55 row height)
Cell: U3323 (AN21HDLLX1)
  Input location: (214.129,256.861)
  Legal location: (215.32,259)
  Displacement:   2.448 um ( 0.55 row height)
Cell: U2592 (NO3HDLLX1)
  Input location: (175.556,212.037)
  Legal location: (174.44,214.2)
  Displacement:   2.434 um ( 0.54 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1514 out of 2169 cells, ratio = 0.698018
Total displacement = 1681.493164(um)
Max displacement = 6.160000(um), optlc_2658 (31.080000, 160.440002, 0) => (32.759998, 160.440002, 4)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2208 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2206, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2206, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.050   632647.94           0.036       767
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.050   632647.94           0.037       767
npo-clock-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.050   632647.94           0.037       767
npo-clock-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.050   632647.94           0.037       767

npo-clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.050   632647.94           0.037       767
Running CCD-tns prior to Phase III of datapath opto
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3078 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.114982, elapsed 0.115918, speed up 0.991925.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2129), data (VR 2154, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.651083, Leakage = 0.000633, Internal = 0.444736, Switching = 0.205715

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.589966, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656028, TNHS = -164.321869, NHVP = 543

    Scenario virtual_scenario  WNS = 1.589966, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.589966, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.940382, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.590, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -164.322, NHVP = 543
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 29245.08 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.651086, Leakage = 0.000636, Internal = 0.444736, Switching = 0.205715

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0147

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.589966, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656028, TNHS = -164.321869, NHVP = 543

    Scenario virtual_scenario  WNS = 1.589966, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.589966, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.940382, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.590, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -164.322, NHVP = 543
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 29245.08 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.651086, Leakage = 0.000636, Internal = 0.444736, Switching = 0.205715


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.589966, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656028, TNHS = -164.321869, NHVP = 543

    Scenario virtual_scenario  WNS = 1.589966, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.589966, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.940382, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.590, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -164.322, NHVP = 543
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 29245.08 (605), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9924

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.589966, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656028, TNHS = -164.321869, NHVP = 543

    Scenario virtual_scenario  WNS = 1.589966, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.589966, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 17.940382, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656028, TNHS = -164.321873, NHVP = 543
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.590, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -164.322, NHVP = 543
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 29245.08 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.651086, Leakage = 0.000636, Internal = 0.444736, Switching = 0.205715
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 0.888865, elapsed 0.890386, speed up 0.998292.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 60 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3078 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2169        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2169
number of references:               225
number of site rows:                 59
number of locations attempted:    40990
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2118 (19025 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2755 (AO31HDX0)
  Input location: (73.08,39.48)
  Legal location: (73.08,39.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (59.08,209.72)
  Legal location: (59.08,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (35,196.28)
  Legal location: (35,196.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3376 (AO31HDX0)
  Input location: (222.6,232.12)
  Legal location: (222.6,232.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2582 (AN33HDX0)
  Input location: (150.36,209.72)
  Legal location: (150.36,209.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2802 (AO31HDX0)
  Input location: (126.28,164.92)
  Legal location: (126.28,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2134 (AND6HDX1)
  Input location: (229.32,227.64)
  Legal location: (229.32,227.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2255 (AND6HDX1)
  Input location: (107.8,111.16)
  Legal location: (107.8,111.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2580 (AN33HDX1)
  Input location: (140.84,205.24)
  Legal location: (140.84,205.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2745 (AO32HDX0)
  Input location: (70.84,21.56)
  Legal location: (70.84,21.56)
  Displacement:   0.000 um ( 0.00 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1869 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1869 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2208
Number of nets to route  = 52
7 nets are partially connected,
 of which 7 are detail routed and 0 are global routed.
47 nets are fully connected,
 of which 47 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1869 
Average gCell capacity  2.28     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.43
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 5.45
Initial. Layer MET3 wire length = 0.98
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 7
Initial. Via VIA12D_R count = 3
Initial. Via VIA23D_R count = 3
Initial. Via VIA34D_R count = 1
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6.43
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 5.45
phase1. Layer MET3 wire length = 0.98
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 7
phase1. Via VIA12D_R count = 3
phase1. Via VIA23D_R count = 3
phase1. Via VIA34D_R count = 1
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6.43
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 5.45
phase2. Layer MET3 wire length = 0.98
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 7
phase2. Via VIA12D_R count = 3
phase2. Via VIA23D_R count = 3
phase2. Via VIA34D_R count = 1
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   =  3.25 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  2.77 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1869 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1869 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   69  Alloctr   70  Proc 1869 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2 of 19


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1869 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1869 

Number of wires with overlap after iteration 1 = 2 of 11


Wire length and via report:
---------------------------
Number of MET1 wires: 4                   : 0
Number of MET2 wires: 3                  VIA12D_R: 5
Number of MET3 wires: 3                  VIA23D_R: 5
Number of MET4 wires: 1                  VIA34D_R: 1
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 11                vias: 11

Total MET1 wire length: 2.1
Total MET2 wire length: 7.6
Total MET3 wire length: 6.2
Total MET4 wire length: 0.8
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 16.7

Longest MET1 wire length: 0.5
Longest MET2 wire length: 5.6
Longest MET3 wire length: 3.4
Longest MET4 wire length: 0.8
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1869 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-tns prior to Phase III of datapath opto
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2208 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314704 ohm/um, via_r = 4.835118 ohm/cut, c = 0.138939 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.140653 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2206, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2206, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0       0.050   635582.94           0.039       767

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
npo-clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0       0.050   635582.94           0.039       767
npo-clock-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 19         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 20         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 21         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
npo-clock-opt optimization Phase 18 Iter 22         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 64 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3083 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

npo-clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.050   635582.94           0.040       767

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 64 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3083 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.050   635425.56           0.040       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.051   589027.50           0.041       767
npo-clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         0       0.051   601676.00           0.041       767

npo-clock-opt optimization Phase 27 Iter  1         0.00        0.00    161.53         0       0.051   585529.62           0.042       767
npo-clock-opt optimization Phase 27 Iter  2         0.00        0.00    161.53         0       0.051   585529.62           0.042       767
npo-clock-opt optimization Phase 27 Iter  3         0.00        0.00      1.93         0       0.065   691187.44           0.044       767
npo-clock-opt optimization Phase 27 Iter  4         0.00        0.00      1.82         0       0.065   691315.44           0.044       767

npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.044       767

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.044       767

npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.044       767
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 64 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3083 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2749        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2749
number of references:               322
number of site rows:                 59
number of locations attempted:   143446
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2698 (25103 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            2.846 um ( 0.64 row height)
rms weighted cell displacement:   2.846 um ( 0.64 row height)
max cell displacement:           18.059 um ( 4.03 row height)
avg cell displacement:            1.980 um ( 0.44 row height)
avg weighted cell displacement:   1.980 um ( 0.44 row height)
number of cells moved:             2061
number of large displacements:        5
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_2629 (LOGIC0HD)
  Input location: (70.84,43.96)
  Legal location: (68.6,26.04)
  Displacement:  18.059 um ( 4.03 row height)
Cell: U3525 (NO2HDLLX0)
  Input location: (86.52,48.44)
  Legal location: (93.8,35)
  Displacement:  15.285 um ( 3.41 row height)
Cell: U3284 (INHDLLX0)
  Input location: (264.6,111.16)
  Legal location: (271.32,124.6)
  Displacement:  15.026 um ( 3.35 row height)
Cell: U2836 (INHDLLX0)
  Input location: (31.08,35)
  Legal location: (32.76,48.44)
  Displacement:  13.545 um ( 3.02 row height)
Cell: U2831 (AO32HDLLX0)
  Input location: (32.2,57.4)
  Legal location: (32.76,70.84)
  Displacement:  13.452 um ( 3.00 row height)
Cell: U2843 (INHDLLX0)
  Input location: (29.96,43.96)
  Legal location: (20.44,52.92)
  Displacement:  13.073 um ( 2.92 row height)
Cell: copt_h_inst_2886 (DLY4HDLLX0)
  Input location: (259.928,235.454)
  Legal location: (262.92,223.16)
  Displacement:  12.653 um ( 2.82 row height)
Cell: optlc_2637 (LOGIC0HD)
  Input location: (52.36,245.56)
  Legal location: (41.16,241.08)
  Displacement:  12.063 um ( 2.69 row height)
Cell: U2955 (OR2HDLLX1)
  Input location: (25.48,43.96)
  Legal location: (17.64,52.92)
  Displacement:  11.906 um ( 2.66 row height)
Cell: copt_h_inst_2942 (DLY4HDLLX0)
  Input location: (267.695,140.22)
  Legal location: (271.32,151.48)
  Displacement:  11.829 um ( 2.64 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2788 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314324 ohm/um, via_r = 4.834558 ohm/cut, c = 0.140683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.143578 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2786, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2786, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  5         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  6         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  7         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  8         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter  9         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 10         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 11         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 12         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 13         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 14         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 15         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 16         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 17         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
npo-clock-opt optimization Phase 31 Iter 18         0.00        0.00      0.00         0       0.065   691315.44           0.045       767

npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.045       767

npo-clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.065   691315.44           0.045       767
Running CCD-wnsh_power_latch_phase2
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 64 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3083 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.131980, elapsed 0.131902, speed up 1.000591.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2135), data (VR 2734, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.658605, Leakage = 0.000691, Internal = 0.454122, Switching = 0.203792

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584680, TNHS = -1.808730, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115860, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584680, TNHS = -1.808730, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584680, TNHS = -1.808730, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.809, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.658605, Leakage = 0.000691, Internal = 0.454122, Switching = 0.203792

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9760

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115860, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584680, TNHS = -1.808730, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115860, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584680, TNHS = -1.808730, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115860, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584680, TNHS = -1.808730, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.809, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2062.23 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.658605, Leakage = 0.000691, Internal = 0.454122, Switching = 0.203792

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          1
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0036
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.0019
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0087
        # The rest of flow speed up       =     1.0068

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115879, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584947, TNHS = -1.788091, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115879, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115879, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.788, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2052.20 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9989

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115879, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584947, TNHS = -1.788091, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115879, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115879, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.788, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2052.20 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9930

-------------------------------------------------


CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115879, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584947, TNHS = -1.788091, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115879, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115879, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.788, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2052.20 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9967

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.115879, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.584947, TNHS = -1.788091, NHVP = 11

    Scenario virtual_scenario  WNS = 2.115879, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.115879, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.987865, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.584947, TNHS = -1.788091, NHVP = 11
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.116, TNS = 0.000, NVP = 0, WNHS = -0.585, TNHS = -1.788, NHVP = 11
CCD-QoR: Area: Clock Repeater Area (count) = 178.12 (8), Clock std Cell Area (count) = 2052.20 (51), Flop Area (count) = 30108.11 (605), Latch Area (count) = 0.00 (0)
37,37|34,34|34,34|30,30|25,25|26,26|20,20|17,17|9,9|11,11|9,9|10,10|7,7|7,7|7,7|6,6|6,6|5,5|5,5|5,5|5,5|5,5|4,4|4,4|4,4|3,3|3,3|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|
2,2|2,2|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|0,1|1,1|0,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        453
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         49
        # Failed main graph committ          =          2
        # Successful main graph commit      =        402
        # Subgraph evaluation success rate in percent =     0.8918
        # Sg2Main acceptance ratio in percent      =     0.9950
        # NumCTCells changed               =          0

        # Number of cells sized                =        404
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:12s
        # Total elapsed time              = 00h:00m:12s
        # Flow total speed up             =     0.9987
        # Commit CPU time                 = 00h:00m:06s
        # Commit elapsed time             = 00h:00m:06s
        # Commit speed up                 =     0.9982
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0074
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:01s
        # Filter speed up                 =     0.9941
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     0.9992
        # The rest of flow speed up       =     0.9993

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.665710, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.350718, TNHS = -0.929195, NHVP = 6

    Scenario virtual_scenario  WNS = 2.665710, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.350718, TNHS = -0.929195, NHVP = 6
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.665710, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 16.902306, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.350718, TNHS = -0.929195, NHVP = 6
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.666, TNS = 0.000, NVP = 0, WNHS = -0.351, TNHS = -0.929, NHVP = 6
CCD-QoR: Area: Clock Repeater Area (count) = 127.95 (8), Clock std Cell Area (count) = 1971.92 (51), Flop Area (count) = 31513.04 (605), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.631988, Leakage = 0.000613, Internal = 0.437623, Switching = 0.193753
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 14.177844, elapsed 14.196439, speed up 0.998690.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 64 total shapes.
Layer MET2: cached 0 shapes out of 720 total shapes.
Cached 118 vias out of 3083 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2749        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2749
number of references:               323
number of site rows:                 59
number of locations attempted:    78235
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2698 (25663 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.735 um ( 0.39 row height)
rms weighted cell displacement:   1.735 um ( 0.39 row height)
max cell displacement:           15.560 um ( 3.47 row height)
avg cell displacement:            0.990 um ( 0.22 row height)
avg weighted cell displacement:   0.990 um ( 0.22 row height)
number of cells moved:             1424
number of large displacements:        5
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2322 (INHDLLX0)
  Input location: (78.68,57.4)
  Legal location: (86.52,43.96)
  Displacement:  15.560 um ( 3.47 row height)
Cell: U2819 (NA2HDLLX1)
  Input location: (85.96,48.44)
  Legal location: (92.12,35)
  Displacement:  14.784 um ( 3.30 row height)
Cell: U3283 (INHDLLX0)
  Input location: (269.64,111.16)
  Legal location: (273.56,124.6)
  Displacement:  14.000 um ( 3.12 row height)
Cell: U3514 (INHDLLX0)
  Input location: (102.2,52.92)
  Legal location: (101.08,39.48)
  Displacement:  13.487 um ( 3.01 row height)
Cell: U3021 (INHDLLX0)
  Input location: (79.8,61.88)
  Legal location: (80.36,75.32)
  Displacement:  13.452 um ( 3.00 row height)
Cell: U3027 (INHDLLX0)
  Input location: (60.2,66.36)
  Legal location: (52.92,75.32)
  Displacement:  11.545 um ( 2.58 row height)
Cell: U3174 (INHDLLX0)
  Input location: (217.56,115.64)
  Legal location: (206.36,115.64)
  Displacement:  11.200 um ( 2.50 row height)
Cell: copt_h_inst_2882 (DLY4HDLLX0)
  Input location: (262.92,232.12)
  Legal location: (256.2,223.16)
  Displacement:  11.200 um ( 2.50 row height)
Cell: U2319 (INHDLLX0)
  Input location: (94.92,66.36)
  Legal location: (89.88,75.32)
  Displacement:  10.280 um ( 2.29 row height)
Cell: U1958 (INHDLLX0)
  Input location: (271.32,111.16)
  Legal location: (266.28,102.2)
  Displacement:  10.280 um ( 2.29 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   75  Proc 1869 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 1869 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2788
Number of nets to route  = 52
48 nets are partially connected,
 of which 48 are detail routed and 0 are global routed.
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   77  Proc 1869 
Average gCell capacity  1.44     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   77  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   77  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  109  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.04%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 614.58
Initial. Layer MET1 wire length = 3.69
Initial. Layer MET2 wire length = 189.17
Initial. Layer MET3 wire length = 421.72
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 411
Initial. Via VIA12D_R count = 218
Initial. Via VIA23D_R count = 186
Initial. Via VIA34D_R count = 7
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.04%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 614.58
phase1. Layer MET1 wire length = 3.69
phase1. Layer MET2 wire length = 189.17
phase1. Layer MET3 wire length = 421.72
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 411
phase1. Via VIA12D_R count = 218
phase1. Via VIA23D_R count = 186
phase1. Via VIA34D_R count = 7
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 614.58
phase2. Layer MET1 wire length = 3.69
phase2. Layer MET2 wire length = 189.17
phase2. Layer MET3 wire length = 421.72
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 411
phase2. Via VIA12D_R count = 218
phase2. Via VIA23D_R count = 186
phase2. Via VIA34D_R count = 7
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   =  3.28 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.05 %
Peak    horizontal track utilization = 41.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1869 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  108  Proc 1869 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   72  Proc 1869 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 76 of 1075


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   73  Proc 1869 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   73  Proc 1869 

Number of wires with overlap after iteration 1 = 51 of 733


Wire length and via report:
---------------------------
Number of MET1 wires: 97                  : 0
Number of MET2 wires: 317                VIA12D_R: 578
Number of MET3 wires: 311                VIA23D_R: 428
Number of MET4 wires: 8                  VIA34D_R: 9
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 733               vias: 1015

Total MET1 wire length: 49.5
Total MET2 wire length: 367.8
Total MET3 wire length: 726.7
Total MET4 wire length: 5.5
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 1149.4

Longest MET1 wire length: 0.6
Longest MET2 wire length: 9.5
Longest MET3 wire length: 19.0
Longest MET4 wire length: 2.2
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1869 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-wnsh_power_latch_phase2
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2788 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2797200 2769200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314290 ohm/um, via_r = 4.834508 ohm/cut, c = 0.140847 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.143659 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2786, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2786, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (65/4)
INFO: Derive col count 16 from GR congestion map (65/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  3         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  4         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  5         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  6         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  7         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  8         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter  9         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 10         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 11         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 12         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 13         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 14         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 15         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 16         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 17         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 34 Iter 18         0.00        0.00      0.00         0       0.066   612611.81           0.051       767

npo-clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 35 Iter  3         0.00        0.00      0.00         0       0.066   612611.81           0.051       767

npo-clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.066   612611.81           0.051       767
npo-clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0       0.066   612611.81           0.052       767
npo-clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0       0.066   612611.81           0.052       767

npo-clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.066   612611.81           0.052       767

npo-clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.89         0       0.065   595618.62           0.052       767
npo-clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.89         0       0.065   595618.62           0.052       767
npo-clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.36         0       0.065   595986.81           0.052       767
npo-clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.36         0       0.065   595986.81           0.052       767

npo-clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       0.065   595986.81           0.052       767
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 158 total shapes.
Layer MET2: cached 0 shapes out of 795 total shapes.
Cached 118 vias out of 3539 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2609        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2609
number of references:               323
number of site rows:                 59
number of locations attempted:    42605
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2558 (24969 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.392 um ( 0.09 row height)
rms weighted cell displacement:   0.392 um ( 0.09 row height)
max cell displacement:            8.977 um ( 2.00 row height)
avg cell displacement:            0.054 um ( 0.01 row height)
avg weighted cell displacement:   0.054 um ( 0.01 row height)
number of cells moved:               74
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3179 (INHDLLX0)
  Input location: (252.84,102.2)
  Legal location: (252.28,111.16)
  Displacement:   8.977 um ( 2.00 row height)
Cell: U2934 (INHDLLX0)
  Input location: (278.04,97.72)
  Legal location: (278.04,88.76)
  Displacement:   8.960 um ( 2.00 row height)
Cell: U1968 (ON21HDX0)
  Input location: (234.36,97.72)
  Legal location: (234.36,88.76)
  Displacement:   8.960 um ( 2.00 row height)
Cell: copt_h_inst_3463 (BUHDLLX0)
  Input location: (276.697,107.342)
  Legal location: (277.48,102.2)
  Displacement:   5.201 um ( 1.16 row height)
Cell: U3191 (INHDLLX0)
  Input location: (220.36,111.16)
  Legal location: (218.12,115.64)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U3190 (INHDLLX0)
  Input location: (254.52,106.68)
  Legal location: (252.28,102.2)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U1966 (INHDLLX0)
  Input location: (237.16,97.72)
  Legal location: (238.84,102.2)
  Displacement:   4.785 um ( 1.07 row height)
Cell: U2358 (INHDX0)
  Input location: (234.36,88.76)
  Legal location: (233.24,84.28)
  Displacement:   4.618 um ( 1.03 row height)
Cell: U2746 (NA2HDLLX1)
  Input location: (71.4,30.52)
  Legal location: (71.4,35)
  Displacement:   4.480 um ( 1.00 row height)
Cell: U1958 (INHDLLX0)
  Input location: (266.28,102.2)
  Legal location: (266.28,106.68)
  Displacement:   4.480 um ( 1.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2648 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314324 ohm/um, via_r = 4.834558 ohm/cut, c = 0.140683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.143578 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2646, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2646, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       0.065   595986.81           0.052       767

npo-clock-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       0.065   595986.81           0.052       767
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   75  Proc 1869 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 1869 
Net statistics:
Total number of nets     = 2648
Number of nets to route  = 52
15 nets are partially connected,
 of which 15 are detail routed and 0 are global routed.
39 nets are fully connected,
 of which 39 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   77  Proc 1869 
Average gCell capacity  1.51     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1869 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   77  Proc 1869 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  109  Proc 1869 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.04%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.82
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 6.82
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 16
Initial. Via VIA12D_R count = 7
Initial. Via VIA23D_R count = 7
Initial. Via VIA34D_R count = 2
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.04%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6.82
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 6.82
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 16
phase1. Via VIA12D_R count = 7
phase1. Via VIA23D_R count = 7
phase1. Via VIA34D_R count = 2
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6.82
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 6.82
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 16
phase2. Via VIA12D_R count = 7
phase2. Via VIA23D_R count = 7
phase2. Via VIA34D_R count = 2
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  109  Proc 1869 

Congestion utilization per direction:
Average vertical track utilization   =  3.14 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.10 %
Peak    horizontal track utilization = 41.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1869 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1869 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  107  Proc 1869 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   72  Proc 1869 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3 of 46


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   72  Proc 1869 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   72  Proc 1869 

Number of wires with overlap after iteration 1 = 3 of 28


Wire length and via report:
---------------------------
Number of MET1 wires: 6                   : 0
Number of MET2 wires: 5                  VIA12D_R: 25
Number of MET3 wires: 15                 VIA23D_R: 23
Number of MET4 wires: 2                  VIA34D_R: 2
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 28                vias: 50

Total MET1 wire length: 2.5
Total MET2 wire length: 2.8
Total MET3 wire length: 23.0
Total MET4 wire length: 0.6
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 28.9

Longest MET1 wire length: 0.5
Longest MET2 wire length: 0.6
Longest MET3 wire length: 2.8
Longest MET4 wire length: 0.3
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1869 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   76  Proc 1869 
Total number of nets = 2648, of which 0 are not extracted
Total number of open nets = 2594, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   4
Routed  7/49 Partitions, Violations =   4
Routed  8/49 Partitions, Violations =   4
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  2
Routed  14/49 Partitions, Violations =  2
Routed  15/49 Partitions, Violations =  3
Routed  16/49 Partitions, Violations =  3
Routed  17/49 Partitions, Violations =  3
Routed  18/49 Partitions, Violations =  1
Routed  19/49 Partitions, Violations =  1
Routed  20/49 Partitions, Violations =  12
Routed  21/49 Partitions, Violations =  12
Routed  22/49 Partitions, Violations =  12
Routed  23/49 Partitions, Violations =  12
Routed  24/49 Partitions, Violations =  12
Routed  25/49 Partitions, Violations =  12
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  0
Routed  32/49 Partitions, Violations =  0
Routed  33/49 Partitions, Violations =  0
Routed  34/49 Partitions, Violations =  0
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    1 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 1871 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    1 
[DR] Total (MB): Used   71  Alloctr   72  Proc 1871 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    1 
[DR: Done] Total (MB): Used   71  Alloctr   72  Proc 1871 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    10343 micron
Total Number of Contacts =             2205
Total Number of Wires =                1790
Total Number of PtConns =              550
Total Number of Routed Wires =       1790
Total Routed Wire Length =           10124 micron
Total Number of Routed Contacts =       2205
        Layer     MET1 :          6 micron
        Layer     MET2 :       1043 micron
        Layer     MET3 :       4789 micron
        Layer     MET4 :       4495 micron
        Layer    METTP :         10 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :          2
        Via   VIA34D_R :        710
        Via   VIA23D_R :        785
        Via   VIA12D_R :        539
        Via   VIA12D_A :        169

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 2648
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2648 nets, 0 global routed, 52 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314324 ohm/um, via_r = 4.834558 ohm/cut, c = 0.140683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.143578 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2646, routed nets = 52, across physical hierarchy nets = 0, parasitics cached nets = 2646, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 42 Iter  1         0.00        0.00      0.36         0       0.065   595986.81           0.053       769
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.36         0       0.065   595986.81           0.053       769
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050065579  3.179571240058  5.567268054587  2.894454387461  6.565921217863  9.017937505874  3.167129856183  9.867303198450  6.078339264085  2.744208641123  8.318156604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429461885  0.968768196238  6.613134023294  4.146578793224  7.876358918112  2.191135103696  0.926283197244  2.704012032480  3.840666364440  3.750206353169  7.663499842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.397985454494  5.861573320221  7.173000685364  9.669819299761  7.591428347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072308152  1.226286439009  7.050404794780  2.403928173631  6.139852544054  4.100210066110  1.237266735805  4.574610242662  5.624084108820  7.826857553678  4.759174418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.449599078357  9.588436058355  2.041933687119  3.921160167338  0.650429682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.660641411474  8.248337383166  3.504086005451  1.682716312888  7.173474718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.602586992021  1.011900258747  5.811725566269  5.826730183342  4.349324292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.867387160268  1.269279267434  0.417976213533  1.833872765081  6.448598737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.514353672647  2.304477417859  0.754891930179  1.961421711696  2.781344341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.362468381369  7.456667411337  1.902033824529  5.623407559547  7.269304008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.240725967168  7.544370253739  0.000569217956  5.833784856721  4.754528289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.284774121468  4.023588529476  9.406875996875  2.789964961318  0.723235414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.019265233988  7.971029218418  5.095003959611  1.512371770128  7.396833720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622772982  4.385370396414  9.999715059148  7.347087763210  6.393266767907  8.063326983131  4.241188370530  5.811897538231  2.343745022627  0.037326005045  0.494721240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.591122821817  6.656888123971  4.022601951365  6.796621802757  0.618503611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.502578879764  9.248321415244  4.051807809534  5.907689519704  1.709553091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.690100309646  9.536676667128  6.656478209097  9.409795858072  6.136934113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.745646538501  9.145596748288  1.286809702201  9.569284560313  2.585885502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.172127171230  5.311675916168  7.270328230810  7.178452860747  1.109926851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.690097864520  9.203443599571  1.495323646745  7.734047617127  4.721462981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103154139  7.924535614222  7.259590326936  3.008696336740  3.103784709364  1.515702741133  6.104928556924  6.971639125680  5.921293380218  9.647382689440  1.463873453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505058781  3.317956664250  4.556721275458  7.289445438746  1.656592121786  3.901793750587  4.379598523743  3.982847914948  1.607086296408  5.274478134112  3.831852560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.055404957859  4.276518808341  1.384219906444  0.375078905316  9.766386884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.392574183574  4.582264937125  2.717553338536  4.966939299976  1.759189734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.186502391615  5.453578629369  3.562651780882  0.782633025367  8.475954341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.707735625960  7.954950200938  6.204346638711  9.392164386733  8.065089868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.429840869272  4.820940333419  7.350651970545  1.168229901288  8.717384371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994690420  2.309097929924  5.558072013699  3.113139776351  0.072170962525  4.751594741769  0.025193301187  1.107338629351  3.581325866626  9.582621388334  2.434979329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.241673428901  8.122165520220  0.041940931353  3.183335546508  1.644896773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.116370079149  7.236685345262  5.075632403017  9.196190441169  6.278171334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.391152190011  9.741804345610  3.190456692452  9.562398025954  7.726977300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956527902  7.480218943783  2.389440546383  2.453161041934  2.160515565780  3.817373024796  3.977288539941  8.750494995256  5.000295931795  6.583312455672  1.475499728944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985195585  2.396408506497  0.834112783181  1.560490796992  2.502608324646  2.395006413823  7.071683455371  8.408315722820  2.940826509687  5.278930466131  8.072360441465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388163208  5.006444062306  0.605316076634  5.884229962122  0.116795077596  7.847396778622  4.354169385273  8.793176414771  4.509749605961  1.151271447012  8.739620272051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.477351699938  0.587153246753  7.234513812262  7.003776970504  5.049419024039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.202355044066  7.661652305227  7.402409405136  5.679606450275  7.061897261198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975655321  2.738711964125  6.086733906504  8.868234594724  5.890240933684  8.439499448971  1.103490649851  4.920806634454  0.405329090953  4.590702221970  4.170992209159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456760952  7.070545141731  1.601288971734  3.371851099395  6.270837336178  5.277268389467  7.212253892849  6.959631159642  4.665886130909  7.940913855807  2.613630311313

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.3591     0.3591      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 595986.812
    2   *        -          -        -      -   0.3591     0.3591      1        -          -        -     88.962
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.3591     0.3591      1        0     0.0000        0 595986.812     64614.14       2609        443        410
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3591     0.3591      1        0        0 595986.812     64614.14       2609

npo-clock-opt command complete                CPU:   189 s (  0.05 hr )  ELAPSE:   190 s (  0.05 hr )  MEM-PEAK:   769 MB
npo-clock-opt command statistics  CPU=76 sec (0.02 hr) ELAPSED=76 sec (0.02 hr) MEM-PEAK=0.751 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:32:57 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2609/2609
Ground net VSS                2609/2609
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   91  Alloctr   92  Proc 1871 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    10343 micron
Total Number of Contacts =             2205
Total Number of Wires =                1790
Total Number of PtConns =              550
Total Number of Routed Wires =       1790
Total Routed Wire Length =           10124 micron
Total Number of Routed Contacts =       2205
        Layer     MET1 :          6 micron
        Layer     MET2 :       1043 micron
        Layer     MET3 :       4789 micron
        Layer     MET4 :       4495 micron
        Layer    METTP :         10 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :          2
        Via   VIA34D_R :        710
        Via   VIA23D_R :        785
        Via   VIA12D_R :        539
        Via   VIA12D_A :        169

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2205 vias)
 
    Layer VIA1       =  0.00% (0      / 708     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (708     vias)
    Layer VIA2       =  0.00% (0      / 785     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (785     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:32:57 2021
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner virtual_scenario ====
=======================================================

============================================ Summary Table for Corner virtual_scenario =============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario, Scenario: virtual_scenario
clk                                     M,D       605      5        8    127.95   1971.92      3.26      1.53         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        605      5        8    127.95   1971.92      3.26      1.53         0         0


Warning: The scenario virtual_scenario_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario virtual_scenario_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==========================================================
==== Summary Reporting for Corner virtual_scenario_bc ====
==========================================================

=========================================== Summary Table for Corner virtual_scenario_bc ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario_bc, Scenario: virtual_scenario_bc
clk                                     M,D       605      5        8    127.95   1971.92      1.28      0.59         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        605      5        8    127.95   1971.92      1.28      0.59         0         0


****************************************
Report : clock timing
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:32:57 2021
****************************************

  Mode: virtual_scenario
  Clock: clk
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      clk_r_REG218_S19/C                                       3.26       rp-+   virtual_scenario

  Minimum setup capture latency:
      clk_r_REG416_S1/C                                        1.32       rp-+   virtual_scenario

  Minimum hold launch latency:
      clk_r_REG416_S1/C                                        1.32       rp-+   virtual_scenario

  Maximum hold capture latency:
      clk_r_REG218_S19/C                                       3.26       rp-+   virtual_scenario

  Maximum active transition:
      clk_r_REG221_S19/C                                       2.20       rp-+   virtual_scenario

  Minimum active transition:
      clk_r_REG114_S19/C                                       0.16       rp-+   virtual_scenario

  Maximum setup skew:
      clk_r_REG210_S19/C                                                  rp-+   virtual_scenario
      clk_r_REG111_S19/C                                       1.80       rp-+   virtual_scenario

  Maximum hold skew:
      clk_r_REG246_S1/C                                                   rp-+   virtual_scenario
      clk_r_REG219_S19/C                                       1.76       rp-+   virtual_scenario


Saving all libraries...
Information: Saving block 'dlib:design/pnr_cts.design'
Information: Saving 'dlib:design/pnr_cts.design' to 'dlib:design/pnr_route.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_route.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mRouting(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_route.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.

Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
check_design -ems_database check_design.pre_route_stage -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Tue Jul 13 15:32:58 2021
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   110        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   34         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 145 EMS messages : 0 errors, 144 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  PVT-032             2          Corner %s: no PVT mismatches.
  ZRT-026             2          Layer %s pitch %.3f may be too small: wire/via-down %.3f, wire/v...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'check_design.pre_route_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2021Jul13153258.log'.(B[m
1

[33mWarning: TODO - Out of bound ports??(B[m
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 656

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

End of check_routability
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   77  Proc 1871 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   77  Alloctr   78  Proc 1871 
Net statistics:
Total number of nets     = 2648
Number of nets to route  = 2594
54 nets are fully connected,
 of which 54 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   78  Alloctr   79  Proc 1871 
Average gCell capacity  1.51     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   79  Proc 1871 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   79  Proc 1871 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  111  Alloctr  111  Proc 1871 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 
Initial. Routing result:
Initial. Both Dirs: Overflow =   143 Max = 6 GRCs =   172 (2.04%)
Initial. H routing: Overflow =    19 Max = 2 (GRCs =  4) GRCs =    26 (0.62%)
Initial. V routing: Overflow =   124 Max = 6 (GRCs =  1) GRCs =   146 (3.46%)
Initial. MET1       Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.17%)
Initial. MET2       Overflow =   123 Max = 6 (GRCs =  1) GRCs =   143 (3.38%)
Initial. MET3       Overflow =    12 Max = 2 (GRCs =  4) GRCs =    19 (0.45%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68943.01
Initial. Layer MET1 wire length = 725.31
Initial. Layer MET2 wire length = 26549.01
Initial. Layer MET3 wire length = 31833.88
Initial. Layer MET4 wire length = 9516.63
Initial. Layer METTP wire length = 318.17
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 14328
Initial. Via VIA12D_R count = 7261
Initial. Via VIA23D_R count = 6271
Initial. Via VIA34D_R count = 786
Initial. Via VIA4TD_R count = 10
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 
phase1. Routing result:
phase1. Both Dirs: Overflow =    97 Max = 6 GRCs =   105 (1.24%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
phase1. V routing: Overflow =    93 Max = 6 (GRCs =  1) GRCs =    99 (2.34%)
phase1. MET1       Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase1. MET2       Overflow =    93 Max = 6 (GRCs =  1) GRCs =    97 (2.30%)
phase1. MET3       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69078.48
phase1. Layer MET1 wire length = 717.13
phase1. Layer MET2 wire length = 25876.99
phase1. Layer MET3 wire length = 31783.22
phase1. Layer MET4 wire length = 10245.52
phase1. Layer METTP wire length = 455.61
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 14451
phase1. Via VIA12D_R count = 7263
phase1. Via VIA23D_R count = 6285
phase1. Via VIA34D_R count = 873
phase1. Via VIA4TD_R count = 30
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 
phase2. Routing result:
phase2. Both Dirs: Overflow =    15 Max = 3 GRCs =    16 (0.19%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. V routing: Overflow =    13 Max = 3 (GRCs =  1) GRCs =    13 (0.31%)
phase2. MET1       Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. MET2       Overflow =    13 Max = 3 (GRCs =  1) GRCs =    13 (0.31%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 69073.32
phase2. Layer MET1 wire length = 716.01
phase2. Layer MET2 wire length = 25880.94
phase2. Layer MET3 wire length = 31775.24
phase2. Layer MET4 wire length = 10245.52
phase2. Layer METTP wire length = 455.61
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 14452
phase2. Via VIA12D_R count = 7263
phase2. Via VIA23D_R count = 6286
phase2. Via VIA34D_R count = 873
phase2. Via VIA4TD_R count = 30
phase2. Via VIAT6L_R count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 
phase3. Routing result:
phase3. Both Dirs: Overflow =    15 Max = 3 GRCs =    16 (0.19%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase3. V routing: Overflow =    13 Max = 3 (GRCs =  1) GRCs =    13 (0.31%)
phase3. MET1       Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase3. MET2       Overflow =    13 Max = 3 (GRCs =  1) GRCs =    13 (0.31%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 69073.32
phase3. Layer MET1 wire length = 716.01
phase3. Layer MET2 wire length = 25880.94
phase3. Layer MET3 wire length = 31775.24
phase3. Layer MET4 wire length = 10245.52
phase3. Layer METTP wire length = 455.61
phase3. Layer METTPL wire length = 0.00
phase3. Total Number of Contacts = 14452
phase3. Via VIA12D_R count = 7263
phase3. Via VIA23D_R count = 6286
phase3. Via VIA34D_R count = 873
phase3. Via VIA4TD_R count = 30
phase3. Via VIAT6L_R count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 

Congestion utilization per direction:
Average vertical track utilization   = 24.20 %
Peak    vertical track utilization   = 133.33 %
Average horizontal track utilization = 23.04 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1871 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   34  Alloctr   34  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1871 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  110  Alloctr  111  Proc 1871 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   75  Alloctr   75  Proc 1871 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 5062 of 19266


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   76  Alloctr   76  Proc 1871 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   75  Alloctr   77  Proc 1871 

Number of wires with overlap after iteration 1 = 1689 of 14109


Wire length and via report:
---------------------------
Number of MET1 wires: 594                 : 0
Number of MET2 wires: 7980               VIA12D_R: 7816
Number of MET3 wires: 4975               VIA23D_R: 7924
Number of MET4 wires: 544                VIA34D_R: 953
Number of METTP wires: 16                VIA4TD_R: 31
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 14109             vias: 16724

Total MET1 wire length: 596.1
Total MET2 wire length: 26486.9
Total MET3 wire length: 33450.9
Total MET4 wire length: 10179.6
Total METTP wire length: 445.2
Total METTPL wire length: 0.0
Total wire length: 71158.7

Longest MET1 wire length: 8.9
Longest MET2 wire length: 101.9
Longest MET3 wire length: 91.8
Longest MET4 wire length: 173.6
Longest METTP wire length: 110.3
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   74  Alloctr   75  Proc 1871 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   78  Alloctr   79  Proc 1871 
Total number of nets = 2648, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   1
Routed  3/49 Partitions, Violations =   6
Routed  4/49 Partitions, Violations =   5
Routed  5/49 Partitions, Violations =   20
Routed  6/49 Partitions, Violations =   15
Routed  7/49 Partitions, Violations =   15
Routed  8/49 Partitions, Violations =   1
Routed  9/49 Partitions, Violations =   7
Routed  10/49 Partitions, Violations =  7
Routed  11/49 Partitions, Violations =  21
Routed  12/49 Partitions, Violations =  24
Routed  13/49 Partitions, Violations =  19
Routed  14/49 Partitions, Violations =  24
Routed  15/49 Partitions, Violations =  26
Routed  16/49 Partitions, Violations =  16
Routed  17/49 Partitions, Violations =  26
Routed  18/49 Partitions, Violations =  28
Routed  19/49 Partitions, Violations =  35
Routed  20/49 Partitions, Violations =  35
Routed  21/49 Partitions, Violations =  35
Routed  22/49 Partitions, Violations =  35
Routed  23/49 Partitions, Violations =  22
Routed  24/49 Partitions, Violations =  21
Routed  25/49 Partitions, Violations =  11
Routed  26/49 Partitions, Violations =  9
Routed  27/49 Partitions, Violations =  18
Routed  28/49 Partitions, Violations =  18
Routed  29/49 Partitions, Violations =  20
Routed  30/49 Partitions, Violations =  15
Routed  31/49 Partitions, Violations =  15
Routed  32/49 Partitions, Violations =  19
Routed  33/49 Partitions, Violations =  15
Routed  34/49 Partitions, Violations =  12
Routed  35/49 Partitions, Violations =  10
Routed  36/49 Partitions, Violations =  11
Routed  37/49 Partitions, Violations =  19
Routed  38/49 Partitions, Violations =  20
Routed  39/49 Partitions, Violations =  20
Routed  40/49 Partitions, Violations =  19
Routed  41/49 Partitions, Violations =  11
Routed  42/49 Partitions, Violations =  8
Routed  43/49 Partitions, Violations =  8
Routed  44/49 Partitions, Violations =  8
Routed  45/49 Partitions, Violations =  3
Routed  46/49 Partitions, Violations =  3
Routed  47/49 Partitions, Violations =  3
Routed  48/49 Partitions, Violations =  3
Routed  49/49 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   53

        Less than minimum area : 1
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 1871 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   3
Routed  2/15 Partitions, Violations =   4
Routed  3/15 Partitions, Violations =   14
Routed  4/15 Partitions, Violations =   14
Routed  5/15 Partitions, Violations =   14
Routed  6/15 Partitions, Violations =   14
Routed  7/15 Partitions, Violations =   14
Routed  8/15 Partitions, Violations =   15
Routed  9/15 Partitions, Violations =   15
Routed  10/15 Partitions, Violations =  15
Routed  11/15 Partitions, Violations =  17
Routed  12/15 Partitions, Violations =  17
Routed  13/15 Partitions, Violations =  16
Routed  14/15 Partitions, Violations =  15
Routed  15/15 Partitions, Violations =  14

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        @@@@ Total number of instance ports with antenna violations =   5

        Less than minimum area : 1
        Internal-only types : 13

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 1871 

End DR iteration 1 with 15 parts

Start DR iteration 2: non-uniform partition
Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   2


[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 1871 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 1871 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 4] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 4] Total (MB): Used   95  Alloctr   96  Proc 1871 

End DR iteration 4 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   74  Alloctr   75  Proc 1871 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   74  Alloctr   75  Proc 1871 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    82185 micron
Total Number of Contacts =             18702
Total Number of Wires =                15869
Total Number of PtConns =              2660
Total Number of Routed Wires =       15869
Total Routed Wire Length =           81159 micron
Total Number of Routed Contacts =       18702
        Layer          MET1 :       1006 micron
        Layer          MET2 :      27592 micron
        Layer          MET3 :      37708 micron
        Layer          MET4 :      15181 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        117
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1822
        Via        VIA23D_R :       8459
        Via        VIA12D_R :       4016
        Via   VIA12D_R(rot) :         35
        Via        VIA12D_A :       4240
        Via   VIA12D_A(rot) :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
  Total double via conversion rate    =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 

Total number of nets = 2648
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   95  Proc 1871 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   77  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used   78  Alloctr   79  Proc 1871 
Total number of nets = 2648, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Routing in incremental mode, starting from iteration 5

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   73  Alloctr   73  Proc    0 
[DR] Total (MB): Used   74  Alloctr   75  Proc 1871 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   73  Alloctr   73  Proc    0 
[DR: Done] Total (MB): Used   74  Alloctr   75  Proc 1871 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    82186 micron
Total Number of Contacts =             18702
Total Number of Wires =                15869
Total Number of PtConns =              2660
Total Number of Routed Wires =       15869
Total Routed Wire Length =           81159 micron
Total Number of Routed Contacts =       18702
        Layer          MET1 :       1006 micron
        Layer          MET2 :      27592 micron
        Layer          MET3 :      37708 micron
        Layer          MET4 :      15181 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        117
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1822
        Via        VIA23D_R :       8459
        Via        VIA12D_R :       4016
        Via   VIA12D_R(rot) :         35
        Via        VIA12D_A :       4240
        Via   VIA12D_A(rot) :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
  Total double via conversion rate    =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18702 vias)
 
    Layer VIA1       =  0.00% (0      / 8303    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8303    vias)
    Layer VIA2       =  0.00% (0      / 8459    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8459    vias)
    Layer VIA3       =  0.00% (0      / 1822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1822    vias)
    Layer VIATP      =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 

Total number of nets = 2648
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
Route-opt command begin                   CPU:   198 s (  0.05 hr )  ELAPSE:   200 s (  0.06 hr )  MEM-PEAK:   769 MB
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
[36mInformation: Design design has 2648 nets, 0 global routed, 2646 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2646 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2646, routed nets = 2646, across physical hierarchy nets = 0, parasitics cached nets = 2646, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Route-opt timing update complete          CPU:   199 s (  0.06 hr )  ELAPSE:   201 s (  0.06 hr )  MEM-PEAK:   769 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.3309     0.3702      6
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 590144.250
    2   *        -          -        -      -   0.3309     0.3702      6        -        -     93.906
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3309     0.3702      6        0        0 590144.250     64614.14       2609
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.3309     0.3702      6        0        0 590144.250     64614.14       2609
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
Route-opt initialization complete         CPU:   203 s (  0.06 hr )  ELAPSE:   205 s (  0.06 hr )  MEM-PEAK:   769 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)

Route-opt optimization Phase 1 Iter  1          0.00        0.00      0.43         -       0.065   590144.25           0.057       769

Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.064   589503.75           0.057       769

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
Route-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.064   589503.75           0.057       769

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 0 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.064   589503.75           0.057       769
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.064   589503.75           0.057       769

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.062   573233.38           0.057       769

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.062   573169.56           0.058       769
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.063   592751.06           0.058       769

Route-opt optimization complete                 0.00        0.00      0.00         0       0.063   592751.06           0.058       769
[36mInformation: Serialized np data(B[m
INFO: timer data saved to /tmp/design_22578_329715712.timdat

Route-opt route preserve complete         CPU:   207 s (  0.06 hr )  ELAPSE:   209 s (  0.06 hr )  MEM-PEAK:   769 MB
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1209 total shapes.
Layer MET2: cached 0 shapes out of 10159 total shapes.
Cached 118 vias out of 19651 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     70605.2         2603        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2603
number of references:               324
number of site rows:                 59
number of locations attempted:    44396
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2552 (24344 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.468 um ( 0.10 row height)
rms weighted cell displacement:   0.468 um ( 0.10 row height)
max cell displacement:            6.498 um ( 1.45 row height)
avg cell displacement:            0.105 um ( 0.02 row height)
avg weighted cell displacement:   0.105 um ( 0.02 row height)
number of cells moved:              263
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ropt_h_inst_3478 (BUHDX0)
  Input location: (267.145,117.6)
  Legal location: (266.28,111.16)
  Displacement:   6.498 um ( 1.45 row height)
Cell: ropt_h_inst_3486 (BUHDX0)
  Input location: (61.04,40.295)
  Legal location: (61.32,35)
  Displacement:   5.302 um ( 1.18 row height)
Cell: U2684 (MU2IHDLLX1)
  Input location: (50.12,155.96)
  Legal location: (52.92,151.48)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U2683 (NA2HDLLX1)
  Input location: (54.04,155.96)
  Legal location: (56.28,160.44)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U2458 (INHDLLX0)
  Input location: (92.12,66.36)
  Legal location: (94.36,61.88)
  Displacement:   5.009 um ( 1.12 row height)
Cell: U2578 (AN221HDLLX0)
  Input location: (145.88,214.2)
  Legal location: (147.56,218.68)
  Displacement:   4.785 um ( 1.07 row height)
Cell: U2668 (INHDLLX0)
  Input location: (22.68,169.4)
  Legal location: (24.36,173.88)
  Displacement:   4.785 um ( 1.07 row height)
Cell: U3062 (NA4HDLLX1)
  Input location: (229.88,138.04)
  Legal location: (228.76,142.52)
  Displacement:   4.618 um ( 1.03 row height)
Cell: U2854 (INHDLLX0)
  Input location: (196.84,169.4)
  Legal location: (197.96,173.88)
  Displacement:   4.618 um ( 1.03 row height)
Cell: U2228 (INHDLLX0)
  Input location: (166.6,218.68)
  Legal location: (167.72,214.2)
  Displacement:   4.618 um ( 1.03 row height)

Legalization succeeded.
Total Legalizer CPU: 0.375
----------------------------------------------------------------

Route-opt legalization complete           CPU:   207 s (  0.06 hr )  ELAPSE:   210 s (  0.06 hr )  MEM-PEAK:   769 MB
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:33:16 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2578/2603
Ground net VSS                2578/2603
--------------------------------------------------------------------------------
[36mInformation: connections of 50 power/ground pin(s) are created or changed.(B[m
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   76  Proc 1871 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Analysis] Total (MB): Used   75  Alloctr   76  Proc 1871 
Num of eco nets = 2642
Num of open eco nets = 775
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Init] Total (MB): Used   75  Alloctr   76  Proc 1871 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   80  Proc 1871 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   81  Proc 1871 
Net statistics:
Total number of nets     = 2642
Number of nets to route  = 775
765 nets are partially connected,
 of which 765 are detail routed and 17 are global routed.
1867 nets are fully connected,
 of which 1856 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 1871 
Average gCell capacity  1.54     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   81  Alloctr   82  Proc 1871 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   81  Alloctr   82  Proc 1871 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  113  Alloctr  114  Proc 1871 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  113  Alloctr  114  Proc 1871 
Initial. Routing result:
Initial. Both Dirs: Overflow =    48 Max = 5 GRCs =    65 (0.77%)
Initial. H routing: Overflow =    20 Max = 1 (GRCs = 32) GRCs =    32 (0.76%)
Initial. V routing: Overflow =    28 Max = 5 (GRCs =  1) GRCs =    33 (0.78%)
Initial. MET1       Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.26%)
Initial. MET2       Overflow =    26 Max = 5 (GRCs =  1) GRCs =    27 (0.64%)
Initial. MET3       Overflow =     5 Max = 1 (GRCs = 17) GRCs =    17 (0.40%)
Initial. MET4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
Initial. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 818.52
Initial. Layer MET1 wire length = 155.65
Initial. Layer MET2 wire length = 404.34
Initial. Layer MET3 wire length = 253.66
Initial. Layer MET4 wire length = 4.87
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 502
Initial. Via VIA12D_R count = 312
Initial. Via VIA23D_R count = 188
Initial. Via VIA34D_R count = 2
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  113  Alloctr  114  Proc 1871 
phase1. Routing result:
phase1. Both Dirs: Overflow =    47 Max = 5 GRCs =    63 (0.75%)
phase1. H routing: Overflow =    19 Max = 1 (GRCs = 30) GRCs =    30 (0.71%)
phase1. V routing: Overflow =    28 Max = 5 (GRCs =  1) GRCs =    33 (0.78%)
phase1. MET1       Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.26%)
phase1. MET2       Overflow =    26 Max = 5 (GRCs =  1) GRCs =    27 (0.64%)
phase1. MET3       Overflow =     5 Max = 1 (GRCs = 15) GRCs =    15 (0.36%)
phase1. MET4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
phase1. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 822.27
phase1. Layer MET1 wire length = 155.65
phase1. Layer MET2 wire length = 408.09
phase1. Layer MET3 wire length = 249.41
phase1. Layer MET4 wire length = 4.87
phase1. Layer METTP wire length = 4.25
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 504
phase1. Via VIA12D_R count = 312
phase1. Via VIA23D_R count = 188
phase1. Via VIA34D_R count = 2
phase1. Via VIA4TD_R count = 2
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  113  Alloctr  114  Proc 1871 
phase2. Routing result:
phase2. Both Dirs: Overflow =    47 Max = 5 GRCs =    62 (0.73%)
phase2. H routing: Overflow =    18 Max = 1 (GRCs = 29) GRCs =    29 (0.69%)
phase2. V routing: Overflow =    28 Max = 5 (GRCs =  1) GRCs =    33 (0.78%)
phase2. MET1       Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.26%)
phase2. MET2       Overflow =    26 Max = 5 (GRCs =  1) GRCs =    27 (0.64%)
phase2. MET3       Overflow =     4 Max = 1 (GRCs = 14) GRCs =    14 (0.33%)
phase2. MET4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
phase2. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 830.28
phase2. Layer MET1 wire length = 155.65
phase2. Layer MET2 wire length = 416.11
phase2. Layer MET3 wire length = 249.41
phase2. Layer MET4 wire length = 4.87
phase2. Layer METTP wire length = 4.25
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 504
phase2. Via VIA12D_R count = 312
phase2. Via VIA23D_R count = 188
phase2. Via VIA34D_R count = 2
phase2. Via VIA4TD_R count = 2
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  113  Alloctr  114  Proc 1871 

Congestion utilization per direction:
Average vertical track utilization   = 25.14 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 26.06 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1871 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1871 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  112  Proc 1871 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  112  Alloctr  112  Proc 1871 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 1871 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1597 of 3034


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   77  Alloctr   77  Proc 1871 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   77  Alloctr   77  Proc 1871 

Number of wires with overlap after iteration 1 = 1083 of 2287


Wire length and via report:
---------------------------
Number of MET1 wires: 910                 : 0
Number of MET2 wires: 870                VIA12D_R: 1130
Number of MET3 wires: 475                VIA23D_R: 807
Number of MET4 wires: 30                 VIA34D_R: 52
Number of METTP wires: 2                 VIA4TD_R: 4
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 2287              vias: 1993

Total MET1 wire length: 555.8
Total MET2 wire length: 872.6
Total MET3 wire length: 899.0
Total MET4 wire length: 107.8
Total METTP wire length: 7.8
Total METTPL wire length: 0.0
Total wire length: 2443.0

Longest MET1 wire length: 6.2
Longest MET2 wire length: 16.8
Longest MET3 wire length: 7.8
Longest MET4 wire length: 11.2
Longest METTP wire length: 4.5
Longest METTPL wire length: 0.0

[33mWarning: Shape {816200 2339400 852475 2342200} on layer MET3 is not on min manufacturing grid. Snap it to {816200 2339400 852500 2342200}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849675 2339400 852600 2342200} on layer MET2 is not on min manufacturing grid. Snap it to {849650 2339400 852600 2342200}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849675 2333400 852600 2336200} on layer MET2 is not on min manufacturing grid. Snap it to {849650 2333400 852600 2336200}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849675 2328200 852600 2331000} on layer MET2 is not on min manufacturing grid. Snap it to {849650 2328200 852600 2331000}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849675 2328200 852475 2336200} on layer MET2 is not on min manufacturing grid. Snap it to {849650 2328200 852500 2336200}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849175 2339400 852975 2342200} on layer MET3 is not on min manufacturing grid. Snap it to {849200 2339400 852950 2342200}. The shape belongs to Net: n1863. (ZRT-543)(B[m
[33mWarning: Shape {849675 2338900 852475 2342700} on layer MET3 is not on min manufacturing grid. Snap it to {849700 2338900 852450 2342700}. The shape belongs to Net: n1863. (ZRT-543)(B[m

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   75  Alloctr   76  Proc 1871 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   74  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   75  Alloctr   76  Proc 1871 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   3
Routed  2/49 Partitions, Violations =   4
Routed  3/49 Partitions, Violations =   4
Routed  4/49 Partitions, Violations =   1
Routed  5/49 Partitions, Violations =   9
Routed  6/49 Partitions, Violations =   13
Routed  7/49 Partitions, Violations =   13
Routed  8/49 Partitions, Violations =   6
Routed  9/49 Partitions, Violations =   7
Routed  10/49 Partitions, Violations =  15
Routed  11/49 Partitions, Violations =  15
Routed  12/49 Partitions, Violations =  15
Routed  13/49 Partitions, Violations =  8
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  4
Routed  16/49 Partitions, Violations =  4
Routed  17/49 Partitions, Violations =  4
Routed  18/49 Partitions, Violations =  4
Routed  19/49 Partitions, Violations =  5
Routed  20/49 Partitions, Violations =  5
Routed  21/49 Partitions, Violations =  1
Routed  22/49 Partitions, Violations =  1
Routed  23/49 Partitions, Violations =  1
Routed  24/49 Partitions, Violations =  1
Routed  25/49 Partitions, Violations =  1
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  2
Routed  31/49 Partitions, Violations =  11
Routed  32/49 Partitions, Violations =  23
Routed  33/49 Partitions, Violations =  23
Routed  34/49 Partitions, Violations =  27
Routed  35/49 Partitions, Violations =  25
Routed  36/49 Partitions, Violations =  16
Routed  37/49 Partitions, Violations =  5
Routed  38/49 Partitions, Violations =  10
Routed  39/49 Partitions, Violations =  6
Routed  40/49 Partitions, Violations =  6
Routed  41/49 Partitions, Violations =  6
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 1871 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 1871 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = uid_variable[0]
Net 2 = uid_variable[2]
Net 3 = uid_variable[1]
Net 4 = sens_read
Net 5 = adc_enable
Net 6 = n4039
Net 7 = n4040
Net 8 = HFSNET_0
Net 9 = app_rx_iface.soc
Net 10 = iso14443a_inst/part2_to_part3_rx_iface.error
Net 11 = iso14443a_inst/part4_deselect
Net 12 = optlc_net_29
Net 13 = iso14443a_inst/part2/sd_inst/in_frame
Net 14 = iso14443a_inst/part2/sd_inst/seq_valid
Net 15 = iso14443a_inst/part2/sd_inst/idle
Net 16 = iso14443a_inst/part2/tx_inst/encoded_data
Net 17 = iso14443a_inst/part3/tx_iface_from_init.data_valid
Net 18 = iso14443a_inst/part3/tx_iface_from_routing.req
Net 19 = iso14443a_inst/part3/rx_iface_bits_to_init.data[0]
Net 20 = iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc
Net 21 = iso14443a_inst/part3/rx_iface_bytes_to_routing.soc
Net 22 = iso14443a_inst/part3/framing_inst/last_rx_bit
Net 23 = iso14443a_inst/part3/framing_inst/fd_inst/N50
Net 24 = iso14443a_inst/part3/framing_inst/fd_inst/data_received
Net 25 = iso14443a_inst/part3/framing_inst/fd_inst/expected_parity
Net 26 = iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity
Net 27 = iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause
Net 28 = iso14443a_inst/part3/framing_inst/fe_inst/crc_byte
Net 29 = iso14443a_inst/part3/framing_inst/fe_inst/parity
Net 30 = iso14443a_inst/part3/framing_inst/crc_inst/crc_data
Net 31 = iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4]
Net 32 = iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2]
Net 33 = iso14443a_inst/part3/initialisation_inst/N61
Net 34 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7]
Net 35 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6]
Net 36 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5]
Net 37 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3]
Net 38 = iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us
Net 39 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0]
Net 40 = iso14443a_inst/part3/initialisation_inst/pkt_received
Net 41 = iso14443a_inst/part3/initialisation_inst/rx_error_flag
Net 42 = iso14443a_inst/part4/allow_pps
Net 43 = iso14443a_inst/part4/rx_buffer[1][0]
Net 44 = iso14443a_inst/part4/rx_buffer[1][1]
Net 45 = iso14443a_inst/part4/rx_buffer[0][2]
Net 46 = iso14443a_inst/part4/forward_to_app
Net 47 = iso14443a_inst/part4/pkt_received
Net 48 = adapter_inst/last_rx_had_invalid_magic
Net 49 = adapter_inst/rx_error_flag
Net 50 = adapter_inst/signal_control_start
Net 51 = adapter_inst/tx_msg[cmd][5]
Net 52 = adapter_inst/set_signal_req_args[sync][14]
Net 53 = adapter_inst/signal_control_inst/starts_adc_read
Net 54 = adapter_inst/signal_control_inst/new_signals[adc_read]
Net 55 = adapter_inst/signal_control_inst/cached_auto_read_timing2[24]
Net 56 = n1822
Net 57 = n1823
Net 58 = n1824
Net 59 = n1825
Net 60 = n1826
Net 61 = n1834
Net 62 = n1836
Net 63 = n1837
Net 64 = n1838
Net 65 = n1863
Net 66 = n1866
Net 67 = n1868
Net 68 = n1869
Net 69 = n1879
Net 70 = n1880
Net 71 = n1882
Net 72 = n1887
Net 73 = n1888
Net 74 = n1889
Net 75 = n1890
Net 76 = n1891
Net 77 = n1892
Net 78 = n1899
Net 79 = n1905
Net 80 = n1908
Net 81 = n1909
Net 82 = n1910
Net 83 = n1913
Net 84 = n1916
Net 85 = n1926
Net 86 = n1938
Net 87 = n1949
Net 88 = n1950
Net 89 = n1951
Net 90 = n1952
Net 91 = n1953
Net 92 = n1954
Net 93 = n1955
Net 94 = n1957
Net 95 = n1964
Net 96 = n1975
Net 97 = n1976
Net 98 = n2010
Net 99 = n2016
Net 100 = n2036
.... and 758 other nets
Total number of changed nets = 858 (out of 2642)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   77  Proc 1871 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   74  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   75  Alloctr   76  Proc 1871 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83079 micron
Total Number of Contacts =             18866
Total Number of Wires =                16726
Total Number of PtConns =              2598
Total Number of Routed Wires =       16726
Total Routed Wire Length =           82085 micron
Total Number of Routed Contacts =       18866
        Layer          MET1 :       1398 micron
        Layer          MET2 :      27834 micron
        Layer          MET3 :      37798 micron
        Layer          MET4 :      15349 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        119
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1875
        Via        VIA23D_R :       8575
        Via        VIA12D_R :       4112
        Via   VIA12D_R(rot) :         37
        Via        VIA12D_A :       4133
        Via   VIA12D_A(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Total Wire Length =                    83079 micron
Total Number of Contacts =             18866
Total Number of Wires =                16726
Total Number of PtConns =              2598
Total Number of Routed Wires =       16726
Total Routed Wire Length =           82085 micron
Total Number of Routed Contacts =       18866
        Layer          MET1 :       1398 micron
        Layer          MET2 :      27834 micron
        Layer          MET3 :      37798 micron
        Layer          MET4 :      15349 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        119
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1875
        Via        VIA23D_R :       8575
        Via        VIA12D_R :       4112
        Via   VIA12D_R(rot) :         37
        Via        VIA12D_A :       4133
        Via   VIA12D_A(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1716 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1871 

Route-opt ECO routing complete            CPU:   211 s (  0.06 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:   769 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050035267  3.179565868698  5.567214854587  2.894454387461  6.565921217863  9.017937505874  3.153168481183  9.869890913204  6.078383864085  2.744242641123  8.318156604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429439653  0.968752716972  6.613180323294  4.146578793224  7.876358918112  2.140149528696  0.969195555447  2.700308343881
3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.759137661892  7.201578612169  8.278500698268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.826755182928  3.236415443539  1.226429337326
7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.457977291377  2.605266752834  0.626391838674
6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.099677652119  3.927503967338  0.650637982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.199913382383  4.603314587480  8.244612094567
3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.537032082143  1.137484492963  0.721956425254
7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730816336  4.349383867708  0.216214718317  9.612142422527  7.311156782104  0.870825097878  0.352258915046  8.022266369284
2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123400502  1.265300085294  0.417760413533  1.833872465081  6.448557737188  4.897548218798  2.932105669486  8.671654424225
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[36mInformation: Design design has 2642 nets, 0 global routed, 2640 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2640 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2640, routed nets = 2640, across physical hierarchy nets = 0, parasitics cached nets = 2640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Route-opt final QoR
___________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.3306     0.3577      4
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 592751.062
    2   *        -          -        -      -   0.3306     0.3577      4        -        -     97.014
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.3306     0.3577      4        0        0 592751.062     63046.14       2603
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.3306     0.3577      4        0        0 592751.062     63046.14       2603

Route-opt command complete                CPU:   212 s (  0.06 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:   769 MB
Route-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=0.751 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:33:21 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2603/2603
Ground net VSS                2603/2603
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0


Start checking for open nets ... 

Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2642 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   75  Alloctr   76  Proc 1871 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   96  Proc 1871 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 1871 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    83080 micron
Total Number of Contacts =             18866
Total Number of Wires =                16721
Total Number of PtConns =              2600
Total Number of Routed Wires =       16721
Total Routed Wire Length =           82087 micron
Total Number of Routed Contacts =       18866
        Layer          MET1 :       1398 micron
        Layer          MET2 :      27836 micron
        Layer          MET3 :      37798 micron
        Layer          MET4 :      15349 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        119
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1875
        Via        VIA23D_R :       8575
        Via        VIA12D_R :       4112
        Via   VIA12D_R(rot) :         37
        Via        VIA12D_A :       4133
        Via   VIA12D_A(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18866 vias)
 
    Layer VIA1       =  0.00% (0      / 8296    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8296    vias)
    Layer VIA2       =  0.00% (0      / 8575    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8575    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 


Verify Summary:

Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2642.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:33:22 2021
****************************************

  Startpoint: clk_r_REG28_S14 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG28_S14/C (DFRRQHDX2)                    0.00      0.00 r
  clk_r_REG28_S14/Q (DFRRQHDX2)                    2.32      2.32 r
  lm_out (out)                                     0.02      2.34 r
  data arrival time                                          2.34

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -2.34
  ------------------------------------------------------------------------
  slack (MET)                                                2.66


[32mCommand check_pg_drc started  at Tue Jul 13 15:33:22 2021
Command check_pg_drc finished at Tue Jul 13 15:33:23 2021
CPU usage for check_pg_drc: 0.40 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.40 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_route.design'
Information: Saving 'dlib:design/pnr_route.design' to 'dlib:design/pnr_finishing.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_finishing.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mFinishing(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_finishing.design
Design 'radiation_sensor_digital_top' was successfully linked.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 5 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   79  Alloctr   80  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    3
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1


Total Wire Length =                    83033 micron
Total Number of Contacts =             18846
Total Number of Wires =                17162
Total Number of PtConns =              2311
Total Number of Routed Wires =       17162
Total Routed Wire Length =           82192 micron
Total Number of Routed Contacts =       18846
        Layer          MET1 :       1331 micron
        Layer          MET2 :      27873 micron
        Layer          MET3 :      37780 micron
        Layer          MET4 :      15349 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        119
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1875
        Via        VIA23D_R :       8560
        Via           VIA12 :         30
        Via        VIA12D_R :        290
        Via   VIA12D_R(rot) :          2
        Via        VIA12D_A :       4133
        Via   VIA12D_A(rot) :         14
        Via     VIA1_CV1_so :        661
        Via     VIA1_CV1_eo :        127
        Via     VIA1_CH2_so :         50
        Via   VIA1_CH2m2_eo :         67
        Via   VIA1_CV1m2_eo :         74
        Via     VIA1_CV1_hd :        159
        Via     VIA1_CH2_hd :        143
        Via   VIA1_CV1e_beo :       1216
        Via   VIA1_CH1m2_eo :        685
        Via   VIA1_CH2s_beo :        640

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.44% (3852 / 18846 vias)
 
    Layer VIA1       = 46.46% (3852   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.60% (879     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 5     =  1.92% (159     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.52% (292     vias)
        Un-mapped    = 50.02% (4147    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 20.28% (3822 / 18846 vias)
 
    Layer VIA1       = 46.10% (3822   / 8291    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 20.44% (3852 / 18846 vias)
 
    Layer VIA1       = 46.46% (3852   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.60% (879     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 5     =  1.92% (159     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.52% (292     vias)
        Un-mapped    = 50.02% (4147    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   24  Alloctr   24  Proc    0 
[RedundantVia] Total (MB): Used   96  Alloctr   97  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 1] Total (MB): Used  112  Alloctr  113  Proc 1871 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83033 micron
Total Number of Contacts =             18846
Total Number of Wires =                17162
Total Number of PtConns =              2311
Total Number of Routed Wires =       17162
Total Routed Wire Length =           82192 micron
Total Number of Routed Contacts =       18846
        Layer          MET1 :       1331 micron
        Layer          MET2 :      27874 micron
        Layer          MET3 :      37780 micron
        Layer          MET4 :      15349 micron
        Layer         METTP :        699 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        119
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1875
        Via        VIA23D_R :       8560
        Via           VIA12 :         30
        Via        VIA12D_R :        291
        Via   VIA12D_R(rot) :          2
        Via        VIA12D_A :       4132
        Via   VIA12D_A(rot) :         14
        Via     VIA1_CV1_so :        661
        Via     VIA1_CV1_eo :        127
        Via     VIA1_CH2_so :         50
        Via   VIA1_CH2m2_eo :         67
        Via   VIA1_CV1m2_eo :         74
        Via     VIA1_CV1_hd :        159
        Via     VIA1_CH2_hd :        143
        Via   VIA1_CV1e_beo :       1216
        Via   VIA1_CH1m2_eo :        685
        Via   VIA1_CH2s_beo :        640

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.44% (3852 / 18846 vias)
 
    Layer VIA1       = 46.46% (3852   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.60% (879     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 5     =  1.92% (159     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.53% (293     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 20.28% (3822 / 18846 vias)
 
    Layer VIA1       = 46.10% (3822   / 8291    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 20.44% (3852 / 18846 vias)
 
    Layer VIA1       = 46.46% (3852   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.60% (879     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 5     =  1.92% (159     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.53% (293     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   78  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used   81  Alloctr   82  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    83033 micron
Total Number of Contacts =             18846
Total Number of Wires =                17121
Total Number of PtConns =              2342
Total Number of Routed Wires =       17121
Total Routed Wire Length =           82187 micron
Total Number of Routed Contacts =       18846
        Layer            MET1 :       1328 micron
        Layer            MET2 :      27876 micron
        Layer            MET3 :      37780 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8560
        Via             VIA12 :         30
        Via          VIA12D_R :        281
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :       4132
        Via     VIA12D_A(rot) :         14
        Via       VIA1_CV1_so :        661
        Via       VIA1_CV1_eo :        127
        Via       VIA1_CH2_so :         50
        Via     VIA1_CH2m2_eo :         67
        Via      VIA1_CH1_so2 :          4
        Via     VIA1_CV1m2_eo :         74
        Via       VIA1_CV1_hd :        159
        Via       VIA1_CH2_hd :        143
        Via     VIA1_CV1e_beo :       1216
        Via     VIA1_CH1m2_eo :        686
        Via     VIA1_CH2s_beo :        640
        Via   VIA1_CH2_so_hd2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.50% (3863 / 18846 vias)
 
    Layer VIA1       = 46.59% (3863   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.61% (880     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     =  1.99% (165     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.40% (282     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 20.34% (3833 / 18846 vias)
 
    Layer VIA1       = 46.23% (3833   / 8291    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 20.50% (3863 / 18846 vias)
 
    Layer VIA1       = 46.59% (3863   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.61% (880     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     =  1.99% (165     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.40% (282     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   25  Alloctr   25  Proc    0 
[RedundantVia] Total (MB): Used   97  Alloctr   98  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Dr init] Total (MB): Used   97  Alloctr   98  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83033 micron
Total Number of Contacts =             18846
Total Number of Wires =                17121
Total Number of PtConns =              2342
Total Number of Routed Wires =       17121
Total Routed Wire Length =           82187 micron
Total Number of Routed Contacts =       18846
        Layer            MET1 :       1328 micron
        Layer            MET2 :      27876 micron
        Layer            MET3 :      37780 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8560
        Via             VIA12 :         30
        Via          VIA12D_R :        281
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :       4132
        Via     VIA12D_A(rot) :         14
        Via       VIA1_CV1_so :        661
        Via       VIA1_CV1_eo :        127
        Via       VIA1_CH2_so :         50
        Via     VIA1_CH2m2_eo :         67
        Via      VIA1_CH1_so2 :          4
        Via     VIA1_CV1m2_eo :         74
        Via       VIA1_CV1_hd :        159
        Via       VIA1_CH2_hd :        143
        Via     VIA1_CV1e_beo :       1216
        Via     VIA1_CH1m2_eo :        686
        Via     VIA1_CH2s_beo :        640
        Via   VIA1_CH2_so_hd2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.50% (3863 / 18846 vias)
 
    Layer VIA1       = 46.59% (3863   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.61% (880     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     =  1.99% (165     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.40% (282     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 20.34% (3833 / 18846 vias)
 
    Layer VIA1       = 46.23% (3833   / 8291    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 20.50% (3863 / 18846 vias)
 
    Layer VIA1       = 46.59% (3863   / 8291    vias)
        Weight 20    = 22.39% (1856    vias)
        Weight 17    = 10.61% (880     vias)
        Weight 13    =  2.62% (217     vias)
        Weight 10    =  8.58% (711     vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     =  1.99% (165     vias)
        Weight 2     =  0.36% (30      vias)
        Un-optimized =  3.40% (282     vias)
        Un-mapped    = 50.01% (4146    vias)
    Layer VIA2       =  0.00% (0      / 8560    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8560    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   82  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Technology Processing] Total (MB): Used   85  Alloctr   86  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    8
Routed  2/4 Partitions, Violations =    10
Routed  3/4 Partitions, Violations =    13
Routed  4/4 Partitions, Violations =    14

RedundantVia finished with 14 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        Same net spacing : 14


Total Wire Length =                    83039 micron
Total Number of Contacts =             18826
Total Number of Wires =                17441
Total Number of PtConns =              1641
Total Number of Routed Wires =       17441
Total Routed Wire Length =           82462 micron
Total Number of Routed Contacts =       18826
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27880 micron
        Layer            MET3 :      37773 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8547
        Via             VIA12 :         53
        Via          VIA12D_R :        280
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        220
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1233
        Via       VIA1_CV1_eo :        290
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         86
        Via      VIA1_CH1_so2 :          4
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2605
        Via     VIA1_CH1m2_eo :        756
        Via     VIA1_CH2s_beo :       1243
        Via   VIA1_CH2_so_hd2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.32% (7779 / 18826 vias)
 
    Layer VIA1       = 93.90% (7779   / 8284    vias)
        Weight 20    = 46.45% (3848    vias)
        Weight 17    = 13.66% (1132    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.92% (1319    vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     = 12.93% (1071    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  6.10% (505     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.04% (7726 / 18826 vias)
 
    Layer VIA1       = 93.26% (7726   / 8284    vias)
    Layer VIA2       =  0.00% (0      / 8547    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.32% (7779 / 18826 vias)
 
    Layer VIA1       = 93.90% (7779   / 8284    vias)
        Weight 20    = 46.45% (3848    vias)
        Weight 17    = 13.66% (1132    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.92% (1319    vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     = 12.93% (1071    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  6.10% (505     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  102  Alloctr  103  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/6 Partitions, Violations =    12
Routed  2/6 Partitions, Violations =    6
Routed  3/6 Partitions, Violations =    4
Routed  4/6 Partitions, Violations =    2
Routed  5/6 Partitions, Violations =    1
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   46  Alloctr   46  Proc    0 
[Iter 1] Total (MB): Used  118  Alloctr  119  Proc 1871 

End DR iteration 1 with 6 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83041 micron
Total Number of Contacts =             18822
Total Number of Wires =                17437
Total Number of PtConns =              1641
Total Number of Routed Wires =       17437
Total Routed Wire Length =           82463 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1339 micron
        Layer            MET2 :      27881 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         53
        Via          VIA12D_R :        279
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        220
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1233
        Via       VIA1_CV1_eo :        290
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         86
        Via      VIA1_CH1_so2 :          4
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2604
        Via     VIA1_CH1m2_eo :        756
        Via     VIA1_CH2s_beo :       1242
        Via   VIA1_CH2_so_hd2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.32% (7777 / 18822 vias)
 
    Layer VIA1       = 93.91% (7777   / 8281    vias)
        Weight 20    = 46.44% (3846    vias)
        Weight 17    = 13.67% (1132    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     = 12.93% (1071    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  6.09% (504     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.04% (7724 / 18822 vias)
 
    Layer VIA1       = 93.27% (7724   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.32% (7777 / 18822 vias)
 
    Layer VIA1       = 93.91% (7777   / 8281    vias)
        Weight 20    = 46.44% (3846    vias)
        Weight 17    = 13.67% (1132    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.05% (4       vias)
        Weight 5     = 12.93% (1071    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  6.09% (504     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   83  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   86  Alloctr   87  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    83055 micron
Total Number of Contacts =             18822
Total Number of Wires =                17407
Total Number of PtConns =              1683
Total Number of Routed Wires =       17407
Total Routed Wire Length =           82467 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27896 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         53
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        198
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1233
        Via       VIA1_CV1_eo :        290
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2605
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1242
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7801 / 18822 vias)
 
    Layer VIA1       = 94.20% (7801   / 8281    vias)
        Weight 20    = 46.46% (3847    vias)
        Weight 17    = 13.69% (1134    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  5.80% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.16% (7748 / 18822 vias)
 
    Layer VIA1       = 93.56% (7748   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7801 / 18822 vias)
 
    Layer VIA1       = 94.20% (7801   / 8281    vias)
        Weight 20    = 46.46% (3847    vias)
        Weight 17    = 13.69% (1134    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  5.80% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  102  Alloctr  103  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83055 micron
Total Number of Contacts =             18822
Total Number of Wires =                17407
Total Number of PtConns =              1683
Total Number of Routed Wires =       17407
Total Routed Wire Length =           82467 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27896 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         53
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        198
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1233
        Via       VIA1_CV1_eo :        290
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2605
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1242
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7801 / 18822 vias)
 
    Layer VIA1       = 94.20% (7801   / 8281    vias)
        Weight 20    = 46.46% (3847    vias)
        Weight 17    = 13.69% (1134    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  5.80% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.16% (7748 / 18822 vias)
 
    Layer VIA1       = 93.56% (7748   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7801 / 18822 vias)
 
    Layer VIA1       = 94.20% (7801   / 8281    vias)
        Weight 20    = 46.46% (3847    vias)
        Weight 17    = 13.69% (1134    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.93% (1319    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.64% (53      vias)
        Un-optimized =  5.80% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   86  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used   90  Alloctr   90  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    83057 micron
Total Number of Contacts =             18822
Total Number of Wires =                17419
Total Number of PtConns =              1683
Total Number of Routed Wires =       17419
Total Routed Wire Length =           82470 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27898 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         48
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        197
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1234
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.58% (48      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.20% (7754 / 18822 vias)
 
    Layer VIA1       = 93.64% (7754   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.58% (48      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   34  Alloctr   34  Proc    0 
[RedundantVia] Total (MB): Used  106  Alloctr  107  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83057 micron
Total Number of Contacts =             18822
Total Number of Wires =                17419
Total Number of PtConns =              1683
Total Number of Routed Wires =       17419
Total Routed Wire Length =           82470 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27898 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         48
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        197
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1234
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.58% (48      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.20% (7754 / 18822 vias)
 
    Layer VIA1       = 93.64% (7754   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.10% (8       vias)
        Weight 5     = 13.14% (1088    vias)
        Weight 2     =  0.58% (48      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Technology Processing] Total (MB): Used   90  Alloctr   91  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    83057 micron
Total Number of Contacts =             18822
Total Number of Wires =                17418
Total Number of PtConns =              1683
Total Number of Routed Wires =       17418
Total Routed Wire Length =           82469 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27898 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         28
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        197
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1234
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :         14
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         37

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.17% (14      vias)
        Weight 5     = 13.31% (1102    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.30% (7774 / 18822 vias)
 
    Layer VIA1       = 93.88% (7774   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.17% (14      vias)
        Weight 5     = 13.31% (1102    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   34  Alloctr   35  Proc    0 
[RedundantVia] Total (MB): Used  107  Alloctr  108  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   34  Alloctr   35  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    83057 micron
Total Number of Contacts =             18822
Total Number of Wires =                17418
Total Number of PtConns =              1683
Total Number of Routed Wires =       17418
Total Routed Wire Length =           82469 micron
Total Number of Routed Contacts =       18822
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27898 micron
        Layer            MET3 :      37772 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via          VIA23D_R :       8546
        Via             VIA12 :         28
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        197
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1234
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :         14
        Via     VIA1_CV1m2_eo :        153
        Via       VIA1_CV1_hd :       1065
        Via       VIA1_CH2_hd :        199
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        757
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         37

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.17% (14      vias)
        Weight 5     = 13.31% (1102    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 41.30% (7774 / 18822 vias)
 
    Layer VIA1       = 93.88% (7774   / 8281    vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 41.45% (7802 / 18822 vias)
 
    Layer VIA1       = 94.22% (7802   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.25% (352     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.17% (14      vias)
        Weight 5     = 13.31% (1102    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.78% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8546    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8546    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   91  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   95  Alloctr   95  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    6
Routed  3/4 Partitions, Violations =    11
Routed  4/4 Partitions, Violations =    11

RedundantVia finished with 11 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Same net spacing : 11


Total Wire Length =                    81833 micron
Total Number of Contacts =             18810
Total Number of Wires =                18358
Total Number of PtConns =              1215
Total Number of Routed Wires =       18358
Total Routed Wire Length =           81430 micron
Total Number of Routed Contacts =       18810
        Layer            MET1 :       1338 micron
        Layer            MET2 :      27046 micron
        Layer            MET3 :      37401 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         54
        Via          VIA23D_R :        414
        Via       VIA2_CH1_hd :        780
        Via       VIA2_CH2_so :        282
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         26
        Via     VIA2_CV1e_beo :       4293
        Via     VIA2_CH2s_beo :       1727
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        271
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        189
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :         19
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1069
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         37

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.72% (15936 / 18810 vias)
 
    Layer VIA1       = 94.38% (7816   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.73% (1137    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.23% (19      vias)
        Weight 5     = 13.36% (1106    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.62% (465     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.15% (8120   / 8534    vias)
        Weight 20    = 70.54% (6020    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.14% (780     vias)
        Weight 10    = 14.03% (1197    vias)
        Weight 5     =  0.30% (26      vias)
        Weight 2     =  0.63% (54      vias)
        Un-optimized =  4.85% (414     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.28% (15854 / 18810 vias)
 
    Layer VIA1       = 94.05% (7788   / 8281    vias)
    Layer VIA2       = 94.52% (8066   / 8534    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.72% (15936 / 18810 vias)
 
    Layer VIA1       = 94.38% (7816   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.73% (1137    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.23% (19      vias)
        Weight 5     = 13.36% (1106    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.62% (465     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.15% (8120   / 8534    vias)
        Weight 20    = 70.54% (6020    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.14% (780     vias)
        Weight 10    = 14.03% (1197    vias)
        Weight 5     =  0.30% (26      vias)
        Weight 2     =  0.63% (54      vias)
        Un-optimized =  4.85% (414     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   40  Alloctr   40  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    5
Routed  3/4 Partitions, Violations =    2
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   56  Alloctr   56  Proc    0 
[Iter 1] Total (MB): Used  128  Alloctr  129  Proc 1871 

End DR iteration 1 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81840 micron
Total Number of Contacts =             18805
Total Number of Wires =                18357
Total Number of PtConns =              1215
Total Number of Routed Wires =       18357
Total Routed Wire Length =           81438 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1339 micron
        Layer            MET2 :      27052 micron
        Layer            MET3 :      37401 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         54
        Via          VIA23D_R :        417
        Via       VIA2_CH1_hd :        780
        Via       VIA2_CH2_so :        282
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         26
        Via     VIA2_CV1e_beo :       4291
        Via     VIA2_CH2s_beo :       1722
        Via       VIA2_CV1_so :        914
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        274
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        189
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1234
        Via       VIA1_CV1_eo :        290
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         87
        Via      VIA1_CH1_so2 :         19
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1069
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        758
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         37

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.68% (15925 / 18805 vias)
 
    Layer VIA1       = 94.35% (7813   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.23% (19      vias)
        Weight 5     = 13.36% (1106    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.65% (468     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.11% (8112   / 8529    vias)
        Weight 20    = 70.50% (6013    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.15% (780     vias)
        Weight 10    = 14.02% (1196    vias)
        Weight 5     =  0.30% (26      vias)
        Weight 2     =  0.63% (54      vias)
        Un-optimized =  4.89% (417     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.25% (15843 / 18805 vias)
 
    Layer VIA1       = 94.01% (7785   / 8281    vias)
    Layer VIA2       = 94.48% (8058   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.68% (15925 / 18805 vias)
 
    Layer VIA1       = 94.35% (7813   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.71% (1135    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.23% (19      vias)
        Weight 5     = 13.36% (1106    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.65% (468     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.11% (8112   / 8529    vias)
        Weight 20    = 70.50% (6013    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.15% (780     vias)
        Weight 10    = 14.02% (1196    vias)
        Weight 5     =  0.30% (26      vias)
        Weight 2     =  0.63% (54      vias)
        Un-optimized =  4.89% (417     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   95  Alloctr   96  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   39  Alloctr   39  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   96  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  100  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   96  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  100  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81872 micron
Total Number of Contacts =             18805
Total Number of Wires =                18204
Total Number of PtConns =              1345
Total Number of Routed Wires =       18204
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27058 micron
        Layer            MET3 :      37428 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         55
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        785
        Via       VIA2_CH2_so :        283
        Via       VIA2_CH2_eo :         22
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4294
        Via     VIA2_CH2s_beo :       1724
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.40% (15871 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.71% (8078   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.56% (6018    vias)
        Weight 17    =  0.50% (43      vias)
        Weight 13    =  9.20% (785     vias)
        Weight 10    = 14.05% (1198    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.64% (55      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  103  Alloctr  104  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81876 micron
Total Number of Contacts =             18805
Total Number of Wires =                18241
Total Number of PtConns =              1345
Total Number of Routed Wires =       18241
Total Routed Wire Length =           81455 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27057 micron
        Layer            MET3 :      37433 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         37
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        786
        Via       VIA2_CH2_so :        284
        Via       VIA2_CH2_eo :         23
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4308
        Via     VIA2_CH2s_beo :       1725
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.49% (15889 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.92% (8096   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81876 micron
Total Number of Contacts =             18805
Total Number of Wires =                18241
Total Number of PtConns =              1345
Total Number of Routed Wires =       18241
Total Routed Wire Length =           81455 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27057 micron
        Layer            MET3 :      37433 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         37
        Via          VIA23D_R :        396
        Via       VIA2_CH1_hd :        786
        Via       VIA2_CH2_so :        284
        Via       VIA2_CH2_eo :         23
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4308
        Via     VIA2_CH2s_beo :       1725
        Via       VIA2_CV1_so :        915
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.49% (15889 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.92% (8096   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15954 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  103  Alloctr  104  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81875 micron
Total Number of Contacts =             18805
Total Number of Wires =                18235
Total Number of PtConns =              1349
Total Number of Routed Wires =       18235
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27057 micron
        Layer            MET3 :      37432 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         37
        Via          VIA23D_R :        395
        Via       VIA2_CH1_hd :        786
        Via       VIA2_CH2_so :        284
        Via       VIA2_CH2_eo :         23
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4308
        Via     VIA2_CH2s_beo :       1725
        Via       VIA2_CV1_so :        916
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15955 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.37% (8134   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.63% (395     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.50% (15890 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.93% (8097   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15955 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.37% (8134   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.63% (395     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81875 micron
Total Number of Contacts =             18805
Total Number of Wires =                18235
Total Number of PtConns =              1349
Total Number of Routed Wires =       18235
Total Routed Wire Length =           81452 micron
Total Number of Routed Contacts =       18805
        Layer            MET1 :       1337 micron
        Layer            MET2 :      27057 micron
        Layer            MET3 :      37432 micron
        Layer            MET4 :      15349 micron
        Layer           METTP :        699 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        119
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1875
        Via             VIA23 :         37
        Via          VIA23D_R :        395
        Via       VIA2_CH1_hd :        786
        Via       VIA2_CH2_so :        284
        Via       VIA2_CH2_eo :         23
        Via       VIA2_CV1_hd :         34
        Via     VIA2_CV1e_beo :       4308
        Via     VIA2_CH2s_beo :       1725
        Via       VIA2_CV1_so :        916
        Via       VIA2_CV1_eo :         21
        Via             VIA12 :         28
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          1
        Via          VIA12D_A :        187
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1235
        Via       VIA1_CV1_eo :        291
        Via       VIA1_CH2_so :         86
        Via     VIA1_CH2m2_eo :         88
        Via      VIA1_CH1_so2 :         20
        Via     VIA1_CV1m2_eo :        154
        Via       VIA1_CV1_hd :       1070
        Via       VIA1_CH2_hd :        200
        Via     VIA1_CV1e_beo :       2606
        Via     VIA1_CH1m2_eo :        759
        Via     VIA1_CH2s_beo :       1245
        Via   VIA1_CH2_so_hd2 :         39

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.84% (15955 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.37% (8134   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.63% (395     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 
  Total double via conversion rate    = 84.50% (15890 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.93% (8097   / 8529    vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 84.84% (15955 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.37% (8134   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.63% (395     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1875    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1875    vias)
    Layer VIATP      =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
add_via_mapping -from "VIA12D_R 1x1" -to "VIA12D_R 1x2"
add_via_mapping -from "VIA23D_R 1x1" -to "VIA23D_R 1x2"
add_via_mapping -from "VIA34D_R 1x1" -to "VIA34D_R 1x2"
add_via_mapping -from "VIA4TD_R 1x1" -to "VIA4TD_R 1x2"
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1871 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R    -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_R(r) -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R    -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_R(r) -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   

    VIA34D_R    -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA34D_R(r) -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA4TD_R    -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)

    VIA4TD_R(r) -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)



        There were 1 out of 8463 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Technology Processing] Total (MB): Used  107  Alloctr  108  Proc 1871 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1


Total Wire Length =                    81796 micron
Total Number of Contacts =             18805
Total Number of Wires =                18485
Total Number of PtConns =              1147
Total Number of Routed Wires =       18485
Total Routed Wire Length =           81435 micron
Total Number of Routed Contacts =       18805
        Layer              MET1 :       1337 micron
        Layer              MET2 :      27057 micron
        Layer              MET3 :      37363 micron
        Layer              MET4 :      15348 micron
        Layer             METTP :        691 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          8
        Via        VIA4TD_R_1x2 :         80
        Via   VIA4TD_R(rot)_2x1 :         10
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         17
        Via            VIA34D_R :         14
        Via        VIA34D_R_1x2 :        401
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_2x1 :       1458
        Via               VIA23 :         37
        Via            VIA23D_R :        394
        Via         VIA2_CH1_hd :        786
        Via         VIA2_CH2_so :        284
        Via         VIA2_CH2_eo :         23
        Via         VIA2_CV1_hd :         34
        Via       VIA2_CV1e_beo :       4308
        Via       VIA2_CH2s_beo :       1725
        Via         VIA2_CV1_so :        917
        Via         VIA2_CV1_eo :         21
        Via               VIA12 :         28
        Via            VIA12D_R :        266
        Via       VIA12D_R(rot) :          1
        Via            VIA12D_A :        187
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1235
        Via         VIA1_CV1_eo :        291
        Via         VIA1_CH2_so :         86
        Via       VIA1_CH2m2_eo :         88
        Via        VIA1_CH1_so2 :         20
        Via       VIA1_CV1m2_eo :        154
        Via         VIA1_CV1_hd :       1070
        Via         VIA1_CH2_hd :        200
        Via       VIA1_CV1e_beo :       2606
        Via       VIA1_CH1m2_eo :        759
        Via       VIA1_CH2s_beo :       1245
        Via     VIA1_CH2_so_hd2 :         39
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.35% (17931 / 18805 vias)
 
    Layer VIA1       = 94.47% (7823   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (458     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.38% (8135   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.08% (1201    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.62% (394     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 95.01% (17866 / 18805 vias)
 
    Layer VIA1       = 94.13% (7795   / 8281    vias)
    Layer VIA2       = 94.95% (8098   / 8529    vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 95.35% (17931 / 18805 vias)
 
    Layer VIA1       = 94.47% (7823   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.74% (1138    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.95% (1321    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (458     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.38% (8135   / 8529    vias)
        Weight 20    = 70.74% (6033    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.08% (1201    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.62% (394     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   51  Alloctr   51  Proc    0 
[RedundantVia] Total (MB): Used  124  Alloctr  125  Proc 1871 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   51  Alloctr   51  Proc    0 
[Dr init] Total (MB): Used  124  Alloctr  125  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   67  Alloctr   67  Proc    0 
[Iter 1] Total (MB): Used  140  Alloctr  141  Proc 1871 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   21  Alloctr   22  Proc    0 
[DR] Total (MB): Used   95  Alloctr   95  Proc 1871 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81796 micron
Total Number of Contacts =             18805
Total Number of Wires =                18486
Total Number of PtConns =              1147
Total Number of Routed Wires =       18486
Total Routed Wire Length =           81435 micron
Total Number of Routed Contacts =       18805
        Layer              MET1 :       1337 micron
        Layer              MET2 :      27056 micron
        Layer              MET3 :      37364 micron
        Layer              MET4 :      15348 micron
        Layer             METTP :        691 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          8
        Via        VIA4TD_R_1x2 :         80
        Via   VIA4TD_R(rot)_2x1 :         10
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         17
        Via            VIA34D_R :         14
        Via        VIA34D_R_1x2 :        401
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_2x1 :       1458
        Via               VIA23 :         37
        Via            VIA23D_R :        396
        Via         VIA2_CH1_hd :        786
        Via         VIA2_CH2_so :        284
        Via         VIA2_CH2_eo :         23
        Via         VIA2_CV1_hd :         34
        Via       VIA2_CV1e_beo :       4308
        Via       VIA2_CH2s_beo :       1724
        Via         VIA2_CV1_so :        916
        Via         VIA2_CV1_eo :         21
        Via               VIA12 :         28
        Via            VIA12D_R :        268
        Via       VIA12D_R(rot) :          1
        Via            VIA12D_A :        187
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1234
        Via         VIA1_CV1_eo :        290
        Via         VIA1_CH2_so :         86
        Via       VIA1_CH2m2_eo :         88
        Via        VIA1_CH1_so2 :         20
        Via       VIA1_CV1m2_eo :        154
        Via         VIA1_CV1_hd :       1070
        Via         VIA1_CH2_hd :        200
        Via       VIA1_CV1e_beo :       2606
        Via       VIA1_CH1m2_eo :        759
        Via       VIA1_CH2s_beo :       1245
        Via     VIA1_CH2_so_hd2 :         39
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.33% (17927 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.73% (1137    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.72% (6032    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.99% (17862 / 18805 vias)
 
    Layer VIA1       = 94.11% (7793   / 8281    vias)
    Layer VIA2       = 94.92% (8096   / 8529    vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 95.33% (17927 / 18805 vias)
 
    Layer VIA1       = 94.45% (7821   / 8281    vias)
        Weight 20    = 46.50% (3851    vias)
        Weight 17    = 13.73% (1137    vias)
        Weight 13    =  4.27% (354     vias)
        Weight 10    = 15.94% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.39% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.55% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8133   / 8529    vias)
        Weight 20    = 70.72% (6032    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.07% (1200    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master DECAP25HDLL has site hd
master DECAP15HDLL has site hd
master DECAP10HDLL has site hd
master DECAP7HDLL has site hd
master DECAP5HDLL has site hd
master DECAP3HDLL has site hd
 Use site hd (5600)
Warning: Specified no 2x but no 3x, 4x, and 5x filler ref cells provided.. (CHF-009)
Warning: Smallest filler provided is greater than specified in option place.rules.min_vt_filler_size (CHF-073)
Begin building search trees for block dlib:design/pnr_finishing.design
Done building search trees for block dlib:design/pnr_finishing.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1816 total shapes.
Layer MET2: cached 0 shapes out of 9812 total shapes.
Cached 118 vias out of 19712 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): DECAP25HDLL (25 x 1), DECAP15HDLL (15 x 1), DECAP10HDLL (10 x 1), DECAP7HDLL (7 x 1), DECAP5HDLL (5 x 1), DECAP3HDLL (3 x 1), 
        10% complete ...
        30% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 5 of regular filler DECAP25HDLL inserted
... 9 of regular filler DECAP15HDLL inserted
... 26 of regular filler DECAP10HDLL inserted
... 54 of regular filler DECAP7HDLL inserted
... 135 of regular filler DECAP5HDLL inserted
... 135 of regular filler DECAP3HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:33:52 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2603/2967
Ground net VSS                2603/2967
--------------------------------------------------------------------------------
Information: connections of 728 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  102  Alloctr  103  Proc 1871 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 97
Partition 2, Fillers with Violations = 59
Partition 3, Fillers with Violations = 60
Partition 4, Fillers with Violations = 40
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used  -13  Alloctr  -13  Proc    0 
[End Removing Filler Cells] Total (MB): Used   89  Alloctr   90  Proc 1871 
Updating the database ...
Delete xofiller!DECAP3HDLL!x1033200y170800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x1352400y170800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2192400y170800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2534000y170800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2662800y170800 due to Short violation
Delete xofiller!DECAP5HDLL!x742000y215600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2438800y215600 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x2013200y260400 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2069200y260400 due to Short violation
Delete xofiller!DECAP5HDLL!x2640400y305200 due to Short violation
Delete xofiller!DECAP3HDLL!x2668400y305200 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x652400y350000 due to Short violation
Delete xofiller!DECAP5HDLL!x999600y350000 due to Short violation
Delete xofiller!DECAP7HDLL!x1150800y350000 due to Short violation
Delete xofiller!DECAP7HDLL!x2539600y350000 due to Short violation
Delete xofiller!DECAP5HDLL!x870800y394800 due to Short violation
Delete xofiller!DECAP3HDLL!x898800y394800 due to Short violation
Delete xofiller!DECAP3HDLL!x1565200y439600 due to Short violation
Delete xofiller!DECAP3HDLL!x1582000y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2438800y439600 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x2724400y439600 due to Short violation
Delete xofiller!DECAP10HDLL!x630000y529200 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x792400y574000 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x2203600y574000 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x764400y618800 due to Short violation
Delete xofiller!DECAP3HDLL!x792400y618800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1061200y618800 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x574000y663600 due to Short violation
Delete xofiller!DECAP7HDLL!x630000y663600 due to Short violation
Delete xofiller!DECAP5HDLL!x725200y663600 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2119600y663600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2506000y663600 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x154000y708400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x193200y708400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x310800y708400 due to Short violation
Delete xofiller!DECAP5HDLL!x478800y708400 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1106000y708400 due to Short violation
Delete xofiller!DECAP3HDLL!x2080400y708400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x478800y753200 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x1005200y753200 due to Short violation
Delete xofiller!DECAP5HDLL!x1044400y753200 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x126000y798000 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x434000y798000 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x775600y798000 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x2433200y798000 due to Short violation
Delete xofiller!DECAP5HDLL!x355600y842800 due to Short violation
Delete xofiller!DECAP7HDLL!x551600y842800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x607600y842800 due to Short violation
Delete xofiller!DECAP5HDLL!x1520400y842800 due to Short violation
Delete xofiller!DECAP5HDLL!x126000y887600 due to Short violation
Reporting for the first 50 deleted cells
Deleted 256 cell instances
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master FEED25HDLL has site hd
master FEED15HDLL has site hd
master FEED10HDLL has site hd
master FEED7HDLL has site hd
master FEED5HDLL has site hd
master FEED3HDLL has site hd
master FEED2HDLL has site hd
master FEED1HDLL has site hd
 Use site hd (5600)
INFO:: process regular filler master min-vth type: 
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1816 total shapes.
Layer MET2: cached 0 shapes out of 9812 total shapes.
Cached 118 vias out of 19712 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): FEED25HDLL (25 x 1), FEED15HDLL (15 x 1), FEED10HDLL (10 x 1), FEED7HDLL (7 x 1), FEED5HDLL (5 x 1), FEED3HDLL (3 x 1), FEED2HDLL (2 x 1), FEED1HDLL (1 x 1), 
        10% complete ...
        30% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
Regular Filler Insertion Complete
... 3 of regular filler FEED25HDLL inserted
... 9 of regular filler FEED15HDLL inserted
... 31 of regular filler FEED10HDLL inserted
... 45 of regular filler FEED7HDLL inserted
... 66 of regular filler FEED5HDLL inserted
... 211 of regular filler FEED3HDLL inserted
... 131 of regular filler FEED2HDLL inserted
... 341 of regular filler FEED1HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:33:53 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2711/3548
Ground net VSS                2711/3548
--------------------------------------------------------------------------------
Information: connections of 1674 power/ground pin(s) are created or changed.

************************

running check_legality

PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1816 total shapes.
Layer MET2: cached 0 shapes out of 9812 total shapes.
Cached 118 vias out of 19712 total vias.

check_legality for block design radiation_sensor_digital_top ... 
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design radiation_sensor_digital_top succeeded!


check_legality succeeded.

**************************

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end 
Warning: of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042) (B [m 
         [33mWarning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
(B[m
[33mWarning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 1871 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,292.32,289.52)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   78  Alloctr   78  Proc 1871 
Net statistics:
Total number of nets     = 2642
Number of nets to route  = 0
2642 nets are fully connected,
 of which 2642 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   79  Proc 1871 
Average gCell capacity  1.45     on layer (1)    MET1
Average gCell capacity  7.73     on layer (2)    MET2
Average gCell capacity  7.77     on layer (3)    MET3
Average gCell capacity  7.73     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.05  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.05  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 25350
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 1871 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   80  Proc 1871 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   79  Alloctr   80  Proc 1871 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  111  Alloctr  112  Proc 1871 
Initial. Routing result:
Initial. Both Dirs: Overflow =    18 Max = 2 GRCs =    25 (0.30%)
Initial. H routing: Overflow =     9 Max = 2 (GRCs =  1) GRCs =    15 (0.36%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    10 (0.24%)
Initial. MET1       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     5 (0.12%)
Initial. MET3       Overflow =     5 Max = 2 (GRCs =  1) GRCs =    10 (0.24%)
Initial. MET4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.12%)
Initial. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12D_R count = 0
Initial. Via VIA23D_R count = 0
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  111  Alloctr  112  Proc 1871 
phase1. Routing result:
phase1. Both Dirs: Overflow =    18 Max = 2 GRCs =    25 (0.30%)
phase1. H routing: Overflow =     9 Max = 2 (GRCs =  1) GRCs =    15 (0.36%)
phase1. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    10 (0.24%)
phase1. MET1       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     5 (0.12%)
phase1. MET3       Overflow =     5 Max = 2 (GRCs =  1) GRCs =    10 (0.24%)
phase1. MET4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.12%)
phase1. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12D_R count = 0
phase1. Via VIA23D_R count = 0
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  111  Alloctr  112  Proc 1871 
phase2. Routing result:
phase2. Both Dirs: Overflow =    18 Max = 2 GRCs =    25 (0.30%)
phase2. H routing: Overflow =     9 Max = 2 (GRCs =  1) GRCs =    15 (0.36%)
phase2. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    10 (0.24%)
phase2. MET1       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     5 (0.12%)
phase2. MET3       Overflow =     5 Max = 2 (GRCs =  1) GRCs =    10 (0.24%)
phase2. MET4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.12%)
phase2. METTP      Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12D_R count = 0
phase2. Via VIA23D_R count = 0
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  111  Alloctr  112  Proc 1871 

Congestion utilization per direction:
Average vertical track utilization   = 19.91 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 23.74 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  111  Proc 1871 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  111  Proc 1871 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  109  Alloctr  110  Proc 1871 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   73  Alloctr   74  Proc 1871 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  103  Proc 1871 
Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   0
Routed  8/49 Partitions, Violations =   0
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  0
Routed  20/49 Partitions, Violations =  0
Routed  21/49 Partitions, Violations =  0
Routed  22/49 Partitions, Violations =  0
Routed  23/49 Partitions, Violations =  0
Routed  24/49 Partitions, Violations =  0
Routed  25/49 Partitions, Violations =  0
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  0
Routed  32/49 Partitions, Violations =  0
Routed  33/49 Partitions, Violations =  0
Routed  34/49 Partitions, Violations =  0
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   45  Alloctr   46  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  120  Proc 1871 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   73  Alloctr   74  Proc 1871 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   73  Alloctr   74  Proc 1871 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    81764 micron
Total Number of Contacts =             18798
Total Number of Wires =                18455
Total Number of PtConns =              1151
Total Number of Routed Wires =       18455
Total Routed Wire Length =           81404 micron
Total Number of Routed Contacts =       18798
        Layer              MET1 :       1336 micron
        Layer              MET2 :      27045 micron
        Layer              MET3 :      37343 micron
        Layer              MET4 :      15350 micron
        Layer             METTP :        691 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          8
        Via        VIA4TD_R_1x2 :         80
        Via   VIA4TD_R(rot)_2x1 :         10
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         17
        Via            VIA34D_R :         14
        Via        VIA34D_R_2x1 :       1458
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_1x2 :        401
        Via               VIA23 :         37
        Via            VIA23D_R :        396
        Via         VIA2_CH1_hd :        786
        Via         VIA2_CH2_so :        284
        Via         VIA2_CH2_eo :         23
        Via         VIA2_CV1_hd :         34
        Via       VIA2_CV1e_beo :       4306
        Via       VIA2_CH2s_beo :       1724
        Via         VIA2_CV1_so :        915
        Via         VIA2_CV1_eo :         21
        Via               VIA12 :         28
        Via            VIA12D_R :        268
        Via       VIA12D_R(rot) :          1
        Via            VIA12D_A :        187
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1234
        Via         VIA1_CV1_eo :        290
        Via         VIA1_CH2_so :         86
        Via       VIA1_CH2m2_eo :         88
        Via        VIA1_CH1_so2 :         20
        Via       VIA1_CV1m2_eo :        154
        Via         VIA1_CV1_hd :       1070
        Via         VIA1_CH2_hd :        200
        Via       VIA1_CV1e_beo :       2604
        Via       VIA1_CH1m2_eo :        758
        Via       VIA1_CH2s_beo :       1244
        Via     VIA1_CH2_so_hd2 :         39
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.33% (17920 / 18798 vias)
 
    Layer VIA1       = 94.44% (7817   / 8277    vias)
        Weight 20    = 46.49% (3848    vias)
        Weight 17    = 13.72% (1136    vias)
        Weight 13    =  4.28% (354     vias)
        Weight 10    = 15.95% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.40% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.56% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8130   / 8526    vias)
        Weight 20    = 70.72% (6030    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.98% (17855 / 18798 vias)
 
    Layer VIA1       = 94.10% (7789   / 8277    vias)
    Layer VIA2       = 94.92% (8093   / 8526    vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 95.33% (17920 / 18798 vias)
 
    Layer VIA1       = 94.44% (7817   / 8277    vias)
        Weight 20    = 46.49% (3848    vias)
        Weight 17    = 13.72% (1136    vias)
        Weight 13    =  4.28% (354     vias)
        Weight 10    = 15.95% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.40% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.56% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8130   / 8526    vias)
        Weight 20    = 70.72% (6030    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2642
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...


Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA4T's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPse_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_nw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2ne_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_se_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPnw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2se_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPsw_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2nw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_sw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_ne_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_se_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1se_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2sw_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1nw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_nw_TOS_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_sw_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH1s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_ne_TOS_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1sw_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV2w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH1n_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CH2n_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3ne_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATPne_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CV1e_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA1_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIATP_CV2e_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA3_CH2s_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot90's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot180's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_CV1w_beo_tmpFixRot270's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot90's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot180's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA2_beo_tmpFixRot270's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0


Start checking for open nets ... 

Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2642 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   76  Alloctr   77  Proc 1871 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  122  Alloctr  123  Proc 1871 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  122  Alloctr  123  Proc 1871 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    81764 micron
Total Number of Contacts =             18798
Total Number of Wires =                18455
Total Number of PtConns =              1151
Total Number of Routed Wires =       18455
Total Routed Wire Length =           81404 micron
Total Number of Routed Contacts =       18798
        Layer              MET1 :       1336 micron
        Layer              MET2 :      27045 micron
        Layer              MET3 :      37343 micron
        Layer              MET4 :      15350 micron
        Layer             METTP :        691 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          8
        Via   VIA4TD_R(rot)_2x1 :         10
        Via        VIA4TD_R_1x2 :         80
        Via        VIA4TD_R_2x1 :         17
        Via   VIA4TD_R(rot)_1x2 :          5
        Via            VIA34D_R :         14
        Via        VIA34D_R_2x1 :       1458
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_1x2 :        401
        Via               VIA23 :         37
        Via            VIA23D_R :        396
        Via         VIA2_CH1_hd :        786
        Via         VIA2_CH2_so :        284
        Via         VIA2_CH2_eo :         23
        Via         VIA2_CV1_hd :         34
        Via       VIA2_CV1e_beo :       4306
        Via       VIA2_CH2s_beo :       1724
        Via         VIA2_CV1_so :        915
        Via         VIA2_CV1_eo :         21
        Via               VIA12 :         28
        Via            VIA12D_R :        268
        Via       VIA12D_R(rot) :          1
        Via            VIA12D_A :        187
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1234
        Via         VIA1_CV1_eo :        290
        Via         VIA1_CH2_so :         86
        Via       VIA1_CH2m2_eo :         88
        Via        VIA1_CH1_so2 :         20
        Via       VIA1_CV1m2_eo :        154
        Via         VIA1_CV1_hd :       1070
        Via         VIA1_CH2_hd :        200
        Via       VIA1_CV1e_beo :       2604
        Via       VIA1_CH1m2_eo :        758
        Via       VIA1_CH2s_beo :       1244
        Via     VIA1_CH2_so_hd2 :         39
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.33% (17920 / 18798 vias)
 
    Layer VIA1       = 94.44% (7817   / 8277    vias)
        Weight 20    = 46.49% (3848    vias)
        Weight 17    = 13.72% (1136    vias)
        Weight 13    =  4.28% (354     vias)
        Weight 10    = 15.95% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.40% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.56% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8130   / 8526    vias)
        Weight 20    = 70.72% (6030    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.98% (17855 / 18798 vias)
 
    Layer VIA1       = 94.10% (7789   / 8277    vias)
    Layer VIA2       = 94.92% (8093   / 8526    vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
 
  The optimized via conversion rate based on total routed via count = 95.33% (17920 / 18798 vias)
 
    Layer VIA1       = 94.44% (7817   / 8277    vias)
        Weight 20    = 46.49% (3848    vias)
        Weight 17    = 13.72% (1136    vias)
        Weight 13    =  4.28% (354     vias)
        Weight 10    = 15.95% (1320    vias)
        Weight 7     =  0.24% (20      vias)
        Weight 5     = 13.40% (1109    vias)
        Weight 2     =  0.34% (28      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.56% (460     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.36% (8130   / 8526    vias)
        Weight 20    = 70.72% (6030    vias)
        Weight 17    =  0.52% (44      vias)
        Weight 13    =  9.22% (786     vias)
        Weight 10    = 14.06% (1199    vias)
        Weight 5     =  0.40% (34      vias)
        Weight 2     =  0.43% (37      vias)
        Un-optimized =  4.64% (396     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 99.25% (1861   / 1875    vias)
        Weight 1     = 99.25% (1861    vias)
        Un-optimized =  0.75% (14      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 93.33% (112    / 120     vias)
        Weight 1     = 93.33% (112     vias)
        Un-optimized =  6.67% (8       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2642, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Saving block 'dlib:design/pnr_finishing.design'
Information: Saving 'dlib:design/pnr_finishing.design' to 'dlib:design/pnr_icv_in_design.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_icv_in_design.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mICV in-design(B[m

Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_icv_in_design.design
Design 'radiation_sensor_digital_top' was successfully linked.
Begin building search trees for block dlib:design/pnr_icv_in_design.design
Done building search trees for block dlib:design/pnr_icv_in_design.design (time 0s)

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/signoff_check_drc.log
Overall engine Time=0:00:27 Highest command Mem=621.457 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

TrackFill Flow: Creating init setup...
TrackFill Flow: Creating init setup... done.
Creating track fill shapes by skipping 1 track between signal and fill shapes for layers: MET1 
Creating track fill shapes on all tracks for layers: MET2 MET3 MET4 METTP METTPL 
TrackFill Flow: Default parameters written to file: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/track_fill_params.rh
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
...............................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/icv_run_1/tech.tf



Total icv runtime = Overall engine Time=0:00:21 Highest command Mem=568.402  

Info: Starting compress metal fill stage.

Info: compress metal fill finished successfully : 0 seconds

Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
................................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/signoff_check_drc.log
Overall engine Time=0:00:28 Highest command Mem=594.811 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Loading cell instances...
Number of Standard Cells: 3548
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 36
Number of VDD Vias: 456
Number of VDD Terminals: 1
Number of VSS Wires: 36
Number of VSS Vias: 451
Number of VSS Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Routing objects of clock nets will be honored.
Command check_pg_drc started  at Tue Jul 13 15:35:28 2021
Command check_pg_drc finished at Tue Jul 13 15:35:28 2021
CPU usage for check_pg_drc: 0.66 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.66 seconds ( 0.00 hours)
No errors found.
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3   Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End       Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init        Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2642.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating pins is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Information: Corner virtual_scenario_bc: no PVT mismatches. (PVT-032)
Information: Corner virtual_scenario: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_icv_in_design.design'. (TIM-125)
Information: Design design has 2642 nets, 0 global routed, 2640 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : floating
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 2640 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2640, routed nets = 2640, across physical hierarchy nets = 0, parasitics cached nets = 2640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:35:31 2021
****************************************

  Startpoint: clk_r_REG28_S14 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG28_S14/C (DFRRQHDX2)                    0.00      0.00 r
  clk_r_REG28_S14/Q (DFRRQHDX2)                    2.34      2.34 r
  lm_out (out)                                     0.01      2.35 r
  data arrival time                                          2.35

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -2.35
  ------------------------------------------------------------------------
  slack (MET)                                                2.65


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:35:31 2021
****************************************
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.86e+08 pW ( 66.9%)
  Net Switching Power    = 9.17e+07 pW ( 33.1%)
Total Dynamic Power      = 2.77e+08 pW (100.0%)

Cell Leakage Power       = 6.00e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               6.76e+01               6.76e+01    (  0.0%)      
clock_network             1.75e+08               8.18e+07               4.31e+04               2.57e+08    ( 92.3%)      
register                  3.46e+06               2.02e+06               3.32e+05               5.81e+06    (  2.1%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             7.31e+06               7.94e+06               2.25e+05               1.55e+07    (  5.6%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.86e+08 pW            9.17e+07 pW            6.00e+05 pW            2.78e+08 pW
Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Information: Saving 'dlib:design/pnr_icv_in_design.design' to 'dlib:design/pnr_write_data.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_write_data.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mWrite Data(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_write_data.design
Design 'radiation_sensor_digital_top' was successfully linked.
 Information: Using name rules 'verilog'.
 Information: 1372 objects (0 ports, 0 bus ports, 989 cells, 349 nets & 34 bus nets) changed in design 'design'.
****************************************
Report : Data Mismatches
Version: P-2019.03
Date   : Tue Jul 13 15:35:33 2021
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 59
TRACKS                         : 12
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 3548
PINS                           : 47
PINPROPERTIES                  : 45
FILLS                          : 5956
SPECIALNETS                    : 867
NETS                           : 2639
blockage_as_zero_spacing  false


blockage_as_zero_spacing  false
0 41:10:-1:-1:0  41:10
0 18:5:-1:-1:0  18:5
0 56:5:-1:-1:0  56:5
0 3:14:-1:-1:0  3:14
0 35:10:-1:-1:0  35:10
0 35:9:-1:-1:0  35:9
0 3:15:-1:-1:0  3:15
0 18:9:-1:-1:0  18:9
0 50:10:-1:-1:0  50:10
0 35:15:-1:-1:0  35:15
0 27:5:-1:-1:0  27:5
0 32:5:-1:-1:0  32:5
0 18:10:-1:-1:0  18:10
0 50:15:-1:-1:0  50:15
0 102:3:-1:-1:0  102:3
0 33:10:-1:-1:0  33:10
0 2:5:-1:-1:0  2:5
0 18:15:-1:-1:0  18:15
0 19:5:-1:-1:0  19:5
0 102:5:-1:-1:0  102:5
0 13:14:-1:-1:0  13:14
0 13:15:-1:-1:0  13:15
0 73:10:-1:-1:0  73:10
0 28:1:-1:-1:0  28:1
0 78:5:-1:-1:0  78:5
0 33:15:-1:-1:0  33:15
0 1:21:-1:-1:0  1:21
0 28:2:-1:-1:0  28:2
0 1:22:-1:-1:0  1:22
0 160:*:-1:-1:0  230:0
0 28:3:-1:-1:0  28:3
0 50:1:-1:-1:0  50:1
0 1:23:-1:-1:0  1:23
0 28:4:-1:-1:0  28:4
0 50:2:-1:-1:0  50:2
0 83:4:-1:-1:0  83:4
0 33:1:-1:-1:0  33:1
0 28:5:-1:-1:0  28:5
0 50:3:-1:-1:0  50:3
0 33:2:-1:-1:0  33:2
0 1:25:-1:-1:0  1:25
0 16:1:-1:-1:0  16:1
0 16:10:-1:-1:0  16:10
0 50:4:-1:-1:0  50:4
0 33:3:-1:-1:0  33:3
0 1:26:-1:-1:0  1:26
0 16:2:-1:-1:0  16:2
0 50:5:-1:-1:0  50:5
0 33:4:-1:-1:0  33:4
0 1:27:-1:-1:0  1:27
0 16:3:-1:-1:0  16:3
0 33:5:-1:-1:0  33:5
0 1:28:-1:-1:0  1:28
0 16:4:-1:-1:0  16:4
0 28:9:-1:-1:0  28:9
0 3:1:-1:-1:0  3:1
0 16:5:-1:-1:0  16:5
0 31:10:-1:-1:0  31:10
0 16:15:-1:-1:0  16:15
0 50:9:-1:-1:0  50:9
0 33:9:-1:-1:0  33:9
0 16:9:-1:-1:0  16:9
0 31:15:-1:-1:0  31:15
0 255:*:-1:-1:0  190:0
0 -1:*:4:-1:0  190:0
0 20:10:-1:-1:0  20:10
0 96:5:-1:-1:0  96:5
0 40:10:-1:-1:0  40:10
0 13:1:-1:-1:0  13:1
0 13:3:-1:-1:0  13:3
0 29:5:-1:-1:0  29:5
0 128:5:-1:-1:0  330:5
0 13:4:-1:-1:0  13:4
0 13:5:-1:-1:0  13:5
0 51:5:-1:-1:0  51:5
0 28:10:-1:-1:0  28:10
0 74:10:-1:-1:0  74:10
0 20:19:-1:-1:0  20:19
0 20:20:-1:-1:0  20:20
0 17:5:-1:-1:0  17:5
0 100:5:-1:-1:0  100:5
0 28:15:-1:-1:0  28:15
0 20:24:-1:-1:0  20:24
0 121:5:-1:-1:0  191:5
0 122:*:-1:-1:0  207:0
0 123:*:-1:-1:0  298:0
0 31:1:-1:-1:0  31:1
0 124:*:-1:-1:0  309:0
0 31:2:-1:-1:0  31:2
0 31:3:-1:-1:0  31:3
0 31:4:-1:-1:0  31:4
0 31:5:-1:-1:0  31:5
0 35:1:-1:-1:0  35:1
0 129:5:-1:-1:0  380:5
0 18:1:-1:-1:0  18:1
0 35:3:-1:-1:0  35:3
0 18:2:-1:-1:0  18:2
0 35:4:-1:-1:0  35:4
0 18:3:-1:-1:0  18:3
0 31:9:-1:-1:0  31:9
0 35:5:-1:-1:0  35:5
0 18:4:-1:-1:0  18:4
2 13:0:-1:-1:0  13:3
2 16:0:-1:-1:0  16:3
2 18:0:-1:-1:0  18:3
2 28:0:-1:-1:0  28:3
2 31:0:-1:-1:0  31:3
2 33:0:-1:-1:0  33:3
2 35:0:-1:-1:0  35:3
2 50:0:-1:-1:0  50:3


Information: Saving block 'dlib:design/pnr_write_data.design'
Information: Saving 'dlib:design/pnr_write_data.design' to 'dlib:design/pnr_out.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Closing all libraries...
[36m
Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CHF-009         Warning             0              1            0
CHF-073         Warning             0              1            0
CTS-037     Information             0             34            0
CTS-038         Warning             0              7            0
CTS-101     Information             0             10            0
CTS-103     Information             0             12            0
CTS-104     Information             0             20            0
CTS-105     Information             0              2            0
CTS-106     Information            50             43            0
CTS-107     Information             0             10            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0             10           32
DCHK-104    Information             0              3            0
DCHK-105        Warning             0             46            0
DES-028     Information             0              8            0
LNK-040     Information             0              1            0
NDM-099     Information             0              4            0
NDMUI-092       Warning             0              6            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0             29            0
NEX-017     Information             0             58            0
NEX-022     Information             0             33            0
NEX-024     Information             0             16            0
NEX-028     Information             0              3            0
NEX-030     Information             0              3            0
OPT-055     Information             0              7            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              5            0
POW-011         Warning            10             10            7
POW-024     Information            10             10            4
POW-046         Warning            10             10         6142
POW-052     Information            10             10            4
POW-069         Warning            10             10           29
POW-073     Information            10              1            0
PVT-032     Information             0              2            6
ROPT-002        Warning             0              2            0
RT-048      Information             0              2            0
TIM-111     Information             0             43            0
TIM-112     Information             0             43            0
TIM-119     Information             0              7            0
TIM-120     Information             0              7            0
TIM-121     Information             0              3            0
TIM-123     Information             0             27            0
TIM-125     Information             0             45            0
TIM-126     Information             0              7            0
TIM-127     Information             0              7            0
TIM-204         Warning             0              3            0
UIC-058         Warning             0              6            0
ZRT-026         Warning             0             74            0
ZRT-042         Warning             0          11582            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             44            0
ZRT-543         Warning             0              7            0
ZRT-559     Information             0             19            0
ZRT-585     Information             0              1            0
ZRT-586         Warning             0              2            0
ZRT-613     Information             0             21            0

Diagnostics summary: 11768 warnings, 623 informationals
(B[m
[32mScript finished successfully(B[m
Information: 7 out of 17 POW-011 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-024 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 6142 out of 6152 POW-046 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-052 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 29 out of 39 POW-069 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Maximum memory usage for this session: 769.05 MB
CPU usage for this session:    257 seconds (  0.07 hours)
Elapsed time for this session:    348 seconds (  0.10 hours)
Thank you for using IC Compiler II.

