$date
	Fri Jul 20 08:39:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EXTEND_tb $end
$var wire 32 ! O [31:0] $end
$var reg 16 " A [15:0] $end
$var reg 1 # S $end
$scope module extend $end
$var wire 16 $ A [15:0] $end
$var wire 1 # S $end
$var wire 32 % O [31:0] $end
$upscope $end
$upscope $end
$scope module EXTEND_tb $end
$scope module extend $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111110000 %
b1111111111110000 $
0#
b1111111111110000 "
b1111111111110000 !
$end
#1
b111111110000 !
b111111110000 %
b111111110000 "
b111111110000 $
#2
1#
b11111111111111111111111111110000 !
b11111111111111111111111111110000 %
b1111111111110000 "
b1111111111110000 $
#3
b111111110000 !
b111111110000 %
b111111110000 "
b111111110000 $
