# 2021 iThome 鐵人賽 自我挑戰組
## Verilog 寫不好就 very lag
#### 從零開始學習Verilog
## 文章
- [[Day01] 概述](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay01%5D%20%E6%A6%82%E8%BF%B0.md)
- [[Day02] Verilog 基本簡介](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay02%5D%20Verilog%20%E5%9F%BA%E6%9C%AC%E7%B0%A1%E4%BB%8B.md)
- [[Day03] Verilog 資料型態(上)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay03%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8A).md)
- [[Day04] Verilog 資料型態(下)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay04%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8B).md)
- [[Day05] Gate Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay05%5D%20Gate%20Level.md)
- [[Day06] Dataflow Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay06%5D%20Dataflow%20Level.md)
- [[Day07] Behavior Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay07%5D%20Behavior%20Level.md)
- [[Day08] for迴圈在硬體的使用及該注意的那些事](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay08%5D%20for%E8%BF%B4%E5%9C%88%E5%9C%A8%E7%A1%AC%E9%AB%94%E7%9A%84%E4%BD%BF%E7%94%A8%E5%8F%8A%E8%A9%B2%E6%B3%A8%E6%84%8F%E7%9A%84%E9%82%A3%E4%BA%9B%E4%BA%8B.md)
- [[Day09] Blocking & Non-Blocking的差異](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay09%5D%20Blocking%20%26%20Non-Blocking%E7%9A%84%E5%B7%AE%E7%95%B0.md)
- [[Day10] 模組化及引用模組](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay10%5D%20%E6%A8%A1%E7%B5%84%E5%8C%96%E5%8F%8A%E5%BC%95%E7%94%A8%E6%A8%A1%E7%B5%84.md)
- [[Day11] Function & Task](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay11%5D%20Function%20%26%20Task.md)
- [[Day12] Latch的生成條件以及如何避免(上)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay12%5D%20Latch%E7%9A%84%E7%94%9F%E6%88%90%E6%A2%9D%E4%BB%B6%E4%BB%A5%E5%8F%8A%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D(%E4%B8%8A).md)
- [[Day13] Latch的生成條件以及如何避免(下)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay13%5D%20Latch%E7%9A%84%E7%94%9F%E6%88%90%E6%A2%9D%E4%BB%B6%E4%BB%A5%E5%8F%8A%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D(%E4%B8%8B).md)
- [[Day14] verilog中的可綜合語句](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay14%5D%20verilog%E4%B8%AD%E7%9A%84%E5%8F%AF%E7%B6%9C%E5%90%88%E8%AA%9E%E5%8F%A5.md)
- [[Day15] 狀態機的撰寫](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay15%5D%20%E7%8B%80%E6%85%8B%E6%A9%9F%E7%9A%84%E6%92%B0%E5%AF%AB.md)
- [[Day16] TestBench的撰寫技巧](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay16%5D%20TestBench%E7%9A%84%E6%92%B0%E5%AF%AB%E6%8A%80%E5%B7%A7.md)
- [[Day17] Uart_TX 狀態機的實現](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay17%5D%20Uart_TX%20%E7%8B%80%E6%85%8B%E6%A9%9F%E7%9A%84%E5%AF%A6%E7%8F%BE.md)
