Module: program_counter
Clock Signal: clk
Input: clk (width: 1)
Input: cur_pc (width: 32)
Input: rst (width: 1)
Output: next_pc (width: 32)
Sensitive: clk
Reg: next_pc
Wire: _0_
Wire: _1_
Operator: Plus
Operator: Cond
