module jktest();
reg j,k,clk,clear;
wire a;
jkffpos j1(j,k,a,clk,clear);
initial
begin// sending inputs to the design
clk=0;clear=1;j=0;k=0;
#2 clear=0;
#4 clear=1;j=0;k=0;
#1 j=1;k=1;
#8 j=0;
#4 j=1;k=0;
#4 j=0;
end
initial// clock generation
forever
#2 clk=~clk;
endmodule
