============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Wed Jul 10 14:45:19 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  4.153649s wall, 3.156250s user + 0.234375s system = 3.390625s CPU (81.6%)

RUN-1004 : used memory is 504 MB, reserved memory is 469 MB, peak memory is 534 MB
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(77)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(78)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  1.663001s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (42.3%)

RUN-1004 : used memory is 535 MB, reserved memory is 498 MB, peak memory is 557 MB
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.802359s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 603 MB, reserved memory is 543 MB, peak memory is 619 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.316586s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (3.8%)

RUN-1004 : used memory is 603 MB, reserved memory is 543 MB, peak memory is 619 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.815908s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 607 MB, reserved memory is 543 MB, peak memory is 625 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.348864s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 543 MB, peak memory is 625 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/fifo_fsm.sv
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  1.448224s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (56.1%)

RUN-1004 : used memory is 620 MB, reserved memory is 555 MB, peak memory is 644 MB
