
STM32F412_TEST_LVGL_SD_V4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019ff8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002c168  0801a1c8  0801a1c8  0001b1c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08046330  08046330  000481dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08046330  08046330  00047330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08046338  08046338  000481dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08046338  08046338  00047338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  08046344  08046344  00047344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08046350  00048000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dbc8  200001dc  0804652c  000481dc  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  2000dda4  0804652c  00048da4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000481dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00047c6f  00000000  00000000  0004820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008afd  00000000  00000000  0008fe7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002af8  00000000  00000000  00098978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000020e9  00000000  00000000  0009b470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a209  00000000  00000000  0009d559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00080195  00000000  00000000  000d7762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff9aa  00000000  00000000  001578f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002572a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc3c  00000000  00000000  002572e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00263f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801a1b0 	.word	0x0801a1b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0801a1b0 	.word	0x0801a1b0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <delay_init>:
#include "delay.h"

void delay_init(){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);  // TIM2
 8001064:	4802      	ldr	r0, [pc, #8]	@ (8001070 <delay_init+0x10>)
 8001066:	f00a f8bd 	bl	800b1e4 <HAL_TIM_Base_Start>
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000874 	.word	0x20000874

08001074 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <MX_DMA_Init+0x6c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <MX_DMA_Init+0x6c>)
 8001084:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_DMA_Init+0x6c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2105      	movs	r1, #5
 800109a:	203a      	movs	r0, #58	@ 0x3a
 800109c:	f006 fd36 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010a0:	203a      	movs	r0, #58	@ 0x3a
 80010a2:	f006 fd4f 	bl	8007b44 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2106      	movs	r1, #6
 80010aa:	203b      	movs	r0, #59	@ 0x3b
 80010ac:	f006 fd2e 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010b0:	203b      	movs	r0, #59	@ 0x3b
 80010b2:	f006 fd47 	bl	8007b44 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2105      	movs	r1, #5
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f006 fd26 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f006 fd3f 	bl	8007b44 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 6, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2106      	movs	r1, #6
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f006 fd1e 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f006 fd37 	bl	8007b44 <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800

080010e4 <init_crc_table>:

// CRC32
static uint32_t crc_table[256];

// CRC32
void init_crc_table(void) {
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 256; i++) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	e01e      	b.n	800112e <init_crc_table+0x4a>
        uint32_t crc = i;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	60bb      	str	r3, [r7, #8]
        for (uint32_t j = 0; j < 8; j++) {
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	e00e      	b.n	8001118 <init_crc_table+0x34>
            crc = (crc >> 1) ^ ((crc & 1) ? 0xEDB88320 : 0);
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	085b      	lsrs	r3, r3, #1
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	f002 0201 	and.w	r2, r2, #1
 8001104:	2a00      	cmp	r2, #0
 8001106:	d001      	beq.n	800110c <init_crc_table+0x28>
 8001108:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <init_crc_table+0x60>)
 800110a:	e000      	b.n	800110e <init_crc_table+0x2a>
 800110c:	2200      	movs	r2, #0
 800110e:	4053      	eors	r3, r2
 8001110:	60bb      	str	r3, [r7, #8]
        for (uint32_t j = 0; j < 8; j++) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3301      	adds	r3, #1
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b07      	cmp	r3, #7
 800111c:	d9ed      	bls.n	80010fa <init_crc_table+0x16>
        }
        crc_table[i] = crc;
 800111e:	490a      	ldr	r1, [pc, #40]	@ (8001148 <init_crc_table+0x64>)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	68ba      	ldr	r2, [r7, #8]
 8001124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint32_t i = 0; i < 256; i++) {
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	3301      	adds	r3, #1
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2bff      	cmp	r3, #255	@ 0xff
 8001132:	d9dd      	bls.n	80010f0 <init_crc_table+0xc>
    }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	edb88320 	.word	0xedb88320
 8001148:	200001f8 	.word	0x200001f8

0800114c <calculate_crc32>:
 *
 * @param data 
 * @param length 
 * @return CRC32
 */
uint32_t calculate_crc32(const uint8_t* data, uint32_t length) {
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	60fb      	str	r3, [r7, #12]
    
    for (uint32_t i = 0; i < length; i++) {
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	e010      	b.n	8001184 <calculate_crc32+0x38>
        crc = (crc >> 8) ^ crc_table[(crc & 0xFF) ^ data[i]];
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	0a1a      	lsrs	r2, r3, #8
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	4401      	add	r1, r0
 8001170:	7809      	ldrb	r1, [r1, #0]
 8001172:	404b      	eors	r3, r1
 8001174:	4909      	ldr	r1, [pc, #36]	@ (800119c <calculate_crc32+0x50>)
 8001176:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800117a:	4053      	eors	r3, r2
 800117c:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < length; i++) {
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	3301      	adds	r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68ba      	ldr	r2, [r7, #8]
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	d3ea      	bcc.n	8001162 <calculate_crc32+0x16>
    }
    
    return crc ^ 0xFFFFFFFF;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
}
 8001190:	4618      	mov	r0, r3
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	200001f8 	.word	0x200001f8

080011a0 <test_crc_algorithm>:
uint32_t calculateCRC32(uint8_t* data, uint32_t length) {
    return calculate_crc32(data, length);
}

// CRC
void test_crc_algorithm(void) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b09e      	sub	sp, #120	@ 0x78
 80011a4:	af00      	add	r7, sp, #0
    // "test data"
    uint8_t test_data[] = {'t', 'e', 's', 't', ' ', 'd', 'a', 't', 'a'};
 80011a6:	4a11      	ldr	r2, [pc, #68]	@ (80011ec <test_crc_algorithm+0x4c>)
 80011a8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80011ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80011ae:	c303      	stmia	r3!, {r0, r1}
 80011b0:	701a      	strb	r2, [r3, #0]
    uint32_t crc = calculate_crc32(test_data, sizeof(test_data));
 80011b2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80011b6:	2109      	movs	r1, #9
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff ffc7 	bl	800114c <calculate_crc32>
 80011be:	6778      	str	r0, [r7, #116]	@ 0x74
    
    uint8_t test_msg[100];
    sprintf((char*)test_msg, "=== CRC Algorithm Test ===\r\nTest data: \"test data\"\r\nCRC: 0x%08lX\r\n", crc);
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80011c4:	490a      	ldr	r1, [pc, #40]	@ (80011f0 <test_crc_algorithm+0x50>)
 80011c6:	4618      	mov	r0, r3
 80011c8:	f016 fb12 	bl	80177f0 <siprintf>
    HAL_UART_Transmit(&huart1, test_msg, strlen((char*)test_msg), 100);
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f86e 	bl	80002b0 <strlen>
 80011d4:	4603      	mov	r3, r0
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	1d39      	adds	r1, r7, #4
 80011da:	2364      	movs	r3, #100	@ 0x64
 80011dc:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <test_crc_algorithm+0x54>)
 80011de:	f00a fcd9 	bl	800bb94 <HAL_UART_Transmit>
}
 80011e2:	bf00      	nop
 80011e4:	3778      	adds	r7, #120	@ 0x78
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	0801a26c 	.word	0x0801a26c
 80011f0:	0801a228 	.word	0x0801a228
 80011f4:	200008bc 	.word	0x200008bc

080011f8 <vApplicationTickHook>:

/* Hook prototypes */
void vApplicationTickHook(void);

/* USER CODE BEGIN 3 */
void vApplicationTickHook(void) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0

	lv_tick_inc(1);
 80011fc:	2001      	movs	r0, #1
 80011fe:	f00c ff5f 	bl	800e0c0 <lv_tick_inc>
	/* This function will be called by each tick interrupt if
	 configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
	 added here, but the tick hook is called from an interrupt context, so
	 code must not attempt to block, and only the interrupt safe FreeRTOS API
	 functions can be used (those that end in FromISR()). */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  // /* creation of GPS_Task */
  // GPS_TaskHandle = osThreadNew(StartGPSTask, NULL, &GPS_Task_attributes);

  /* creation of HR_Task */
  HR_TaskHandle = osThreadNew(StartTaskHR, NULL, &HR_Task_attributes);
 800120c:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <MX_FREERTOS_Init+0x28>)
 800120e:	2100      	movs	r1, #0
 8001210:	4808      	ldr	r0, [pc, #32]	@ (8001234 <MX_FREERTOS_Init+0x2c>)
 8001212:	f011 f814 	bl	801223e <osThreadNew>
 8001216:	4603      	mov	r3, r0
 8001218:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <MX_FREERTOS_Init+0x30>)
 800121a:	6013      	str	r3, [r2, #0]

  // BLE KML
  BLE_KML_TaskHandle = osThreadNew(StartBLEKMLTask, NULL, &BLE_KML_Task_attributes);
 800121c:	4a07      	ldr	r2, [pc, #28]	@ (800123c <MX_FREERTOS_Init+0x34>)
 800121e:	2100      	movs	r1, #0
 8001220:	4807      	ldr	r0, [pc, #28]	@ (8001240 <MX_FREERTOS_Init+0x38>)
 8001222:	f011 f80c 	bl	801223e <osThreadNew>
 8001226:	4603      	mov	r3, r0
 8001228:	4a06      	ldr	r2, [pc, #24]	@ (8001244 <MX_FREERTOS_Init+0x3c>)
 800122a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	0801b2c0 	.word	0x0801b2c0
 8001234:	08001249 	.word	0x08001249
 8001238:	200005fc 	.word	0x200005fc
 800123c:	0801b2e4 	.word	0x0801b2e4
 8001240:	08001271 	.word	0x08001271
 8001244:	20000600 	.word	0x20000600

08001248 <StartTaskHR>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHR */
void StartTaskHR(void *argument)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHR */
//	while(Gh3x2xDemoInit()!=GH3X2X_RET_OK);
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001250:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001254:	4804      	ldr	r0, [pc, #16]	@ (8001268 <StartTaskHR+0x20>)
 8001256:	f007 fa36 	bl	80086c6 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 800125a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800125e:	f012 fdaf 	bl	8013dc0 <vTaskDelay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001262:	bf00      	nop
 8001264:	e7f4      	b.n	8001250 <StartTaskHR+0x8>
 8001266:	bf00      	nop
 8001268:	40020400 	.word	0x40020400
 800126c:	00000000 	.word	0x00000000

08001270 <StartBLEKMLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBLEKMLTask */
void StartBLEKMLTask(void *argument)
{
 8001270:	b5b0      	push	{r4, r5, r7, lr}
 8001272:	f5ad 5d8c 	sub.w	sp, sp, #4480	@ 0x1180
 8001276:	b084      	sub	sp, #16
 8001278:	af06      	add	r7, sp, #24
 800127a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800127e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001282:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartBLEKMLTask */
  FRESULT res;
  // 
  #define DECOMPRESS_BUFFER_SIZE 16384  // 16KB 
  
  const char* test_file = "0:/test.txt";
 8001284:	4bca      	ldr	r3, [pc, #808]	@ (80015b0 <StartBLEKMLTask+0x340>)
 8001286:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800128a:	f102 0204 	add.w	r2, r2, #4
 800128e:	6013      	str	r3, [r2, #0]
  const char* kml_dir = "0:/kml";
 8001290:	4bc8      	ldr	r3, [pc, #800]	@ (80015b4 <StartBLEKMLTask+0x344>)
 8001292:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8001296:	6013      	str	r3, [r2, #0]
  const char* compressed_file = "0:/kml/compressed_kml.bin";  // 
 8001298:	4bc7      	ldr	r3, [pc, #796]	@ (80015b8 <StartBLEKMLTask+0x348>)
 800129a:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800129e:	f102 021c 	add.w	r2, r2, #28
 80012a2:	6013      	str	r3, [r2, #0]
  
  // SDmain
  uint8_t wait_msg[] = "Waiting for SD init...\r\n";
 80012a4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80012a8:	f103 0318 	add.w	r3, r3, #24
 80012ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012b0:	4ac2      	ldr	r2, [pc, #776]	@ (80015bc <StartBLEKMLTask+0x34c>)
 80012b2:	461c      	mov	r4, r3
 80012b4:	4615      	mov	r5, r2
 80012b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012be:	c403      	stmia	r4!, {r0, r1}
 80012c0:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, wait_msg, strlen((char*)wait_msg), 100);
 80012c2:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 80012c6:	f103 030c 	add.w	r3, r3, #12
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7fe fff0 	bl	80002b0 <strlen>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	f507 5182 	add.w	r1, r7, #4160	@ 0x1040
 80012d8:	f101 010c 	add.w	r1, r1, #12
 80012dc:	2364      	movs	r3, #100	@ 0x64
 80012de:	48b8      	ldr	r0, [pc, #736]	@ (80015c0 <StartBLEKMLTask+0x350>)
 80012e0:	f00a fc58 	bl	800bb94 <HAL_UART_Transmit>
  vTaskDelay(pdMS_TO_TICKS(500));  // 
 80012e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012e8:	f012 fd6a 	bl	8013dc0 <vTaskDelay>

  // 
  uint8_t start_msg[] = "\r\n=== BLE KML Task Started ===\r\n";
 80012ec:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80012f0:	f103 0318 	add.w	r3, r3, #24
 80012f4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80012f8:	4ab2      	ldr	r2, [pc, #712]	@ (80015c4 <StartBLEKMLTask+0x354>)
 80012fa:	461c      	mov	r4, r3
 80012fc:	4615      	mov	r5, r2
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	682b      	ldr	r3, [r5, #0]
 8001308:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, start_msg, strlen((char*)start_msg), 100);
 800130a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800130e:	f103 0308 	add.w	r3, r3, #8
 8001312:	4618      	mov	r0, r3
 8001314:	f7fe ffcc 	bl	80002b0 <strlen>
 8001318:	4603      	mov	r3, r0
 800131a:	b29a      	uxth	r2, r3
 800131c:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8001320:	f101 0108 	add.w	r1, r1, #8
 8001324:	2364      	movs	r3, #100	@ 0x64
 8001326:	48a6      	ldr	r0, [pc, #664]	@ (80015c0 <StartBLEKMLTask+0x350>)
 8001328:	f00a fc34 	bl	800bb94 <HAL_UART_Transmit>
  
  // CRC32
  init_crc_table();
 800132c:	f7ff feda 	bl	80010e4 <init_crc_table>
  uint8_t crc_init_msg[] = "CRC32 table initialized\r\n";
 8001330:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001334:	f103 0318 	add.w	r3, r3, #24
 8001338:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800133c:	4aa2      	ldr	r2, [pc, #648]	@ (80015c8 <StartBLEKMLTask+0x358>)
 800133e:	461c      	mov	r4, r3
 8001340:	4615      	mov	r5, r2
 8001342:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001344:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001346:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800134a:	c403      	stmia	r4!, {r0, r1}
 800134c:	8022      	strh	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, crc_init_msg, strlen((char*)crc_init_msg), 100);
 800134e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001352:	f103 030c 	add.w	r3, r3, #12
 8001356:	4618      	mov	r0, r3
 8001358:	f7fe ffaa 	bl	80002b0 <strlen>
 800135c:	4603      	mov	r3, r0
 800135e:	b29a      	uxth	r2, r3
 8001360:	f507 5180 	add.w	r1, r7, #4096	@ 0x1000
 8001364:	f101 010c 	add.w	r1, r1, #12
 8001368:	2364      	movs	r3, #100	@ 0x64
 800136a:	4895      	ldr	r0, [pc, #596]	@ (80015c0 <StartBLEKMLTask+0x350>)
 800136c:	f00a fc12 	bl	800bb94 <HAL_UART_Transmit>
  
  // CRC
  test_crc_algorithm();
 8001370:	f7ff ff16 	bl	80011a0 <test_crc_algorithm>
  
  // 
  res = f_mount(&SDFatFS, "0:", 1);
 8001374:	2201      	movs	r2, #1
 8001376:	4995      	ldr	r1, [pc, #596]	@ (80015cc <StartBLEKMLTask+0x35c>)
 8001378:	4895      	ldr	r0, [pc, #596]	@ (80015d0 <StartBLEKMLTask+0x360>)
 800137a:	f00f fa6d 	bl	8010858 <f_mount>
 800137e:	4603      	mov	r3, r0
 8001380:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001384:	f102 021b 	add.w	r2, r2, #27
 8001388:	7013      	strb	r3, [r2, #0]
  uint8_t mount_msg[50];
  sprintf((char*)mount_msg, "f_mount result: %d\r\n", res);
 800138a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800138e:	f103 031b 	add.w	r3, r3, #27
 8001392:	781a      	ldrb	r2, [r3, #0]
 8001394:	f607 73d8 	addw	r3, r7, #4056	@ 0xfd8
 8001398:	498e      	ldr	r1, [pc, #568]	@ (80015d4 <StartBLEKMLTask+0x364>)
 800139a:	4618      	mov	r0, r3
 800139c:	f016 fa28 	bl	80177f0 <siprintf>
  HAL_UART_Transmit(&huart1, mount_msg, strlen((char*)mount_msg), 100);
 80013a0:	f607 73d8 	addw	r3, r7, #4056	@ 0xfd8
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7fe ff83 	bl	80002b0 <strlen>
 80013aa:	4603      	mov	r3, r0
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	f607 71d8 	addw	r1, r7, #4056	@ 0xfd8
 80013b2:	2364      	movs	r3, #100	@ 0x64
 80013b4:	4882      	ldr	r0, [pc, #520]	@ (80015c0 <StartBLEKMLTask+0x350>)
 80013b6:	f00a fbed 	bl	800bb94 <HAL_UART_Transmit>
  
  if (res != FR_OK) {
 80013ba:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80013be:	f103 031b 	add.w	r3, r3, #27
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d020      	beq.n	800140a <StartBLEKMLTask+0x19a>
    uint8_t msg[] = "SD mount FAILED! Cannot continue.\r\n";
 80013c8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80013cc:	f103 0318 	add.w	r3, r3, #24
 80013d0:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 80013d4:	4a80      	ldr	r2, [pc, #512]	@ (80015d8 <StartBLEKMLTask+0x368>)
 80013d6:	461c      	mov	r4, r3
 80013d8:	4615      	mov	r5, r2
 80013da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013e2:	682b      	ldr	r3, [r5, #0]
 80013e4:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80013e6:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe ff60 	bl	80002b0 <strlen>
 80013f0:	4603      	mov	r3, r0
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80013f8:	2364      	movs	r3, #100	@ 0x64
 80013fa:	4871      	ldr	r0, [pc, #452]	@ (80015c0 <StartBLEKMLTask+0x350>)
 80013fc:	f00a fbca 	bl	800bb94 <HAL_UART_Transmit>
    // 
    for(;;) { vTaskDelay(pdMS_TO_TICKS(1000)); }
 8001400:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001404:	f012 fcdc 	bl	8013dc0 <vTaskDelay>
 8001408:	e7fa      	b.n	8001400 <StartBLEKMLTask+0x190>
  }
  
  uint8_t msg1[] = "SD mounted OK\r\n";
 800140a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800140e:	f103 0318 	add.w	r3, r3, #24
 8001412:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001416:	4a71      	ldr	r2, [pc, #452]	@ (80015dc <StartBLEKMLTask+0x36c>)
 8001418:	461c      	mov	r4, r3
 800141a:	4613      	mov	r3, r2
 800141c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  HAL_UART_Transmit(&huart1, msg1, strlen((char*)msg1), 100);
 8001422:	f607 73c8 	addw	r3, r7, #4040	@ 0xfc8
 8001426:	4618      	mov	r0, r3
 8001428:	f7fe ff42 	bl	80002b0 <strlen>
 800142c:	4603      	mov	r3, r0
 800142e:	b29a      	uxth	r2, r3
 8001430:	f607 71c8 	addw	r1, r7, #4040	@ 0xfc8
 8001434:	2364      	movs	r3, #100	@ 0x64
 8001436:	4862      	ldr	r0, [pc, #392]	@ (80015c0 <StartBLEKMLTask+0x350>)
 8001438:	f00a fbac 	bl	800bb94 <HAL_UART_Transmit>

  // === 1test.txt ===
  uint8_t test_msg[] = "\r\n=== Test 1: Read test.txt ===\r\n";
 800143c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001440:	f103 0318 	add.w	r3, r3, #24
 8001444:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001448:	4a65      	ldr	r2, [pc, #404]	@ (80015e0 <StartBLEKMLTask+0x370>)
 800144a:	461c      	mov	r4, r3
 800144c:	4615      	mov	r5, r2
 800144e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001452:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001454:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001456:	682b      	ldr	r3, [r5, #0]
 8001458:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, test_msg, strlen((char*)test_msg), 100);
 800145a:	f607 73a4 	addw	r3, r7, #4004	@ 0xfa4
 800145e:	4618      	mov	r0, r3
 8001460:	f7fe ff26 	bl	80002b0 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	b29a      	uxth	r2, r3
 8001468:	f607 71a4 	addw	r1, r7, #4004	@ 0xfa4
 800146c:	2364      	movs	r3, #100	@ 0x64
 800146e:	4854      	ldr	r0, [pc, #336]	@ (80015c0 <StartBLEKMLTask+0x350>)
 8001470:	f00a fb90 	bl	800bb94 <HAL_UART_Transmit>
  
  FIL test_fil;
  res = f_open(&test_fil, test_file, FA_READ);
 8001474:	f607 5374 	addw	r3, r7, #3444	@ 0xd74
 8001478:	2201      	movs	r2, #1
 800147a:	f507 5188 	add.w	r1, r7, #4352	@ 0x1100
 800147e:	f101 0104 	add.w	r1, r1, #4
 8001482:	6809      	ldr	r1, [r1, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f00f fa4b 	bl	8010920 <f_open>
 800148a:	4603      	mov	r3, r0
 800148c:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001490:	f102 021b 	add.w	r2, r2, #27
 8001494:	7013      	strb	r3, [r2, #0]
  uint8_t open_msg[50];
  sprintf((char*)open_msg, "f_open(test.txt) result: %d\r\n", res);
 8001496:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800149a:	f103 031b 	add.w	r3, r3, #27
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	f507 6354 	add.w	r3, r7, #3392	@ 0xd40
 80014a4:	494f      	ldr	r1, [pc, #316]	@ (80015e4 <StartBLEKMLTask+0x374>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f016 f9a2 	bl	80177f0 <siprintf>
  HAL_UART_Transmit(&huart1, open_msg, strlen((char*)open_msg), 100);
 80014ac:	f507 6354 	add.w	r3, r7, #3392	@ 0xd40
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7fe fefd 	bl	80002b0 <strlen>
 80014b6:	4603      	mov	r3, r0
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	f507 6154 	add.w	r1, r7, #3392	@ 0xd40
 80014be:	2364      	movs	r3, #100	@ 0x64
 80014c0:	483f      	ldr	r0, [pc, #252]	@ (80015c0 <StartBLEKMLTask+0x350>)
 80014c2:	f00a fb67 	bl	800bb94 <HAL_UART_Transmit>
  
  if (res == FR_OK) {
 80014c6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80014ca:	f103 031b 	add.w	r3, r3, #27
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f040 808d 	bne.w	80015f0 <StartBLEKMLTask+0x380>
    uint8_t read_buf[100];
    UINT bytes_read;
    res = f_read(&test_fil, read_buf, sizeof(read_buf)-1, &bytes_read);
 80014d6:	f507 632d 	add.w	r3, r7, #2768	@ 0xad0
 80014da:	f207 513c 	addw	r1, r7, #1340	@ 0x53c
 80014de:	f607 5074 	addw	r0, r7, #3444	@ 0xd74
 80014e2:	2263      	movs	r2, #99	@ 0x63
 80014e4:	f00f fbf2 	bl	8010ccc <f_read>
 80014e8:	4603      	mov	r3, r0
 80014ea:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80014ee:	f102 021b 	add.w	r2, r2, #27
 80014f2:	7013      	strb	r3, [r2, #0]
    f_close(&test_fil);
 80014f4:	f607 5374 	addw	r3, r7, #3444	@ 0xd74
 80014f8:	4618      	mov	r0, r3
 80014fa:	f00f ff82 	bl	8011402 <f_close>
    
    if (res == FR_OK && bytes_read > 0) {
 80014fe:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001502:	f103 031b 	add.w	r3, r3, #27
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d133      	bne.n	8001574 <StartBLEKMLTask+0x304>
 800150c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001510:	f103 0318 	add.w	r3, r3, #24
 8001514:	f5a3 63d5 	sub.w	r3, r3, #1704	@ 0x6a8
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d02a      	beq.n	8001574 <StartBLEKMLTask+0x304>
      read_buf[bytes_read] = '\0';  // 
 800151e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001522:	f103 0318 	add.w	r3, r3, #24
 8001526:	f5a3 63d5 	sub.w	r3, r3, #1704	@ 0x6a8
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001530:	f102 0218 	add.w	r2, r2, #24
 8001534:	f6a2 423c 	subw	r2, r2, #3132	@ 0xc3c
 8001538:	2100      	movs	r1, #0
 800153a:	54d1      	strb	r1, [r2, r3]
      uint8_t msg[150];
      sprintf((char*)msg, "Read %d bytes: %s\r\n", bytes_read, read_buf);
 800153c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001540:	f103 0318 	add.w	r3, r3, #24
 8001544:	f5a3 63d5 	sub.w	r3, r3, #1704	@ 0x6a8
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 800154e:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8001552:	4925      	ldr	r1, [pc, #148]	@ (80015e8 <StartBLEKMLTask+0x378>)
 8001554:	f016 f94c 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001558:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fea7 	bl	80002b0 <strlen>
 8001562:	4603      	mov	r3, r0
 8001564:	b29a      	uxth	r2, r3
 8001566:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 800156a:	2364      	movs	r3, #100	@ 0x64
 800156c:	4814      	ldr	r0, [pc, #80]	@ (80015c0 <StartBLEKMLTask+0x350>)
 800156e:	f00a fb11 	bl	800bb94 <HAL_UART_Transmit>
    if (res == FR_OK && bytes_read > 0) {
 8001572:	e059      	b.n	8001628 <StartBLEKMLTask+0x3b8>
    } else {
      uint8_t msg[] = "Read failed or empty file\r\n";
 8001574:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001578:	f103 0318 	add.w	r3, r3, #24
 800157c:	f2a3 63c4 	subw	r3, r3, #1732	@ 0x6c4
 8001580:	4a1a      	ldr	r2, [pc, #104]	@ (80015ec <StartBLEKMLTask+0x37c>)
 8001582:	461c      	mov	r4, r3
 8001584:	4615      	mov	r5, r2
 8001586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800158a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800158e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001592:	f607 23b4 	addw	r3, r7, #2740	@ 0xab4
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe fe8a 	bl	80002b0 <strlen>
 800159c:	4603      	mov	r3, r0
 800159e:	b29a      	uxth	r2, r3
 80015a0:	f607 21b4 	addw	r1, r7, #2740	@ 0xab4
 80015a4:	2364      	movs	r3, #100	@ 0x64
 80015a6:	4806      	ldr	r0, [pc, #24]	@ (80015c0 <StartBLEKMLTask+0x350>)
 80015a8:	f00a faf4 	bl	800bb94 <HAL_UART_Transmit>
 80015ac:	e03c      	b.n	8001628 <StartBLEKMLTask+0x3b8>
 80015ae:	bf00      	nop
 80015b0:	0801a3ec 	.word	0x0801a3ec
 80015b4:	0801a3f8 	.word	0x0801a3f8
 80015b8:	0801a400 	.word	0x0801a400
 80015bc:	0801a988 	.word	0x0801a988
 80015c0:	200008bc 	.word	0x200008bc
 80015c4:	0801a9a4 	.word	0x0801a9a4
 80015c8:	0801a9c8 	.word	0x0801a9c8
 80015cc:	0801a41c 	.word	0x0801a41c
 80015d0:	20004a1c 	.word	0x20004a1c
 80015d4:	0801a420 	.word	0x0801a420
 80015d8:	0801a9e4 	.word	0x0801a9e4
 80015dc:	0801aa08 	.word	0x0801aa08
 80015e0:	0801aa18 	.word	0x0801aa18
 80015e4:	0801a438 	.word	0x0801a438
 80015e8:	0801a458 	.word	0x0801a458
 80015ec:	0801aa3c 	.word	0x0801aa3c
    }
  } else {
    uint8_t msg[] = "test.txt not found or cannot open\r\n";
 80015f0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80015f4:	f103 0318 	add.w	r3, r3, #24
 80015f8:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 80015fc:	4a84      	ldr	r2, [pc, #528]	@ (8001810 <StartBLEKMLTask+0x5a0>)
 80015fe:	461c      	mov	r4, r3
 8001600:	4615      	mov	r5, r2
 8001602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001606:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001608:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800160a:	682b      	ldr	r3, [r5, #0]
 800160c:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 800160e:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe fe4c 	bl	80002b0 <strlen>
 8001618:	4603      	mov	r3, r0
 800161a:	b29a      	uxth	r2, r3
 800161c:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001620:	2364      	movs	r3, #100	@ 0x64
 8001622:	487c      	ldr	r0, [pc, #496]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 8001624:	f00a fab6 	bl	800bb94 <HAL_UART_Transmit>
  }

  // === 2 ===
  uint8_t test2_msg[] = "\r\n=== Test 2: List root directory ===\r\n";
 8001628:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800162c:	f103 0318 	add.w	r3, r3, #24
 8001630:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8001634:	4a78      	ldr	r2, [pc, #480]	@ (8001818 <StartBLEKMLTask+0x5a8>)
 8001636:	461c      	mov	r4, r3
 8001638:	4615      	mov	r5, r2
 800163a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800163c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800163e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001642:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001646:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart1, test2_msg, strlen((char*)test2_msg), 100);
 800164a:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fe2e 	bl	80002b0 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29a      	uxth	r2, r3
 8001658:	f607 5118 	addw	r1, r7, #3352	@ 0xd18
 800165c:	2364      	movs	r3, #100	@ 0x64
 800165e:	486d      	ldr	r0, [pc, #436]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 8001660:	f00a fa98 	bl	800bb94 <HAL_UART_Transmit>
  
  DIR dir;
  FILINFO fno;
  res = f_opendir(&dir, "0:/");
 8001664:	f607 43e4 	addw	r3, r7, #3300	@ 0xce4
 8001668:	496c      	ldr	r1, [pc, #432]	@ (800181c <StartBLEKMLTask+0x5ac>)
 800166a:	4618      	mov	r0, r3
 800166c:	f010 f94b 	bl	8011906 <f_opendir>
 8001670:	4603      	mov	r3, r0
 8001672:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001676:	f102 021b 	add.w	r2, r2, #27
 800167a:	7013      	strb	r3, [r2, #0]
  if (res == FR_OK) {
 800167c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001680:	f103 031b 	add.w	r3, r3, #27
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d179      	bne.n	800177e <StartBLEKMLTask+0x50e>
    uint8_t msg[] = "Root directory contents:\r\n";
 800168a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800168e:	f103 0318 	add.w	r3, r3, #24
 8001692:	f5a3 63dc 	sub.w	r3, r3, #1760	@ 0x6e0
 8001696:	4a62      	ldr	r2, [pc, #392]	@ (8001820 <StartBLEKMLTask+0x5b0>)
 8001698:	461c      	mov	r4, r3
 800169a:	4615      	mov	r5, r2
 800169c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800169e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016a4:	c403      	stmia	r4!, {r0, r1}
 80016a6:	8022      	strh	r2, [r4, #0]
 80016a8:	3402      	adds	r4, #2
 80016aa:	0c13      	lsrs	r3, r2, #16
 80016ac:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80016ae:	f607 2398 	addw	r3, r7, #2712	@ 0xa98
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe fdfc 	bl	80002b0 <strlen>
 80016b8:	4603      	mov	r3, r0
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	f607 2198 	addw	r1, r7, #2712	@ 0xa98
 80016c0:	2364      	movs	r3, #100	@ 0x64
 80016c2:	4854      	ldr	r0, [pc, #336]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 80016c4:	f00a fa66 	bl	800bb94 <HAL_UART_Transmit>
    
    for (int i = 0; i < 10; i++) {  // 10
 80016c8:	2300      	movs	r3, #0
 80016ca:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80016ce:	f102 0214 	add.w	r2, r2, #20
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	e046      	b.n	8001764 <StartBLEKMLTask+0x4f4>
      res = f_readdir(&dir, &fno);
 80016d6:	f607 32cc 	addw	r2, r7, #3020	@ 0xbcc
 80016da:	f607 43e4 	addw	r3, r7, #3300	@ 0xce4
 80016de:	4611      	mov	r1, r2
 80016e0:	4618      	mov	r0, r3
 80016e2:	f010 f9c9 	bl	8011a78 <f_readdir>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80016ec:	f102 021b 	add.w	r2, r2, #27
 80016f0:	7013      	strb	r3, [r2, #0]
      if (res != FR_OK || fno.fname[0] == 0) break;
 80016f2:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80016f6:	f103 031b 	add.w	r3, r3, #27
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d138      	bne.n	8001772 <StartBLEKMLTask+0x502>
 8001700:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001704:	f103 0318 	add.w	r3, r3, #24
 8001708:	f2a3 53ac 	subw	r3, r3, #1452	@ 0x5ac
 800170c:	7d9b      	ldrb	r3, [r3, #22]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d02f      	beq.n	8001772 <StartBLEKMLTask+0x502>
      
      uint8_t file_msg[100];
      sprintf((char*)file_msg, "  %s (%lu bytes)\r\n", fno.fname, fno.fsize);
 8001712:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001716:	f103 0318 	add.w	r3, r3, #24
 800171a:	f2a3 53ac 	subw	r3, r3, #1452	@ 0x5ac
 800171e:	6819      	ldr	r1, [r3, #0]
 8001720:	f607 33cc 	addw	r3, r7, #3020	@ 0xbcc
 8001724:	f103 0216 	add.w	r2, r3, #22
 8001728:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 800172c:	460b      	mov	r3, r1
 800172e:	493d      	ldr	r1, [pc, #244]	@ (8001824 <StartBLEKMLTask+0x5b4>)
 8001730:	f016 f85e 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, file_msg, strlen((char*)file_msg), 100);
 8001734:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fdb9 	bl	80002b0 <strlen>
 800173e:	4603      	mov	r3, r0
 8001740:	b29a      	uxth	r2, r3
 8001742:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001746:	2364      	movs	r3, #100	@ 0x64
 8001748:	4832      	ldr	r0, [pc, #200]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 800174a:	f00a fa23 	bl	800bb94 <HAL_UART_Transmit>
    for (int i = 0; i < 10; i++) {  // 10
 800174e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001752:	f103 0314 	add.w	r3, r3, #20
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800175e:	f102 0214 	add.w	r2, r2, #20
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001768:	f103 0314 	add.w	r3, r3, #20
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b09      	cmp	r3, #9
 8001770:	ddb1      	ble.n	80016d6 <StartBLEKMLTask+0x466>
    }
    f_closedir(&dir);
 8001772:	f607 43e4 	addw	r3, r7, #3300	@ 0xce4
 8001776:	4618      	mov	r0, r3
 8001778:	f010 f953 	bl	8011a22 <f_closedir>
 800177c:	e017      	b.n	80017ae <StartBLEKMLTask+0x53e>
  } else {
    uint8_t msg[50];
    sprintf((char*)msg, "Cannot open root dir: %d\r\n", res);
 800177e:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001782:	f103 031b 	add.w	r3, r3, #27
 8001786:	781a      	ldrb	r2, [r3, #0]
 8001788:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 800178c:	4926      	ldr	r1, [pc, #152]	@ (8001828 <StartBLEKMLTask+0x5b8>)
 800178e:	4618      	mov	r0, r3
 8001790:	f016 f82e 	bl	80177f0 <siprintf>
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001794:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fd89 	bl	80002b0 <strlen>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80017a6:	2364      	movs	r3, #100	@ 0x64
 80017a8:	481a      	ldr	r0, [pc, #104]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 80017aa:	f00a f9f3 	bl	800bb94 <HAL_UART_Transmit>
  }

  // === 3 ===
  uint8_t test3_msg[] = "\r\n=== Test 3: Create directory and file ===\r\n";
 80017ae:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80017b2:	f103 0318 	add.w	r3, r3, #24
 80017b6:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80017ba:	4a1c      	ldr	r2, [pc, #112]	@ (800182c <StartBLEKMLTask+0x5bc>)
 80017bc:	461c      	mov	r4, r3
 80017be:	4615      	mov	r5, r2
 80017c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017cc:	c407      	stmia	r4!, {r0, r1, r2}
 80017ce:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, test3_msg, strlen((char*)test3_msg), 100);
 80017d0:	f607 339c 	addw	r3, r7, #2972	@ 0xb9c
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fd6b 	bl	80002b0 <strlen>
 80017da:	4603      	mov	r3, r0
 80017dc:	b29a      	uxth	r2, r3
 80017de:	f607 319c 	addw	r1, r7, #2972	@ 0xb9c
 80017e2:	2364      	movs	r3, #100	@ 0x64
 80017e4:	480b      	ldr	r0, [pc, #44]	@ (8001814 <StartBLEKMLTask+0x5a4>)
 80017e6:	f00a f9d5 	bl	800bb94 <HAL_UART_Transmit>
  
  // 
  uint8_t fs_type_msg[100];
  sprintf((char*)fs_type_msg, "File system type: %s\r\n", SDFatFS.fs_type == FS_FAT12 ? "FAT12" : 
 80017ea:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <StartBLEKMLTask+0x5c0>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d026      	beq.n	8001840 <StartBLEKMLTask+0x5d0>
          SDFatFS.fs_type == FS_FAT16 ? "FAT16" : 
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <StartBLEKMLTask+0x5c0>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d007      	beq.n	800180a <StartBLEKMLTask+0x59a>
          SDFatFS.fs_type == FS_FAT32 ? "FAT32" : "Unknown");
 80017fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <StartBLEKMLTask+0x5c0>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d101      	bne.n	8001806 <StartBLEKMLTask+0x596>
 8001802:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <StartBLEKMLTask+0x5c4>)
 8001804:	e01d      	b.n	8001842 <StartBLEKMLTask+0x5d2>
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <StartBLEKMLTask+0x5c8>)
 8001808:	e01b      	b.n	8001842 <StartBLEKMLTask+0x5d2>
          SDFatFS.fs_type == FS_FAT16 ? "FAT16" : 
 800180a:	4b0c      	ldr	r3, [pc, #48]	@ (800183c <StartBLEKMLTask+0x5cc>)
 800180c:	e019      	b.n	8001842 <StartBLEKMLTask+0x5d2>
 800180e:	bf00      	nop
 8001810:	0801aa58 	.word	0x0801aa58
 8001814:	200008bc 	.word	0x200008bc
 8001818:	0801aa7c 	.word	0x0801aa7c
 800181c:	0801a46c 	.word	0x0801a46c
 8001820:	0801aaa4 	.word	0x0801aaa4
 8001824:	0801a470 	.word	0x0801a470
 8001828:	0801a484 	.word	0x0801a484
 800182c:	0801aac0 	.word	0x0801aac0
 8001830:	20004a1c 	.word	0x20004a1c
 8001834:	0801a4a0 	.word	0x0801a4a0
 8001838:	0801a4a8 	.word	0x0801a4a8
 800183c:	0801a4b0 	.word	0x0801a4b0
  sprintf((char*)fs_type_msg, "File system type: %s\r\n", SDFatFS.fs_type == FS_FAT12 ? "FAT12" : 
 8001840:	4b8d      	ldr	r3, [pc, #564]	@ (8001a78 <StartBLEKMLTask+0x808>)
 8001842:	f607 3038 	addw	r0, r7, #2872	@ 0xb38
 8001846:	461a      	mov	r2, r3
 8001848:	498c      	ldr	r1, [pc, #560]	@ (8001a7c <StartBLEKMLTask+0x80c>)
 800184a:	f015 ffd1 	bl	80177f0 <siprintf>
  HAL_UART_Transmit(&huart1, fs_type_msg, strlen((char*)fs_type_msg), 100);
 800184e:	f607 3338 	addw	r3, r7, #2872	@ 0xb38
 8001852:	4618      	mov	r0, r3
 8001854:	f7fe fd2c 	bl	80002b0 <strlen>
 8001858:	4603      	mov	r3, r0
 800185a:	b29a      	uxth	r2, r3
 800185c:	f607 3138 	addw	r1, r7, #2872	@ 0xb38
 8001860:	2364      	movs	r3, #100	@ 0x64
 8001862:	4887      	ldr	r0, [pc, #540]	@ (8001a80 <StartBLEKMLTask+0x810>)
 8001864:	f00a f996 	bl	800bb94 <HAL_UART_Transmit>
  
  // kml
  res = f_mkdir(kml_dir);
 8001868:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	f010 f95b 	bl	8011b28 <f_mkdir>
 8001872:	4603      	mov	r3, r0
 8001874:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001878:	f102 021b 	add.w	r2, r2, #27
 800187c:	7013      	strb	r3, [r2, #0]
  uint8_t mkdir_msg[100];
  sprintf((char*)mkdir_msg, "f_mkdir(%s) result: %d\r\n", kml_dir, res);
 800187e:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001882:	f103 031b 	add.w	r3, r3, #27
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	f607 20d4 	addw	r0, r7, #2772	@ 0xad4
 800188c:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	497c      	ldr	r1, [pc, #496]	@ (8001a84 <StartBLEKMLTask+0x814>)
 8001894:	f015 ffac 	bl	80177f0 <siprintf>
  HAL_UART_Transmit(&huart1, mkdir_msg, strlen((char*)mkdir_msg), 100);
 8001898:	f607 23d4 	addw	r3, r7, #2772	@ 0xad4
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fd07 	bl	80002b0 <strlen>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b29a      	uxth	r2, r3
 80018a6:	f607 21d4 	addw	r1, r7, #2772	@ 0xad4
 80018aa:	2364      	movs	r3, #100	@ 0x64
 80018ac:	4874      	ldr	r0, [pc, #464]	@ (8001a80 <StartBLEKMLTask+0x810>)
 80018ae:	f00a f971 	bl	800bb94 <HAL_UART_Transmit>
  
  if (res == FR_OK || res == FR_EXIST) {
 80018b2:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80018b6:	f103 031b 	add.w	r3, r3, #27
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d007      	beq.n	80018d0 <StartBLEKMLTask+0x660>
 80018c0:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80018c4:	f103 031b 	add.w	r3, r3, #27
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	f040 80c0 	bne.w	8001a50 <StartBLEKMLTask+0x7e0>
    uint8_t msg[] = "Directory OK\r\n";
 80018d0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80018d4:	f103 0318 	add.w	r3, r3, #24
 80018d8:	f5a3 63de 	sub.w	r3, r3, #1776	@ 0x6f0
 80018dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001a88 <StartBLEKMLTask+0x818>)
 80018de:	461c      	mov	r4, r3
 80018e0:	4613      	mov	r3, r2
 80018e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e4:	c407      	stmia	r4!, {r0, r1, r2}
 80018e6:	8023      	strh	r3, [r4, #0]
 80018e8:	3402      	adds	r4, #2
 80018ea:	0c1b      	lsrs	r3, r3, #16
 80018ec:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80018ee:	f607 2388 	addw	r3, r7, #2696	@ 0xa88
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fcdc 	bl	80002b0 <strlen>
 80018f8:	4603      	mov	r3, r0
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	f607 2188 	addw	r1, r7, #2696	@ 0xa88
 8001900:	2364      	movs	r3, #100	@ 0x64
 8001902:	485f      	ldr	r0, [pc, #380]	@ (8001a80 <StartBLEKMLTask+0x810>)
 8001904:	f00a f946 	bl	800bb94 <HAL_UART_Transmit>
    
    // kml
    uint8_t list_kml_msg[] = "kml directory contents:\r\n";
 8001908:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800190c:	f103 0318 	add.w	r3, r3, #24
 8001910:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001914:	4a5d      	ldr	r2, [pc, #372]	@ (8001a8c <StartBLEKMLTask+0x81c>)
 8001916:	461c      	mov	r4, r3
 8001918:	4615      	mov	r5, r2
 800191a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800191c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800191e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001922:	c403      	stmia	r4!, {r0, r1}
 8001924:	8022      	strh	r2, [r4, #0]
    HAL_UART_Transmit(&huart1, list_kml_msg, strlen((char*)list_kml_msg), 100);
 8001926:	f607 236c 	addw	r3, r7, #2668	@ 0xa6c
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fcc0 	bl	80002b0 <strlen>
 8001930:	4603      	mov	r3, r0
 8001932:	b29a      	uxth	r2, r3
 8001934:	f607 216c 	addw	r1, r7, #2668	@ 0xa6c
 8001938:	2364      	movs	r3, #100	@ 0x64
 800193a:	4851      	ldr	r0, [pc, #324]	@ (8001a80 <StartBLEKMLTask+0x810>)
 800193c:	f00a f92a 	bl	800bb94 <HAL_UART_Transmit>
    
    DIR kml_dir_obj;
    FILINFO kml_fno;
    res = f_opendir(&kml_dir_obj, kml_dir);
 8001940:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8001944:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8001948:	6811      	ldr	r1, [r2, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f00f ffdb 	bl	8011906 <f_opendir>
 8001950:	4603      	mov	r3, r0
 8001952:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001956:	f102 021b 	add.w	r2, r2, #27
 800195a:	7013      	strb	r3, [r2, #0]
    if (res == FR_OK) {
 800195c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001960:	f103 031b 	add.w	r3, r3, #27
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d15a      	bne.n	8001a20 <StartBLEKMLTask+0x7b0>
      for (int i = 0; i < 10; i++) {
 800196a:	2300      	movs	r3, #0
 800196c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001970:	f102 0210 	add.w	r2, r2, #16
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e046      	b.n	8001a06 <StartBLEKMLTask+0x796>
        res = f_readdir(&kml_dir_obj, &kml_fno);
 8001978:	f207 726c 	addw	r2, r7, #1900	@ 0x76c
 800197c:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8001980:	4611      	mov	r1, r2
 8001982:	4618      	mov	r0, r3
 8001984:	f010 f878 	bl	8011a78 <f_readdir>
 8001988:	4603      	mov	r3, r0
 800198a:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800198e:	f102 021b 	add.w	r2, r2, #27
 8001992:	7013      	strb	r3, [r2, #0]
        if (res != FR_OK || kml_fno.fname[0] == 0) break;
 8001994:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001998:	f103 031b 	add.w	r3, r3, #27
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d138      	bne.n	8001a14 <StartBLEKMLTask+0x7a4>
 80019a2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80019a6:	f103 0318 	add.w	r3, r3, #24
 80019aa:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 80019ae:	7d9b      	ldrb	r3, [r3, #22]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d02f      	beq.n	8001a14 <StartBLEKMLTask+0x7a4>
        
        uint8_t kml_file_msg[100];
        sprintf((char*)kml_file_msg, "  %s (%lu bytes)\r\n", kml_fno.fname, kml_fno.fsize);
 80019b4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80019b8:	f103 0318 	add.w	r3, r3, #24
 80019bc:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 80019c0:	6819      	ldr	r1, [r3, #0]
 80019c2:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80019c6:	f103 0216 	add.w	r2, r3, #22
 80019ca:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 80019ce:	460b      	mov	r3, r1
 80019d0:	492f      	ldr	r1, [pc, #188]	@ (8001a90 <StartBLEKMLTask+0x820>)
 80019d2:	f015 ff0d 	bl	80177f0 <siprintf>
        HAL_UART_Transmit(&huart1, kml_file_msg, strlen((char*)kml_file_msg), 100);
 80019d6:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fc68 	bl	80002b0 <strlen>
 80019e0:	4603      	mov	r3, r0
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	f207 513c 	addw	r1, r7, #1340	@ 0x53c
 80019e8:	2364      	movs	r3, #100	@ 0x64
 80019ea:	4825      	ldr	r0, [pc, #148]	@ (8001a80 <StartBLEKMLTask+0x810>)
 80019ec:	f00a f8d2 	bl	800bb94 <HAL_UART_Transmit>
      for (int i = 0; i < 10; i++) {
 80019f0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80019f4:	f103 0310 	add.w	r3, r3, #16
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	3301      	adds	r3, #1
 80019fc:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001a00:	f102 0210 	add.w	r2, r2, #16
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001a0a:	f103 0310 	add.w	r3, r3, #16
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b09      	cmp	r3, #9
 8001a12:	ddb1      	ble.n	8001978 <StartBLEKMLTask+0x708>
      }
      f_closedir(&kml_dir_obj);
 8001a14:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f010 f802 	bl	8011a22 <f_closedir>
 8001a1e:	e017      	b.n	8001a50 <StartBLEKMLTask+0x7e0>
    } else {
      uint8_t msg[50];
      sprintf((char*)msg, "Cannot open kml dir: %d\r\n", res);
 8001a20:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001a24:	f103 031b 	add.w	r3, r3, #27
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001a2e:	4919      	ldr	r1, [pc, #100]	@ (8001a94 <StartBLEKMLTask+0x824>)
 8001a30:	4618      	mov	r0, r3
 8001a32:	f015 fedd 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001a36:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7fe fc38 	bl	80002b0 <strlen>
 8001a40:	4603      	mov	r3, r0
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001a48:	2364      	movs	r3, #100	@ 0x64
 8001a4a:	480d      	ldr	r0, [pc, #52]	@ (8001a80 <StartBLEKMLTask+0x810>)
 8001a4c:	f00a f8a2 	bl	800bb94 <HAL_UART_Transmit>
  }

  // 
  for (;;) {
    // 
    if (!sd_file_opened && !kml_transfer_active) {
 8001a50:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <StartBLEKMLTask+0x828>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f040 80f8 	bne.w	8001c4c <StartBLEKMLTask+0x9dc>
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <StartBLEKMLTask+0x82c>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f040 80f2 	bne.w	8001c4c <StartBLEKMLTask+0x9dc>
      // 
      extern volatile uint8_t app_buffer_full[2];
      extern volatile uint32_t app_buffer_index[2];
      for (int i = 0; i < 2; i++) {
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001a6e:	f102 020c 	add.w	r2, r2, #12
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	e031      	b.n	8001ada <StartBLEKMLTask+0x86a>
 8001a76:	bf00      	nop
 8001a78:	0801a4b8 	.word	0x0801a4b8
 8001a7c:	0801a4c0 	.word	0x0801a4c0
 8001a80:	200008bc 	.word	0x200008bc
 8001a84:	0801a4d8 	.word	0x0801a4d8
 8001a88:	0801aaf0 	.word	0x0801aaf0
 8001a8c:	0801ab00 	.word	0x0801ab00
 8001a90:	0801a470 	.word	0x0801a470
 8001a94:	0801a4f4 	.word	0x0801a4f4
 8001a98:	200005f8 	.word	0x200005f8
 8001a9c:	200005f9 	.word	0x200005f9
        app_buffer_full[i] = 0;
 8001aa0:	4aaf      	ldr	r2, [pc, #700]	@ (8001d60 <StartBLEKMLTask+0xaf0>)
 8001aa2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001aa6:	f103 030c 	add.w	r3, r3, #12
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4413      	add	r3, r2
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
        app_buffer_index[i] = 0;
 8001ab2:	4aac      	ldr	r2, [pc, #688]	@ (8001d64 <StartBLEKMLTask+0xaf4>)
 8001ab4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001ab8:	f103 030c 	add.w	r3, r3, #12
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2100      	movs	r1, #0
 8001ac0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (int i = 0; i < 2; i++) {
 8001ac4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001ac8:	f103 030c 	add.w	r3, r3, #12
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001ad4:	f102 020c 	add.w	r2, r2, #12
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001ade:	f103 030c 	add.w	r3, r3, #12
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	dddb      	ble.n	8001aa0 <StartBLEKMLTask+0x830>
      }
      transfer_complete = 0;
 8001ae8:	4b9f      	ldr	r3, [pc, #636]	@ (8001d68 <StartBLEKMLTask+0xaf8>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	701a      	strb	r2, [r3, #0]
      
      // FA_CREATE_ALWAYS | FA_WRITE
      uint8_t open_msg2[150];
      sprintf((char*)open_msg2, "Opening %s for compressed data reception...\r\n", compressed_file);
 8001aee:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8001af2:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001af6:	f102 021c 	add.w	r2, r2, #28
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	499b      	ldr	r1, [pc, #620]	@ (8001d6c <StartBLEKMLTask+0xafc>)
 8001afe:	4618      	mov	r0, r3
 8001b00:	f015 fe76 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, open_msg2, strlen((char*)open_msg2), 100);
 8001b04:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fbd1 	bl	80002b0 <strlen>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	f207 513c 	addw	r1, r7, #1340	@ 0x53c
 8001b16:	2364      	movs	r3, #100	@ 0x64
 8001b18:	4895      	ldr	r0, [pc, #596]	@ (8001d70 <StartBLEKMLTask+0xb00>)
 8001b1a:	f00a f83b 	bl	800bb94 <HAL_UART_Transmit>
      
      res = f_open(&SDFile, compressed_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001b1e:	220a      	movs	r2, #10
 8001b20:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001b24:	f103 031c 	add.w	r3, r3, #28
 8001b28:	6819      	ldr	r1, [r3, #0]
 8001b2a:	4892      	ldr	r0, [pc, #584]	@ (8001d74 <StartBLEKMLTask+0xb04>)
 8001b2c:	f00e fef8 	bl	8010920 <f_open>
 8001b30:	4603      	mov	r3, r0
 8001b32:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001b36:	f102 021b 	add.w	r2, r2, #27
 8001b3a:	7013      	strb	r3, [r2, #0]
      uint8_t open_result_msg[100];
      sprintf((char*)open_result_msg, "f_open result: %d\r\n", res);
 8001b3c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001b40:	f103 031b 	add.w	r3, r3, #27
 8001b44:	781a      	ldrb	r2, [r3, #0]
 8001b46:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8001b4a:	498b      	ldr	r1, [pc, #556]	@ (8001d78 <StartBLEKMLTask+0xb08>)
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f015 fe4f 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, open_result_msg, strlen((char*)open_result_msg), 100);
 8001b52:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fbaa 	bl	80002b0 <strlen>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	f507 714f 	add.w	r1, r7, #828	@ 0x33c
 8001b64:	2364      	movs	r3, #100	@ 0x64
 8001b66:	4882      	ldr	r0, [pc, #520]	@ (8001d70 <StartBLEKMLTask+0xb00>)
 8001b68:	f00a f814 	bl	800bb94 <HAL_UART_Transmit>
      
      if (res == FR_OK) {
 8001b6c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001b70:	f103 031b 	add.w	r3, r3, #27
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d142      	bne.n	8001c00 <StartBLEKMLTask+0x990>
        sd_file_opened = 1;
 8001b7a:	4b80      	ldr	r3, [pc, #512]	@ (8001d7c <StartBLEKMLTask+0xb0c>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	701a      	strb	r2, [r3, #0]
        kml_transfer_active = 1;
 8001b80:	4b7f      	ldr	r3, [pc, #508]	@ (8001d80 <StartBLEKMLTask+0xb10>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	701a      	strb	r2, [r3, #0]
        
        uint8_t msg2[150];
        sprintf((char*)msg2, "\r\n=== Ready to receive KML file ===\r\nFile: %s\r\nsd_file_opened=%d, kml_transfer_active=%d\r\n", 
 8001b86:	4b7d      	ldr	r3, [pc, #500]	@ (8001d7c <StartBLEKMLTask+0xb0c>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b7c      	ldr	r3, [pc, #496]	@ (8001d80 <StartBLEKMLTask+0xb10>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001ba0:	f102 021c 	add.w	r2, r2, #28
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	4977      	ldr	r1, [pc, #476]	@ (8001d84 <StartBLEKMLTask+0xb14>)
 8001ba8:	f015 fe22 	bl	80177f0 <siprintf>
                compressed_file, sd_file_opened, kml_transfer_active);
        HAL_UART_Transmit(&huart1, msg2, strlen((char*)msg2), 100);
 8001bac:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fb7d 	bl	80002b0 <strlen>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001bbe:	2364      	movs	r3, #100	@ 0x64
 8001bc0:	486b      	ldr	r0, [pc, #428]	@ (8001d70 <StartBLEKMLTask+0xb00>)
 8001bc2:	f009 ffe7 	bl	800bb94 <HAL_UART_Transmit>
        uint8_t msg3[] = "Waiting for KML file data...\r\nEnd with 0xFF 0xFF 0xFF to complete transfer\r\n\r\n";
 8001bc6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001bca:	f103 0318 	add.w	r3, r3, #24
 8001bce:	f6a3 7304 	subw	r3, r3, #3844	@ 0xf04
 8001bd2:	4a6d      	ldr	r2, [pc, #436]	@ (8001d88 <StartBLEKMLTask+0xb18>)
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	234f      	movs	r3, #79	@ 0x4f
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f016 f80f 	bl	8017bfe <memcpy>
        HAL_UART_Transmit(&huart1, msg3, strlen((char*)msg3), 100);
 8001be0:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fb63 	bl	80002b0 <strlen>
 8001bea:	4603      	mov	r3, r0
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8001bf2:	2364      	movs	r3, #100	@ 0x64
 8001bf4:	485e      	ldr	r0, [pc, #376]	@ (8001d70 <StartBLEKMLTask+0xb00>)
 8001bf6:	f009 ffcd 	bl	800bb94 <HAL_UART_Transmit>
        
        // DMA
        UART1_Start_DMA_Reception();
 8001bfa:	f004 faf9 	bl	80061f0 <UART1_Start_DMA_Reception>
 8001bfe:	e025      	b.n	8001c4c <StartBLEKMLTask+0x9dc>
      } else {
        uint8_t msg[] = "Cannot create file for compressed data reception\r\n";
 8001c00:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001c04:	f103 0318 	add.w	r3, r3, #24
 8001c08:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 8001c0c:	4a5f      	ldr	r2, [pc, #380]	@ (8001d8c <StartBLEKMLTask+0xb1c>)
 8001c0e:	461c      	mov	r4, r3
 8001c10:	4615      	mov	r5, r2
 8001c12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c1e:	682b      	ldr	r3, [r5, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	8022      	strh	r2, [r4, #0]
 8001c24:	3402      	adds	r4, #2
 8001c26:	0c1b      	lsrs	r3, r3, #16
 8001c28:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001c2a:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe fb3e 	bl	80002b0 <strlen>
 8001c34:	4603      	mov	r3, r0
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001c3c:	2364      	movs	r3, #100	@ 0x64
 8001c3e:	484c      	ldr	r0, [pc, #304]	@ (8001d70 <StartBLEKMLTask+0xb00>)
 8001c40:	f009 ffa8 	bl	800bb94 <HAL_UART_Transmit>
        vTaskDelay(pdMS_TO_TICKS(1000)); // 
 8001c44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c48:	f012 f8ba 	bl	8013dc0 <vTaskDelay>
      }
    }
    
    // DMA
    if (kml_transfer_active) {
 8001c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8001d80 <StartBLEKMLTask+0xb10>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <StartBLEKMLTask+0x9ea>
      Process_DMA_Data();
 8001c56:	f004 fad9 	bl	800620c <Process_DMA_Data>
    
    // 
    static uint32_t total_written = 0;
    static uint32_t last_print_index = 0;
    
    for (int i = 0; i < 2; i++) {
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001c60:	f102 0208 	add.w	r2, r2, #8
 8001c64:	6013      	str	r3, [r2, #0]
 8001c66:	e0be      	b.n	8001de6 <StartBLEKMLTask+0xb76>
      if (app_buffer_full[i] && sd_file_opened) {
 8001c68:	4a3d      	ldr	r2, [pc, #244]	@ (8001d60 <StartBLEKMLTask+0xaf0>)
 8001c6a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001c6e:	f103 0308 	add.w	r3, r3, #8
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4413      	add	r3, r2
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 80a8 	beq.w	8001dd0 <StartBLEKMLTask+0xb60>
 8001c80:	4b3e      	ldr	r3, [pc, #248]	@ (8001d7c <StartBLEKMLTask+0xb0c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 80a2 	beq.w	8001dd0 <StartBLEKMLTask+0xb60>
        // SD
        uint32_t bytes_to_write = app_buffer_index[i];
 8001c8c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001c90:	f103 0318 	add.w	r3, r3, #24
 8001c94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001c98:	4932      	ldr	r1, [pc, #200]	@ (8001d64 <StartBLEKMLTask+0xaf4>)
 8001c9a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001c9e:	f102 0208 	add.w	r2, r2, #8
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001ca8:	601a      	str	r2, [r3, #0]
        if (bytes_to_write > 0) {
 8001caa:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001cae:	f103 0318 	add.w	r3, r3, #24
 8001cb2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8089 	beq.w	8001dd0 <StartBLEKMLTask+0xb60>
          UINT bytes_written;
          FRESULT res = f_write(&SDFile, (uint8_t*)app_buffers[i], bytes_to_write, &bytes_written);
 8001cbe:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001cc2:	f103 0308 	add.w	r3, r3, #8
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	031b      	lsls	r3, r3, #12
 8001cca:	4a31      	ldr	r2, [pc, #196]	@ (8001d90 <StartBLEKMLTask+0xb20>)
 8001ccc:	1899      	adds	r1, r3, r2
 8001cce:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001cd2:	f103 0318 	add.w	r3, r3, #24
 8001cd6:	f2a3 1411 	subw	r4, r3, #273	@ 0x111
 8001cda:	f607 2368 	addw	r3, r7, #2664	@ 0xa68
 8001cde:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001ce2:	f102 0218 	add.w	r2, r2, #24
 8001ce6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	4821      	ldr	r0, [pc, #132]	@ (8001d74 <StartBLEKMLTask+0xb04>)
 8001cee:	f00f f95b 	bl	8010fa8 <f_write>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	7023      	strb	r3, [r4, #0]
          if(res == FR_OK) {
 8001cf6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001cfa:	f103 0318 	add.w	r3, r3, #24
 8001cfe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d149      	bne.n	8001d9c <StartBLEKMLTask+0xb2c>
            total_written += bytes_written;
 8001d08:	4b22      	ldr	r3, [pc, #136]	@ (8001d94 <StartBLEKMLTask+0xb24>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001d10:	f103 0318 	add.w	r3, r3, #24
 8001d14:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d94 <StartBLEKMLTask+0xb24>)
 8001d1e:	6013      	str	r3, [r2, #0]
            // 
            // *** ***
            // *** ***
            if(total_written - last_print_index > 409600) {  // 400KB
 8001d20:	4b1c      	ldr	r3, [pc, #112]	@ (8001d94 <StartBLEKMLTask+0xb24>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b1c      	ldr	r3, [pc, #112]	@ (8001d98 <StartBLEKMLTask+0xb28>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f5b3 2fc8 	cmp.w	r3, #409600	@ 0x64000
 8001d2e:	d903      	bls.n	8001d38 <StartBLEKMLTask+0xac8>
              // 
              // uint8_t write_msg[100];
              // sprintf((char*)write_msg, "Compressed data Write OK: %ld bytes written\r\n", total_written);
              // HAL_UART_Transmit(&huart1, write_msg, strlen((char*)write_msg), 100);
              last_print_index = total_written;
 8001d30:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <StartBLEKMLTask+0xb24>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a18      	ldr	r2, [pc, #96]	@ (8001d98 <StartBLEKMLTask+0xb28>)
 8001d36:	6013      	str	r3, [r2, #0]
            }
            // 
            app_buffer_full[i] = 0;
 8001d38:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <StartBLEKMLTask+0xaf0>)
 8001d3a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001d3e:	f103 0308 	add.w	r3, r3, #8
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4413      	add	r3, r2
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]
            app_buffer_index[i] = 0;
 8001d4a:	4a06      	ldr	r2, [pc, #24]	@ (8001d64 <StartBLEKMLTask+0xaf4>)
 8001d4c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001d50:	f103 0308 	add.w	r3, r3, #8
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2100      	movs	r1, #0
 8001d58:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001d5c:	e038      	b.n	8001dd0 <StartBLEKMLTask+0xb60>
 8001d5e:	bf00      	nop
 8001d60:	200049b8 	.word	0x200049b8
 8001d64:	200049b0 	.word	0x200049b0
 8001d68:	200049bb 	.word	0x200049bb
 8001d6c:	0801a510 	.word	0x0801a510
 8001d70:	200008bc 	.word	0x200008bc
 8001d74:	20004c54 	.word	0x20004c54
 8001d78:	0801a540 	.word	0x0801a540
 8001d7c:	200005f8 	.word	0x200005f8
 8001d80:	200005f9 	.word	0x200005f9
 8001d84:	0801a554 	.word	0x0801a554
 8001d88:	0801ab1c 	.word	0x0801ab1c
 8001d8c:	0801ab6c 	.word	0x0801ab6c
 8001d90:	200029b0 	.word	0x200029b0
 8001d94:	20000604 	.word	0x20000604
 8001d98:	20000608 	.word	0x20000608
          } else {
            // 
            uint8_t err_msg[100];
            sprintf((char*)err_msg, "Compressed data Write error: %d\r\n", res);
 8001d9c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001da0:	f103 0318 	add.w	r3, r3, #24
 8001da4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8001da8:	781a      	ldrb	r2, [r3, #0]
 8001daa:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001dae:	49c6      	ldr	r1, [pc, #792]	@ (80020c8 <StartBLEKMLTask+0xe58>)
 8001db0:	4618      	mov	r0, r3
 8001db2:	f015 fd1d 	bl	80177f0 <siprintf>
            HAL_UART_Transmit(&huart1, err_msg, strlen((char*)err_msg), 100);
 8001db6:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe fa78 	bl	80002b0 <strlen>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001dc8:	2364      	movs	r3, #100	@ 0x64
 8001dca:	48c0      	ldr	r0, [pc, #768]	@ (80020cc <StartBLEKMLTask+0xe5c>)
 8001dcc:	f009 fee2 	bl	800bb94 <HAL_UART_Transmit>
    for (int i = 0; i < 2; i++) {
 8001dd0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001dd4:	f103 0308 	add.w	r3, r3, #8
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001de0:	f102 0208 	add.w	r2, r2, #8
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001dea:	f103 0308 	add.w	r3, r3, #8
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	f77f af39 	ble.w	8001c68 <StartBLEKMLTask+0x9f8>
        }
      }
    }
    
    // 
    if(transfer_complete && sd_file_opened){
 8001df6:	4bb6      	ldr	r3, [pc, #728]	@ (80020d0 <StartBLEKMLTask+0xe60>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f002 8627 	beq.w	8004a50 <StartBLEKMLTask+0x37e0>
 8001e02:	4bb4      	ldr	r3, [pc, #720]	@ (80020d4 <StartBLEKMLTask+0xe64>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f002 8621 	beq.w	8004a50 <StartBLEKMLTask+0x37e0>
      // 
      for (int i = 0; i < 2; i++) {
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001e14:	f102 0204 	add.w	r2, r2, #4
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e080      	b.n	8001f1e <StartBLEKMLTask+0xcae>
        if (app_buffer_full[i]) {
 8001e1c:	4aae      	ldr	r2, [pc, #696]	@ (80020d8 <StartBLEKMLTask+0xe68>)
 8001e1e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001e22:	f103 0304 	add.w	r3, r3, #4
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4413      	add	r3, r2
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d06a      	beq.n	8001f08 <StartBLEKMLTask+0xc98>
          uint32_t bytes_to_write = app_buffer_index[i];
 8001e32:	4aaa      	ldr	r2, [pc, #680]	@ (80020dc <StartBLEKMLTask+0xe6c>)
 8001e34:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001e38:	f103 0304 	add.w	r3, r3, #4
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e42:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001e46:	f102 0214 	add.w	r2, r2, #20
 8001e4a:	6013      	str	r3, [r2, #0]
          if (bytes_to_write > 0) {
 8001e4c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001e50:	f103 0314 	add.w	r3, r3, #20
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d056      	beq.n	8001f08 <StartBLEKMLTask+0xc98>
            UINT bytes_written;
            FRESULT res = f_write(&SDFile, (uint8_t*)app_buffers[i], bytes_to_write, &bytes_written);
 8001e5a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001e5e:	f103 0304 	add.w	r3, r3, #4
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	031b      	lsls	r3, r3, #12
 8001e66:	4a9e      	ldr	r2, [pc, #632]	@ (80020e0 <StartBLEKMLTask+0xe70>)
 8001e68:	1899      	adds	r1, r3, r2
 8001e6a:	f607 232c 	addw	r3, r7, #2604	@ 0xa2c
 8001e6e:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001e72:	f102 0214 	add.w	r2, r2, #20
 8001e76:	6812      	ldr	r2, [r2, #0]
 8001e78:	489a      	ldr	r0, [pc, #616]	@ (80020e4 <StartBLEKMLTask+0xe74>)
 8001e7a:	f00f f895 	bl	8010fa8 <f_write>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001e84:	f102 0213 	add.w	r2, r2, #19
 8001e88:	7013      	strb	r3, [r2, #0]
            if(res == FR_OK) {
 8001e8a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001e8e:	f103 0313 	add.w	r3, r3, #19
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d11e      	bne.n	8001ed6 <StartBLEKMLTask+0xc66>
              total_written += bytes_written;
 8001e98:	4b93      	ldr	r3, [pc, #588]	@ (80020e8 <StartBLEKMLTask+0xe78>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001ea0:	f103 0318 	add.w	r3, r3, #24
 8001ea4:	f2a3 734c 	subw	r3, r3, #1868	@ 0x74c
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a8e      	ldr	r2, [pc, #568]	@ (80020e8 <StartBLEKMLTask+0xe78>)
 8001eae:	6013      	str	r3, [r2, #0]
              // 
              app_buffer_full[i] = 0;
 8001eb0:	4a89      	ldr	r2, [pc, #548]	@ (80020d8 <StartBLEKMLTask+0xe68>)
 8001eb2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001eb6:	f103 0304 	add.w	r3, r3, #4
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
              app_buffer_index[i] = 0;
 8001ec2:	4a86      	ldr	r2, [pc, #536]	@ (80020dc <StartBLEKMLTask+0xe6c>)
 8001ec4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001ec8:	f103 0304 	add.w	r3, r3, #4
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001ed4:	e018      	b.n	8001f08 <StartBLEKMLTask+0xc98>
            } else {
              // 
              uint8_t final_err_msg[100];
              sprintf((char*)final_err_msg, "Final Compressed Write error: %d\r\n", res);
 8001ed6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001eda:	f103 0313 	add.w	r3, r3, #19
 8001ede:	781a      	ldrb	r2, [r3, #0]
 8001ee0:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001ee4:	4981      	ldr	r1, [pc, #516]	@ (80020ec <StartBLEKMLTask+0xe7c>)
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f015 fc82 	bl	80177f0 <siprintf>
              HAL_UART_Transmit(&huart1, final_err_msg, strlen((char*)final_err_msg), 100);
 8001eec:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe f9dd 	bl	80002b0 <strlen>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8001efe:	2364      	movs	r3, #100	@ 0x64
 8001f00:	4872      	ldr	r0, [pc, #456]	@ (80020cc <StartBLEKMLTask+0xe5c>)
 8001f02:	f009 fe47 	bl	800bb94 <HAL_UART_Transmit>
              break;
 8001f06:	e012      	b.n	8001f2e <StartBLEKMLTask+0xcbe>
      for (int i = 0; i < 2; i++) {
 8001f08:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001f0c:	f103 0304 	add.w	r3, r3, #4
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	3301      	adds	r3, #1
 8001f14:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8001f18:	f102 0204 	add.w	r2, r2, #4
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001f22:	f103 0304 	add.w	r3, r3, #4
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	f77f af77 	ble.w	8001e1c <StartBLEKMLTask+0xbac>
          }
        }
      }
      
      // 
      uint32_t actual_written = total_written;
 8001f2e:	4b6e      	ldr	r3, [pc, #440]	@ (80020e8 <StartBLEKMLTask+0xe78>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001f36:	f102 020c 	add.w	r2, r2, #12
 8001f3a:	6013      	str	r3, [r2, #0]
      
      // 
      uint8_t final_write_msg[100];
      sprintf((char*)final_write_msg, "Final Compressed Write: Transfer complete, Total %ld bytes written\r\n", actual_written);
 8001f3c:	f107 0318 	add.w	r3, r7, #24
 8001f40:	3b10      	subs	r3, #16
 8001f42:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001f46:	f102 020c 	add.w	r2, r2, #12
 8001f4a:	6812      	ldr	r2, [r2, #0]
 8001f4c:	4968      	ldr	r1, [pc, #416]	@ (80020f0 <StartBLEKMLTask+0xe80>)
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f015 fc4e 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, final_write_msg, strlen((char*)final_write_msg), 100);
 8001f54:	f107 0318 	add.w	r3, r7, #24
 8001f58:	3b10      	subs	r3, #16
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe f9a8 	bl	80002b0 <strlen>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f107 0118 	add.w	r1, r7, #24
 8001f68:	3910      	subs	r1, #16
 8001f6a:	2364      	movs	r3, #100	@ 0x64
 8001f6c:	4857      	ldr	r0, [pc, #348]	@ (80020cc <StartBLEKMLTask+0xe5c>)
 8001f6e:	f009 fe11 	bl	800bb94 <HAL_UART_Transmit>
      
      // 
      f_sync(&SDFile);
 8001f72:	485c      	ldr	r0, [pc, #368]	@ (80020e4 <StartBLEKMLTask+0xe74>)
 8001f74:	f00f f9bc 	bl	80112f0 <f_sync>
      f_close(&SDFile);
 8001f78:	485a      	ldr	r0, [pc, #360]	@ (80020e4 <StartBLEKMLTask+0xe74>)
 8001f7a:	f00f fa42 	bl	8011402 <f_close>
      sd_file_opened = 0;
 8001f7e:	4b55      	ldr	r3, [pc, #340]	@ (80020d4 <StartBLEKMLTask+0xe64>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
      
      // 
      char decompressed_file[] = "0:/kml/decompressed_kml.kml";
 8001f84:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8001f88:	f103 0318 	add.w	r3, r3, #24
 8001f8c:	f2a3 732c 	subw	r3, r3, #1836	@ 0x72c
 8001f90:	4a58      	ldr	r2, [pc, #352]	@ (80020f4 <StartBLEKMLTask+0xe84>)
 8001f92:	461c      	mov	r4, r3
 8001f94:	4615      	mov	r5, r2
 8001f96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      
      // 
      uint8_t msg[120];
      sprintf((char*)msg, "=== Compressed File Transfer Complete ===\r\nFile: %s\r\nTotal Written: %ld bytes\r\n", 
 8001fa2:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8001fa6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8001faa:	f103 030c 	add.w	r3, r3, #12
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8001fb4:	f102 021c 	add.w	r2, r2, #28
 8001fb8:	6812      	ldr	r2, [r2, #0]
 8001fba:	494f      	ldr	r1, [pc, #316]	@ (80020f8 <StartBLEKMLTask+0xe88>)
 8001fbc:	f015 fc18 	bl	80177f0 <siprintf>
              compressed_file, actual_written);
      HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 8001fc0:	f507 73fe 	add.w	r3, r7, #508	@ 0x1fc
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe f973 	bl	80002b0 <strlen>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8001fd2:	2364      	movs	r3, #100	@ 0x64
 8001fd4:	483d      	ldr	r0, [pc, #244]	@ (80020cc <StartBLEKMLTask+0xe5c>)
 8001fd6:	f009 fddd 	bl	800bb94 <HAL_UART_Transmit>
      
      // 
      total_written = 0;
 8001fda:	4b43      	ldr	r3, [pc, #268]	@ (80020e8 <StartBLEKMLTask+0xe78>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
      last_print_index = 0;
 8001fe0:	4b46      	ldr	r3, [pc, #280]	@ (80020fc <StartBLEKMLTask+0xe8c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
      
      // SD
      FIL read_file;
      res = f_open(&read_file, compressed_file, FA_OPEN_EXISTING | FA_READ);
 8001fe6:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8001fea:	2201      	movs	r2, #1
 8001fec:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8001ff0:	f101 011c 	add.w	r1, r1, #28
 8001ff4:	6809      	ldr	r1, [r1, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f00e fc92 	bl	8010920 <f_open>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002002:	f102 021b 	add.w	r2, r2, #27
 8002006:	7013      	strb	r3, [r2, #0]
      if (res == FR_OK) {
 8002008:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800200c:	f103 031b 	add.w	r3, r3, #27
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	f042 83d4 	bne.w	80047c0 <StartBLEKMLTask+0x3550>
        // 
        uint32_t file_size = f_size(&read_file);
 8002018:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800201c:	f103 0318 	add.w	r3, r3, #24
 8002020:	f6a3 433c 	subw	r3, r3, #3132	@ 0xc3c
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800202a:	f102 0208 	add.w	r2, r2, #8
 800202e:	6013      	str	r3, [r2, #0]
        
        // 
        uint8_t size_msg[100];
        sprintf((char*)size_msg, "=== Data Size Check ===\r\nReceived: %ld bytes\r\n", file_size);
 8002030:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002034:	3b0c      	subs	r3, #12
 8002036:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800203a:	f102 0208 	add.w	r2, r2, #8
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	492f      	ldr	r1, [pc, #188]	@ (8002100 <StartBLEKMLTask+0xe90>)
 8002042:	4618      	mov	r0, r3
 8002044:	f015 fbd4 	bl	80177f0 <siprintf>
        HAL_UART_Transmit(&huart1, size_msg, strlen((char*)size_msg), 100);
 8002048:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800204c:	3b0c      	subs	r3, #12
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe f92e 	bl	80002b0 <strlen>
 8002054:	4603      	mov	r3, r0
 8002056:	b29a      	uxth	r2, r3
 8002058:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800205c:	390c      	subs	r1, #12
 800205e:	2364      	movs	r3, #100	@ 0x64
 8002060:	481a      	ldr	r0, [pc, #104]	@ (80020cc <StartBLEKMLTask+0xe5c>)
 8002062:	f009 fd97 	bl	800bb94 <HAL_UART_Transmit>
        
        // 0xfe
        uint32_t fe_count = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800206c:	6013      	str	r3, [r2, #0]
        uint8_t temp_buf[512];
        UINT br;
        f_lseek(&read_file, 0);
 800206e:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8002072:	2100      	movs	r1, #0
 8002074:	4618      	mov	r0, r3
 8002076:	f00f f9f3 	bl	8011460 <f_lseek>
        while (1) {
          res = f_read(&read_file, temp_buf, sizeof(temp_buf), &br);
 800207a:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 800207e:	f507 714f 	add.w	r1, r7, #828	@ 0x33c
 8002082:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 8002086:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800208a:	f00e fe1f 	bl	8010ccc <f_read>
 800208e:	4603      	mov	r3, r0
 8002090:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002094:	f102 021b 	add.w	r2, r2, #27
 8002098:	7013      	strb	r3, [r2, #0]
          if (res != FR_OK || br == 0) break;
 800209a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800209e:	f103 031b 	add.w	r3, r3, #27
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d15d      	bne.n	8002164 <StartBLEKMLTask+0xef4>
 80020a8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80020ac:	f103 0318 	add.w	r3, r3, #24
 80020b0:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d054      	beq.n	8002164 <StartBLEKMLTask+0xef4>
          for (UINT i = 0; i < br; i++) {
 80020ba:	2300      	movs	r3, #0
 80020bc:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80020c0:	f102 021c 	add.w	r2, r2, #28
 80020c4:	6013      	str	r3, [r2, #0]
 80020c6:	e03e      	b.n	8002146 <StartBLEKMLTask+0xed6>
 80020c8:	0801a5b0 	.word	0x0801a5b0
 80020cc:	200008bc 	.word	0x200008bc
 80020d0:	200049bb 	.word	0x200049bb
 80020d4:	200005f8 	.word	0x200005f8
 80020d8:	200049b8 	.word	0x200049b8
 80020dc:	200049b0 	.word	0x200049b0
 80020e0:	200029b0 	.word	0x200029b0
 80020e4:	20004c54 	.word	0x20004c54
 80020e8:	20000604 	.word	0x20000604
 80020ec:	0801a5d4 	.word	0x0801a5d4
 80020f0:	0801a5f8 	.word	0x0801a5f8
 80020f4:	0801aba0 	.word	0x0801aba0
 80020f8:	0801a640 	.word	0x0801a640
 80020fc:	20000608 	.word	0x20000608
 8002100:	0801a690 	.word	0x0801a690
            if (temp_buf[i] == 0xfe) fe_count++;
 8002104:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002108:	f103 0318 	add.w	r3, r3, #24
 800210c:	f6a3 623c 	subw	r2, r3, #3644	@ 0xe3c
 8002110:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002114:	f103 031c 	add.w	r3, r3, #28
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002120:	d106      	bne.n	8002130 <StartBLEKMLTask+0xec0>
 8002122:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	3301      	adds	r3, #1
 800212a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800212e:	6013      	str	r3, [r2, #0]
          for (UINT i = 0; i < br; i++) {
 8002130:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002134:	f103 031c 	add.w	r3, r3, #28
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	3301      	adds	r3, #1
 800213c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002140:	f102 021c 	add.w	r2, r2, #28
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800214a:	f103 0318 	add.w	r3, r3, #24
 800214e:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002158:	f102 021c 	add.w	r2, r2, #28
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d3d0      	bcc.n	8002104 <StartBLEKMLTask+0xe94>
          res = f_read(&read_file, temp_buf, sizeof(temp_buf), &br);
 8002162:	e78a      	b.n	800207a <StartBLEKMLTask+0xe0a>
          }
        }
        uint8_t fe_msg[100];
        sprintf((char*)fe_msg, "Found %ld 0xfe markers in file\r\n", fe_count);
 8002164:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002168:	3b08      	subs	r3, #8
 800216a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	49b0      	ldr	r1, [pc, #704]	@ (8002434 <StartBLEKMLTask+0x11c4>)
 8002172:	4618      	mov	r0, r3
 8002174:	f015 fb3c 	bl	80177f0 <siprintf>
        HAL_UART_Transmit(&huart1, fe_msg, strlen((char*)fe_msg), 100);
 8002178:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800217c:	3b08      	subs	r3, #8
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f896 	bl	80002b0 <strlen>
 8002184:	4603      	mov	r3, r0
 8002186:	b29a      	uxth	r2, r3
 8002188:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 800218c:	3908      	subs	r1, #8
 800218e:	2364      	movs	r3, #100	@ 0x64
 8002190:	48a9      	ldr	r0, [pc, #676]	@ (8002438 <StartBLEKMLTask+0x11c8>)
 8002192:	f009 fcff 	bl	800bb94 <HAL_UART_Transmit>
        
        // 
        f_lseek(&read_file, 0);
 8002196:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f00f f95f 	bl	8011460 <f_lseek>
        
        // 
        #define READ_CHUNK_SIZE 4096
        uint8_t* read_buffer = (uint8_t*)malloc(READ_CHUNK_SIZE);
 80021a2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80021a6:	f013 fc73 	bl	8015a90 <malloc>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80021b0:	f102 0204 	add.w	r2, r2, #4
 80021b4:	6013      	str	r3, [r2, #0]
        if (read_buffer) {
 80021b6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80021ba:	f103 0304 	add.w	r3, r3, #4
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f002 82d5 	beq.w	8004770 <StartBLEKMLTask+0x3500>
          // 
          UINT bytes_read;
          uint32_t data_length = file_size;
 80021c6:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80021ca:	f103 0308 	add.w	r3, r3, #8
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80021d4:	f102 0218 	add.w	r2, r2, #24
 80021d8:	6013      	str	r3, [r2, #0]
          
          //  0xFF 0xFF 0xFF
          if (file_size >= 3) {
 80021da:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80021de:	f103 0308 	add.w	r3, r3, #8
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d967      	bls.n	80022b8 <StartBLEKMLTask+0x1048>
            f_lseek(&read_file, file_size - 3);
 80021e8:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80021ec:	f103 0308 	add.w	r3, r3, #8
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	1eda      	subs	r2, r3, #3
 80021f4:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00f f930 	bl	8011460 <f_lseek>
            uint8_t end_check[3];
            f_read(&read_file, end_check, 3, &bytes_read);
 8002200:	f607 2324 	addw	r3, r7, #2596	@ 0xa24
 8002204:	f507 6122 	add.w	r1, r7, #2592	@ 0xa20
 8002208:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 800220c:	2203      	movs	r2, #3
 800220e:	f00e fd5d 	bl	8010ccc <f_read>
            if (bytes_read == 3 && end_check[0] == 0xFF && end_check[1] == 0xFF && end_check[2] == 0xFF) {
 8002212:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002216:	f103 0318 	add.w	r3, r3, #24
 800221a:	f2a3 7354 	subw	r3, r3, #1876	@ 0x754
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b03      	cmp	r3, #3
 8002222:	d143      	bne.n	80022ac <StartBLEKMLTask+0x103c>
 8002224:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002228:	f103 0318 	add.w	r3, r3, #24
 800222c:	f5a3 63eb 	sub.w	r3, r3, #1880	@ 0x758
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2bff      	cmp	r3, #255	@ 0xff
 8002234:	d13a      	bne.n	80022ac <StartBLEKMLTask+0x103c>
 8002236:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800223a:	f103 0318 	add.w	r3, r3, #24
 800223e:	f5a3 63eb 	sub.w	r3, r3, #1880	@ 0x758
 8002242:	785b      	ldrb	r3, [r3, #1]
 8002244:	2bff      	cmp	r3, #255	@ 0xff
 8002246:	d131      	bne.n	80022ac <StartBLEKMLTask+0x103c>
 8002248:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800224c:	f103 0318 	add.w	r3, r3, #24
 8002250:	f5a3 63eb 	sub.w	r3, r3, #1880	@ 0x758
 8002254:	789b      	ldrb	r3, [r3, #2]
 8002256:	2bff      	cmp	r3, #255	@ 0xff
 8002258:	d128      	bne.n	80022ac <StartBLEKMLTask+0x103c>
              data_length -= 3;
 800225a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800225e:	f103 0318 	add.w	r3, r3, #24
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	3b03      	subs	r3, #3
 8002266:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800226a:	f102 0218 	add.w	r2, r2, #24
 800226e:	6013      	str	r3, [r2, #0]
              uint8_t end_marker_msg[] = "End sequence 0xFF 0xFF 0xFF found and removed.\r\n";
 8002270:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002274:	f103 0318 	add.w	r3, r3, #24
 8002278:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 800227c:	4a6f      	ldr	r2, [pc, #444]	@ (800243c <StartBLEKMLTask+0x11cc>)
 800227e:	461c      	mov	r4, r3
 8002280:	4615      	mov	r5, r2
 8002282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002286:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002288:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800228a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800228c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800228e:	682b      	ldr	r3, [r5, #0]
 8002290:	7023      	strb	r3, [r4, #0]
              HAL_UART_Transmit(&huart1, end_marker_msg, strlen((char*)end_marker_msg), 100);
 8002292:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe f80a 	bl	80002b0 <strlen>
 800229c:	4603      	mov	r3, r0
 800229e:	b29a      	uxth	r2, r3
 80022a0:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80022a4:	2364      	movs	r3, #100	@ 0x64
 80022a6:	4864      	ldr	r0, [pc, #400]	@ (8002438 <StartBLEKMLTask+0x11c8>)
 80022a8:	f009 fc74 	bl	800bb94 <HAL_UART_Transmit>
            }
            // 
            f_lseek(&read_file, 0);
 80022ac:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f00f f8d4 	bl	8011460 <f_lseek>
          }
          
          // 
          res = f_read(&read_file, read_buffer, 2, &bytes_read);
 80022b8:	f607 2324 	addw	r3, r7, #2596	@ 0xa24
 80022bc:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 80022c0:	2202      	movs	r2, #2
 80022c2:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 80022c6:	f101 0104 	add.w	r1, r1, #4
 80022ca:	6809      	ldr	r1, [r1, #0]
 80022cc:	f00e fcfe 	bl	8010ccc <f_read>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80022d6:	f102 021b 	add.w	r2, r2, #27
 80022da:	7013      	strb	r3, [r2, #0]
          if (res == FR_OK && bytes_read == 2) {
 80022dc:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80022e0:	f103 031b 	add.w	r3, r3, #27
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f042 820d 	bne.w	8004706 <StartBLEKMLTask+0x3496>
 80022ec:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80022f0:	f103 0318 	add.w	r3, r3, #24
 80022f4:	f2a3 7354 	subw	r3, r3, #1876	@ 0x754
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	f042 8203 	bne.w	8004706 <StartBLEKMLTask+0x3496>
            //  'BL' 
            //  'BL' 
            if (read_buffer[0] == 0x42 && read_buffer[1] == 0x4C) {
 8002300:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8002304:	f103 0304 	add.w	r3, r3, #4
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b42      	cmp	r3, #66	@ 0x42
 800230e:	f042 81bb 	bne.w	8004688 <StartBLEKMLTask+0x3418>
 8002312:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8002316:	f103 0304 	add.w	r3, r3, #4
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b4c      	cmp	r3, #76	@ 0x4c
 8002322:	f042 81b1 	bne.w	8004688 <StartBLEKMLTask+0x3418>
              uint8_t decompress_start_msg[100];
              sprintf((char*)decompress_start_msg, "=== Starting Decompression ===\r\nCompressed: %ld bytes\r\n", data_length);
 8002326:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800232a:	3b04      	subs	r3, #4
 800232c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002330:	f102 0218 	add.w	r2, r2, #24
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	4942      	ldr	r1, [pc, #264]	@ (8002440 <StartBLEKMLTask+0x11d0>)
 8002338:	4618      	mov	r0, r3
 800233a:	f015 fa59 	bl	80177f0 <siprintf>
              HAL_UART_Transmit(&huart1, decompress_start_msg, strlen((char*)decompress_start_msg), 100);
 800233e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002342:	3b04      	subs	r3, #4
 8002344:	4618      	mov	r0, r3
 8002346:	f7fd ffb3 	bl	80002b0 <strlen>
 800234a:	4603      	mov	r3, r0
 800234c:	b29a      	uxth	r2, r3
 800234e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8002352:	3904      	subs	r1, #4
 8002354:	2364      	movs	r3, #100	@ 0x64
 8002356:	4838      	ldr	r0, [pc, #224]	@ (8002438 <StartBLEKMLTask+0x11c8>)
 8002358:	f009 fc1c 	bl	800bb94 <HAL_UART_Transmit>
              
              // 
              FIL decompressed_fd;
              res = f_open(&decompressed_fd, decompressed_file, FA_CREATE_ALWAYS | FA_WRITE);
 800235c:	f607 214c 	addw	r1, r7, #2636	@ 0xa4c
 8002360:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8002364:	220a      	movs	r2, #10
 8002366:	4618      	mov	r0, r3
 8002368:	f00e fada 	bl	8010920 <f_open>
 800236c:	4603      	mov	r3, r0
 800236e:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002372:	f102 021b 	add.w	r2, r2, #27
 8002376:	7013      	strb	r3, [r2, #0]
              if (res == FR_OK) {
 8002378:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800237c:	f103 031b 	add.w	r3, r3, #27
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	f042 8167 	bne.w	8004656 <StartBLEKMLTask+0x33e6>
                // 8KB4KB
                #define READ_BUF_SIZE 8192
                #define OUT_BUF_SIZE 4096
                uint8_t* read_buf = (uint8_t*)malloc(READ_BUF_SIZE);
 8002388:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800238c:	f013 fb80 	bl	8015a90 <malloc>
 8002390:	4603      	mov	r3, r0
 8002392:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002396:	6013      	str	r3, [r2, #0]
                uint8_t* out_buf = (uint8_t*)malloc(OUT_BUF_SIZE);
 8002398:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800239c:	f013 fb78 	bl	8015a90 <malloc>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80023a6:	f102 021c 	add.w	r2, r2, #28
 80023aa:	6013      	str	r3, [r2, #0]
                
                if (read_buf && out_buf) {
 80023ac:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f002 8110 	beq.w	80045d8 <StartBLEKMLTask+0x3368>
 80023b8:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80023bc:	f103 031c 	add.w	r3, r3, #28
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f002 8108 	beq.w	80045d8 <StartBLEKMLTask+0x3368>
                  uint32_t total_out = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80023ce:	f102 0214 	add.w	r2, r2, #20
 80023d2:	6013      	str	r3, [r2, #0]
                  uint32_t out_pos = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80023da:	f102 0210 	add.w	r2, r2, #16
 80023de:	6013      	str	r3, [r2, #0]
                  uint32_t file_pos = 2;  // 'BL'
 80023e0:	2302      	movs	r3, #2
 80023e2:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80023e6:	f102 020c 	add.w	r2, r2, #12
 80023ea:	6013      	str	r3, [r2, #0]
                  
                  // 
                  uint32_t buf_start = 0;  // 
 80023ec:	2300      	movs	r3, #0
 80023ee:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80023f2:	f102 0218 	add.w	r2, r2, #24
 80023f6:	6013      	str	r3, [r2, #0]
                  uint32_t buf_len = 0;    // 
 80023f8:	2300      	movs	r3, #0
 80023fa:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80023fe:	f102 0208 	add.w	r2, r2, #8
 8002402:	6013      	str	r3, [r2, #0]
                  uint32_t buf_pos = 0;    // 
 8002404:	2300      	movs	r3, #0
 8002406:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800240a:	f102 0204 	add.w	r2, r2, #4
 800240e:	6013      	str	r3, [r2, #0]
                  
                  // 
                  uint32_t fe_count = 0;        // 0xfe
 8002410:	2300      	movs	r3, #0
 8002412:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002416:	6013      	str	r3, [r2, #0]
                  uint32_t total_coords = 0;    // 
 8002418:	2300      	movs	r3, #0
 800241a:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 800241e:	f102 021c 	add.w	r2, r2, #28
 8002422:	6013      	str	r3, [r2, #0]
                  
                  // +2
                  f_lseek(&read_file, 2);
 8002424:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8002428:	2102      	movs	r1, #2
 800242a:	4618      	mov	r0, r3
 800242c:	f00f f818 	bl	8011460 <f_lseek>
                  
                  // 
                  while (file_pos < data_length) {
 8002430:	f001 ba08 	b.w	8003844 <StartBLEKMLTask+0x25d4>
 8002434:	0801a6c0 	.word	0x0801a6c0
 8002438:	200008bc 	.word	0x200008bc
 800243c:	0801abbc 	.word	0x0801abbc
 8002440:	0801a6e4 	.word	0x0801a6e4
                    // 
                    if (buf_pos >= buf_len) {
 8002444:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002448:	f103 0304 	add.w	r3, r3, #4
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002452:	f103 0308 	add.w	r3, r3, #8
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	429a      	cmp	r2, r3
 800245a:	d356      	bcc.n	800250a <StartBLEKMLTask+0x129a>
                      buf_start = file_pos;
 800245c:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002460:	f103 030c 	add.w	r3, r3, #12
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800246a:	f102 0218 	add.w	r2, r2, #24
 800246e:	6013      	str	r3, [r2, #0]
                      UINT br;
                      uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 8002470:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002474:	f103 0318 	add.w	r3, r3, #24
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800247e:	f103 030c 	add.w	r3, r3, #12
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800248a:	bf28      	it	cs
 800248c:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 8002490:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8002494:	f102 0214 	add.w	r2, r2, #20
 8002498:	6013      	str	r3, [r2, #0]
                      res = f_read(&read_file, read_buf, to_read, &br);
 800249a:	f607 231c 	addw	r3, r7, #2588	@ 0xa1c
 800249e:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 80024a2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80024a6:	f102 0214 	add.w	r2, r2, #20
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 80024b0:	6809      	ldr	r1, [r1, #0]
 80024b2:	f00e fc0b 	bl	8010ccc <f_read>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80024bc:	f102 021b 	add.w	r2, r2, #27
 80024c0:	7013      	strb	r3, [r2, #0]
                      if (res != FR_OK || br == 0) break;
 80024c2:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80024c6:	f103 031b 	add.w	r3, r3, #27
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f041 81c6 	bne.w	800385e <StartBLEKMLTask+0x25ee>
 80024d2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80024d6:	f103 0318 	add.w	r3, r3, #24
 80024da:	f2a3 735c 	subw	r3, r3, #1884	@ 0x75c
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f001 81bc 	beq.w	800385e <StartBLEKMLTask+0x25ee>
                      buf_len = br;
 80024e6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80024ea:	f103 0318 	add.w	r3, r3, #24
 80024ee:	f2a3 735c 	subw	r3, r3, #1884	@ 0x75c
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80024f8:	f102 0208 	add.w	r2, r2, #8
 80024fc:	6013      	str	r3, [r2, #0]
                      buf_pos = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002504:	f102 0204 	add.w	r2, r2, #4
 8002508:	6013      	str	r3, [r2, #0]
                    }
                    
                    uint8_t byte = read_buf[buf_pos++];
 800250a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800250e:	f103 0304 	add.w	r3, r3, #4
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 800251a:	f101 0104 	add.w	r1, r1, #4
 800251e:	600a      	str	r2, [r1, #0]
 8002520:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	4413      	add	r3, r2
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800252e:	f102 0213 	add.w	r2, r2, #19
 8002532:	7013      	strb	r3, [r2, #0]
                    file_pos++;
 8002534:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002538:	f103 030c 	add.w	r3, r3, #12
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	3301      	adds	r3, #1
 8002540:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002544:	f102 020c 	add.w	r2, r2, #12
 8002548:	6013      	str	r3, [r2, #0]
                    
                    if (byte == 0xfe) {
 800254a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800254e:	f103 0313 	add.w	r3, r3, #19
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2bfe      	cmp	r3, #254	@ 0xfe
 8002556:	f040 859a 	bne.w	800308e <StartBLEKMLTask+0x1e1e>
                      fe_count++;  // 0xfe
 800255a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	3301      	adds	r3, #1
 8002562:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002566:	6013      	str	r3, [r2, #0]
                      
                      // 
                      if (out_pos > 0) {
 8002568:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800256c:	f103 0310 	add.w	r3, r3, #16
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d027      	beq.n	80025c6 <StartBLEKMLTask+0x1356>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 8002576:	f507 6321 	add.w	r3, r7, #2576	@ 0xa10
 800257a:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 800257e:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002582:	f102 0210 	add.w	r2, r2, #16
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 800258c:	f101 011c 	add.w	r1, r1, #28
 8002590:	6809      	ldr	r1, [r1, #0]
 8002592:	f00e fd09 	bl	8010fa8 <f_write>
                        total_out += bw;
 8002596:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800259a:	f103 0318 	add.w	r3, r3, #24
 800259e:	f5a3 63ed 	sub.w	r3, r3, #1896	@ 0x768
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80025a8:	f102 0214 	add.w	r2, r2, #20
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	4413      	add	r3, r2
 80025b0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80025b4:	f102 0214 	add.w	r2, r2, #20
 80025b8:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80025c0:	f102 0210 	add.w	r2, r2, #16
 80025c4:	6013      	str	r3, [r2, #0]
                      
                      // 2
                      uint8_t count_bytes[2];
                      
                      // 
                      if (buf_pos + 2 > buf_len) {
 80025c6:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80025ca:	f103 0304 	add.w	r3, r3, #4
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	3302      	adds	r3, #2
 80025d2:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80025d6:	f102 0208 	add.w	r2, r2, #8
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	429a      	cmp	r2, r3
 80025de:	f080 8188 	bcs.w	80028f2 <StartBLEKMLTask+0x1682>
                        // 
                        // 
                        uint32_t remaining = buf_len - buf_pos;
 80025e2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80025e6:	f103 0308 	add.w	r3, r3, #8
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80025f0:	f103 0304 	add.w	r3, r3, #4
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80025fc:	6013      	str	r3, [r2, #0]
                        if (remaining > 0) {
 80025fe:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	f000 80d9 	beq.w	80027bc <StartBLEKMLTask+0x154c>
                          count_bytes[0] = read_buf[buf_pos];
 800260a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002614:	f103 0304 	add.w	r3, r3, #4
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4413      	add	r3, r2
 800261c:	781a      	ldrb	r2, [r3, #0]
 800261e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002622:	f103 0318 	add.w	r3, r3, #24
 8002626:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 800262a:	701a      	strb	r2, [r3, #0]
                          if (remaining >= 2) {
 800262c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d928      	bls.n	8002688 <StartBLEKMLTask+0x1418>
                            count_bytes[1] = read_buf[buf_pos + 1];
 8002636:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800263a:	f103 0304 	add.w	r3, r3, #4
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	3301      	adds	r3, #1
 8002642:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	4413      	add	r3, r2
 800264a:	781a      	ldrb	r2, [r3, #0]
 800264c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002650:	f103 0318 	add.w	r3, r3, #24
 8002654:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 8002658:	705a      	strb	r2, [r3, #1]
                            buf_pos += 2;
 800265a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800265e:	f103 0304 	add.w	r3, r3, #4
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	3302      	adds	r3, #2
 8002666:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800266a:	f102 0204 	add.w	r2, r2, #4
 800266e:	6013      	str	r3, [r2, #0]
                            file_pos += 2;
 8002670:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002674:	f103 030c 	add.w	r3, r3, #12
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	3302      	adds	r3, #2
 800267c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002680:	f102 020c 	add.w	r2, r2, #12
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	e16d      	b.n	8002964 <StartBLEKMLTask+0x16f4>
                          } else {
                            // 11
                            buf_pos++;
 8002688:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800268c:	f103 0304 	add.w	r3, r3, #4
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002698:	f102 0204 	add.w	r2, r2, #4
 800269c:	6013      	str	r3, [r2, #0]
                            file_pos++;
 800269e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80026a2:	f103 030c 	add.w	r3, r3, #12
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	3301      	adds	r3, #1
 80026aa:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80026ae:	f102 020c 	add.w	r2, r2, #12
 80026b2:	6013      	str	r3, [r2, #0]
                            // 
                            f_lseek(&read_file, file_pos);
 80026b4:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80026b8:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80026bc:	f102 020c 	add.w	r2, r2, #12
 80026c0:	6811      	ldr	r1, [r2, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f00e fecc 	bl	8011460 <f_lseek>
                            UINT br;
                            uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 80026c8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80026cc:	f103 0318 	add.w	r3, r3, #24
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80026d6:	f103 030c 	add.w	r3, r3, #12
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e2:	bf28      	it	cs
 80026e4:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 80026e8:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 80026ec:	f102 0218 	add.w	r2, r2, #24
 80026f0:	6013      	str	r3, [r2, #0]
                            res = f_read(&read_file, read_buf, to_read, &br);
 80026f2:	f607 230c 	addw	r3, r7, #2572	@ 0xa0c
 80026f6:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 80026fa:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 80026fe:	f102 0218 	add.w	r2, r2, #24
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8002708:	6809      	ldr	r1, [r1, #0]
 800270a:	f00e fadf 	bl	8010ccc <f_read>
 800270e:	4603      	mov	r3, r0
 8002710:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002714:	f102 021b 	add.w	r2, r2, #27
 8002718:	7013      	strb	r3, [r2, #0]
                            if (res != FR_OK || br < 1) break;
 800271a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800271e:	f103 031b 	add.w	r3, r3, #27
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f041 809a 	bne.w	800385e <StartBLEKMLTask+0x25ee>
 800272a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800272e:	f103 0318 	add.w	r3, r3, #24
 8002732:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	f001 8090 	beq.w	800385e <StartBLEKMLTask+0x25ee>
                            buf_start = file_pos;
 800273e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002742:	f103 030c 	add.w	r3, r3, #12
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800274c:	f102 0218 	add.w	r2, r2, #24
 8002750:	6013      	str	r3, [r2, #0]
                            buf_len = br;
 8002752:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002756:	f103 0318 	add.w	r3, r3, #24
 800275a:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002764:	f102 0208 	add.w	r2, r2, #8
 8002768:	6013      	str	r3, [r2, #0]
                            buf_pos = 0;
 800276a:	2300      	movs	r3, #0
 800276c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002770:	f102 0204 	add.w	r2, r2, #4
 8002774:	6013      	str	r3, [r2, #0]
                            count_bytes[1] = read_buf[buf_pos++];
 8002776:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800277a:	f103 0304 	add.w	r3, r3, #4
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002786:	f101 0104 	add.w	r1, r1, #4
 800278a:	600a      	str	r2, [r1, #0]
 800278c:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	4413      	add	r3, r2
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800279a:	f103 0318 	add.w	r3, r3, #24
 800279e:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 80027a2:	705a      	strb	r2, [r3, #1]
                            file_pos++;
 80027a4:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80027a8:	f103 030c 	add.w	r3, r3, #12
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	3301      	adds	r3, #1
 80027b0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80027b4:	f102 020c 	add.w	r2, r2, #12
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	e0d3      	b.n	8002964 <StartBLEKMLTask+0x16f4>
                          }
                        } else {
                          // 
                          f_lseek(&read_file, file_pos);
 80027bc:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80027c0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80027c4:	f102 020c 	add.w	r2, r2, #12
 80027c8:	6811      	ldr	r1, [r2, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f00e fe48 	bl	8011460 <f_lseek>
                          UINT br;
                          uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 80027d0:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80027d4:	f103 0318 	add.w	r3, r3, #24
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80027de:	f103 030c 	add.w	r3, r3, #12
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027ea:	bf28      	it	cs
 80027ec:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 80027f0:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 80027f4:	f102 021c 	add.w	r2, r2, #28
 80027f8:	6013      	str	r3, [r2, #0]
                          res = f_read(&read_file, read_buf, to_read, &br);
 80027fa:	f607 2308 	addw	r3, r7, #2568	@ 0xa08
 80027fe:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 8002802:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002806:	f102 021c 	add.w	r2, r2, #28
 800280a:	6812      	ldr	r2, [r2, #0]
 800280c:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8002810:	6809      	ldr	r1, [r1, #0]
 8002812:	f00e fa5b 	bl	8010ccc <f_read>
 8002816:	4603      	mov	r3, r0
 8002818:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800281c:	f102 021b 	add.w	r2, r2, #27
 8002820:	7013      	strb	r3, [r2, #0]
                          if (res != FR_OK || br < 2) break;
 8002822:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8002826:	f103 031b 	add.w	r3, r3, #27
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	f041 8016 	bne.w	800385e <StartBLEKMLTask+0x25ee>
 8002832:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002836:	f103 0318 	add.w	r3, r3, #24
 800283a:	f5a3 63ee 	sub.w	r3, r3, #1904	@ 0x770
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	f241 800c 	bls.w	800385e <StartBLEKMLTask+0x25ee>
                          buf_start = file_pos;
 8002846:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800284a:	f103 030c 	add.w	r3, r3, #12
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8002854:	f102 0218 	add.w	r2, r2, #24
 8002858:	6013      	str	r3, [r2, #0]
                          buf_len = br;
 800285a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800285e:	f103 0318 	add.w	r3, r3, #24
 8002862:	f5a3 63ee 	sub.w	r3, r3, #1904	@ 0x770
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800286c:	f102 0208 	add.w	r2, r2, #8
 8002870:	6013      	str	r3, [r2, #0]
                          buf_pos = 0;
 8002872:	2300      	movs	r3, #0
 8002874:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002878:	f102 0204 	add.w	r2, r2, #4
 800287c:	6013      	str	r3, [r2, #0]
                          count_bytes[0] = read_buf[buf_pos++];
 800287e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002882:	f103 0304 	add.w	r3, r3, #4
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	1c5a      	adds	r2, r3, #1
 800288a:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 800288e:	f101 0104 	add.w	r1, r1, #4
 8002892:	600a      	str	r2, [r1, #0]
 8002894:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	4413      	add	r3, r2
 800289c:	781a      	ldrb	r2, [r3, #0]
 800289e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80028a2:	f103 0318 	add.w	r3, r3, #24
 80028a6:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 80028aa:	701a      	strb	r2, [r3, #0]
                          count_bytes[1] = read_buf[buf_pos++];
 80028ac:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80028b0:	f103 0304 	add.w	r3, r3, #4
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80028bc:	f101 0104 	add.w	r1, r1, #4
 80028c0:	600a      	str	r2, [r1, #0]
 80028c2:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80028c6:	6812      	ldr	r2, [r2, #0]
 80028c8:	4413      	add	r3, r2
 80028ca:	781a      	ldrb	r2, [r3, #0]
 80028cc:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80028d0:	f103 0318 	add.w	r3, r3, #24
 80028d4:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 80028d8:	705a      	strb	r2, [r3, #1]
                          file_pos += 2;
 80028da:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80028de:	f103 030c 	add.w	r3, r3, #12
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3302      	adds	r3, #2
 80028e6:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80028ea:	f102 020c 	add.w	r2, r2, #12
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	e038      	b.n	8002964 <StartBLEKMLTask+0x16f4>
                        }
                      } else {
                        // 
                        count_bytes[0] = read_buf[buf_pos++];
 80028f2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80028f6:	f103 0304 	add.w	r3, r3, #4
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002902:	f101 0104 	add.w	r1, r1, #4
 8002906:	600a      	str	r2, [r1, #0]
 8002908:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800290c:	6812      	ldr	r2, [r2, #0]
 800290e:	4413      	add	r3, r2
 8002910:	781a      	ldrb	r2, [r3, #0]
 8002912:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002916:	f103 0318 	add.w	r3, r3, #24
 800291a:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 800291e:	701a      	strb	r2, [r3, #0]
                        count_bytes[1] = read_buf[buf_pos++];
 8002920:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002924:	f103 0304 	add.w	r3, r3, #4
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002930:	f101 0104 	add.w	r1, r1, #4
 8002934:	600a      	str	r2, [r1, #0]
 8002936:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	4413      	add	r3, r2
 800293e:	781a      	ldrb	r2, [r3, #0]
 8002940:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002944:	f103 0318 	add.w	r3, r3, #24
 8002948:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 800294c:	705a      	strb	r2, [r3, #1]
                        file_pos += 2;
 800294e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002952:	f103 030c 	add.w	r3, r3, #12
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	3302      	adds	r3, #2
 800295a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800295e:	f102 020c 	add.w	r2, r2, #12
 8002962:	6013      	str	r3, [r2, #0]
                      }
                      
                      // 
                      uint16_t coord_count = count_bytes[0] | (count_bytes[1] << 8);
 8002964:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002968:	f103 0318 	add.w	r3, r3, #24
 800296c:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	b21a      	sxth	r2, r3
 8002974:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002978:	f103 0318 	add.w	r3, r3, #24
 800297c:	f5a3 63ec 	sub.w	r3, r3, #1888	@ 0x760
 8002980:	785b      	ldrb	r3, [r3, #1]
 8002982:	b21b      	sxth	r3, r3
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	b21b      	sxth	r3, r3
 8002988:	4313      	orrs	r3, r2
 800298a:	b21b      	sxth	r3, r3
 800298c:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002990:	f102 0216 	add.w	r2, r2, #22
 8002994:	8013      	strh	r3, [r2, #0]
                      //           fe_count, file_pos - 3, coord_count);
                      //   HAL_UART_Transmit(&huart1, debug_msg, strlen((char*)debug_msg), 100);
                      // }
                      
                      // 0
                      if (coord_count == 0) {
 8002996:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 800299a:	f103 0316 	add.w	r3, r3, #22
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d11a      	bne.n	80029da <StartBLEKMLTask+0x176a>
                        uint8_t err_msg[150];
                        sprintf((char*)err_msg, "WARNING: coord_count=0 at block %lu, pos=%lu\r\n", 
 80029a4:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80029a8:	f103 030c 	add.w	r3, r3, #12
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	3b03      	subs	r3, #3
 80029b0:	f507 701d 	add.w	r0, r7, #628	@ 0x274
 80029b4:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	49bc      	ldr	r1, [pc, #752]	@ (8002cac <StartBLEKMLTask+0x1a3c>)
 80029bc:	f014 ff18 	bl	80177f0 <siprintf>
                                fe_count, file_pos - 3);
                        HAL_UART_Transmit(&huart1, err_msg, strlen((char*)err_msg), 100);
 80029c0:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fd fc73 	bl	80002b0 <strlen>
 80029ca:	4603      	mov	r3, r0
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 80029d2:	2364      	movs	r3, #100	@ 0x64
 80029d4:	48b6      	ldr	r0, [pc, #728]	@ (8002cb0 <StartBLEKMLTask+0x1a40>)
 80029d6:	f009 f8dd 	bl	800bb94 <HAL_UART_Transmit>
                      }
                      
                      total_coords += coord_count;
 80029da:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80029de:	f103 0316 	add.w	r3, r3, #22
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 80029e8:	f102 021c 	add.w	r2, r2, #28
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	4413      	add	r3, r2
 80029f0:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 80029f4:	f102 021c 	add.w	r2, r2, #28
 80029f8:	6013      	str	r3, [r2, #0]
                      
                      // <coordinates>
                      const char* tag = "<coordinates>";
 80029fa:	4bae      	ldr	r3, [pc, #696]	@ (8002cb4 <StartBLEKMLTask+0x1a44>)
 80029fc:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002a00:	f102 0210 	add.w	r2, r2, #16
 8002a04:	6013      	str	r3, [r2, #0]
                      UINT bw;
                      f_write(&decompressed_fd, (uint8_t*)tag, strlen(tag), &bw);
 8002a06:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002a0a:	f103 0310 	add.w	r3, r3, #16
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	f7fd fc4e 	bl	80002b0 <strlen>
 8002a14:	4602      	mov	r2, r0
 8002a16:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8002a1a:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8002a1e:	f507 5185 	add.w	r1, r7, #4256	@ 0x10a0
 8002a22:	f101 0110 	add.w	r1, r1, #16
 8002a26:	6809      	ldr	r1, [r1, #0]
 8002a28:	f00e fabe 	bl	8010fa8 <f_write>
                      total_out += bw;
 8002a2c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002a30:	f103 0318 	add.w	r3, r3, #24
 8002a34:	f2a3 7364 	subw	r3, r3, #1892	@ 0x764
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002a3e:	f102 0214 	add.w	r2, r2, #20
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	4413      	add	r3, r2
 8002a46:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002a4a:	f102 0214 	add.w	r2, r2, #20
 8002a4e:	6013      	str	r3, [r2, #0]
                      
                      // 
                      for (uint16_t c = 0; c < coord_count; c++) {
 8002a50:	2300      	movs	r3, #0
 8002a52:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002a56:	f102 021a 	add.w	r2, r2, #26
 8002a5a:	8013      	strh	r3, [r2, #0]
 8002a5c:	e2de      	b.n	800301c <StartBLEKMLTask+0x1dac>
                        // 12
                        uint8_t coord_bytes[12];
                        
                        // 12
                        if (buf_pos + 12 > buf_len) {
 8002a5e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002a62:	f103 0304 	add.w	r3, r3, #4
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002a6e:	f102 0208 	add.w	r2, r2, #8
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	f080 8111 	bcs.w	8002c9c <StartBLEKMLTask+0x1a2c>
                          // 
                          uint32_t remaining = buf_len - buf_pos;
 8002a7a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002a7e:	f103 0308 	add.w	r3, r3, #8
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002a88:	f103 0304 	add.w	r3, r3, #4
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002a94:	f102 020c 	add.w	r2, r2, #12
 8002a98:	6013      	str	r3, [r2, #0]
                          // 
                          for (uint32_t i = 0; i < remaining; i++) {
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002aa0:	f102 0214 	add.w	r2, r2, #20
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e028      	b.n	8002afa <StartBLEKMLTask+0x188a>
                            coord_bytes[i] = read_buf[buf_pos++];
 8002aa8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002aac:	f103 0304 	add.w	r3, r3, #4
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002ab8:	f101 0104 	add.w	r1, r1, #4
 8002abc:	600a      	str	r2, [r1, #0]
 8002abe:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	7819      	ldrb	r1, [r3, #0]
 8002ac8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002acc:	f103 0318 	add.w	r3, r3, #24
 8002ad0:	f2a3 727c 	subw	r2, r3, #1916	@ 0x77c
 8002ad4:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002ad8:	f103 0314 	add.w	r3, r3, #20
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	460a      	mov	r2, r1
 8002ae2:	701a      	strb	r2, [r3, #0]
                          for (uint32_t i = 0; i < remaining; i++) {
 8002ae4:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002ae8:	f103 0314 	add.w	r3, r3, #20
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3301      	adds	r3, #1
 8002af0:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002af4:	f102 0214 	add.w	r2, r2, #20
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002afe:	f103 0314 	add.w	r3, r3, #20
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002b08:	f103 030c 	add.w	r3, r3, #12
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d3ca      	bcc.n	8002aa8 <StartBLEKMLTask+0x1838>
                          }
                          file_pos += remaining;
 8002b12:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002b16:	f103 030c 	add.w	r3, r3, #12
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002b20:	f103 030c 	add.w	r3, r3, #12
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4413      	add	r3, r2
 8002b28:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002b2c:	f102 020c 	add.w	r2, r2, #12
 8002b30:	6013      	str	r3, [r2, #0]
                          
                          // 
                          f_lseek(&read_file, file_pos);
 8002b32:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 8002b36:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002b3a:	f102 020c 	add.w	r2, r2, #12
 8002b3e:	6811      	ldr	r1, [r2, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f00e fc8d 	bl	8011460 <f_lseek>
                          UINT br;
                          uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 8002b46:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002b4a:	f103 0318 	add.w	r3, r3, #24
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002b54:	f103 030c 	add.w	r3, r3, #12
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b60:	bf28      	it	cs
 8002b62:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 8002b66:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002b6a:	f102 0208 	add.w	r2, r2, #8
 8002b6e:	6013      	str	r3, [r2, #0]
                          res = f_read(&read_file, read_buf, to_read, &br);
 8002b70:	f607 13f8 	addw	r3, r7, #2552	@ 0x9f8
 8002b74:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 8002b78:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002b7c:	f102 0208 	add.w	r2, r2, #8
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8002b86:	6809      	ldr	r1, [r1, #0]
 8002b88:	f00e f8a0 	bl	8010ccc <f_read>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002b92:	f102 021b 	add.w	r2, r2, #27
 8002b96:	7013      	strb	r3, [r2, #0]
                          if (res != FR_OK || br < (12 - remaining)) break;
 8002b98:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8002b9c:	f103 031b 	add.w	r3, r3, #27
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 8247 	bne.w	8003036 <StartBLEKMLTask+0x1dc6>
 8002ba8:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002bac:	f103 030c 	add.w	r3, r3, #12
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f1c3 020c 	rsb	r2, r3, #12
 8002bb6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002bba:	f103 0318 	add.w	r3, r3, #24
 8002bbe:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	f200 8236 	bhi.w	8003036 <StartBLEKMLTask+0x1dc6>
                          buf_start = file_pos;
 8002bca:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002bce:	f103 030c 	add.w	r3, r3, #12
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8002bd8:	f102 0218 	add.w	r2, r2, #24
 8002bdc:	6013      	str	r3, [r2, #0]
                          buf_len = br;
 8002bde:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002be2:	f103 0318 	add.w	r3, r3, #24
 8002be6:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002bf0:	f102 0208 	add.w	r2, r2, #8
 8002bf4:	6013      	str	r3, [r2, #0]
                          buf_pos = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002bfc:	f102 0204 	add.w	r2, r2, #4
 8002c00:	6013      	str	r3, [r2, #0]
                          
                          // 
                          for (uint32_t i = remaining; i < 12; i++) {
 8002c02:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002c06:	f103 030c 	add.w	r3, r3, #12
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002c10:	f102 0210 	add.w	r2, r2, #16
 8002c14:	6013      	str	r3, [r2, #0]
 8002c16:	e028      	b.n	8002c6a <StartBLEKMLTask+0x19fa>
                            coord_bytes[i] = read_buf[buf_pos++];
 8002c18:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002c1c:	f103 0304 	add.w	r3, r3, #4
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002c28:	f101 0104 	add.w	r1, r1, #4
 8002c2c:	600a      	str	r2, [r1, #0]
 8002c2e:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	4413      	add	r3, r2
 8002c36:	7819      	ldrb	r1, [r3, #0]
 8002c38:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002c3c:	f103 0318 	add.w	r3, r3, #24
 8002c40:	f2a3 727c 	subw	r2, r3, #1916	@ 0x77c
 8002c44:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002c48:	f103 0310 	add.w	r3, r3, #16
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4413      	add	r3, r2
 8002c50:	460a      	mov	r2, r1
 8002c52:	701a      	strb	r2, [r3, #0]
                          for (uint32_t i = remaining; i < 12; i++) {
 8002c54:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002c58:	f103 0310 	add.w	r3, r3, #16
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002c64:	f102 0210 	add.w	r2, r2, #16
 8002c68:	6013      	str	r3, [r2, #0]
 8002c6a:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002c6e:	f103 0310 	add.w	r3, r3, #16
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b0b      	cmp	r3, #11
 8002c76:	d9cf      	bls.n	8002c18 <StartBLEKMLTask+0x19a8>
                          }
                          file_pos += (12 - remaining);
 8002c78:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002c7c:	f103 030c 	add.w	r3, r3, #12
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002c86:	f103 030c 	add.w	r3, r3, #12
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	330c      	adds	r3, #12
 8002c90:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002c94:	f102 020c 	add.w	r2, r2, #12
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	e048      	b.n	8002d2e <StartBLEKMLTask+0x1abe>
                        } else {
                          // 
                          for (uint32_t i = 0; i < 12; i++) {
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002ca2:	f102 020c 	add.w	r2, r2, #12
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	e02f      	b.n	8002d0a <StartBLEKMLTask+0x1a9a>
 8002caa:	bf00      	nop
 8002cac:	0801a71c 	.word	0x0801a71c
 8002cb0:	200008bc 	.word	0x200008bc
 8002cb4:	0801a310 	.word	0x0801a310
                            coord_bytes[i] = read_buf[buf_pos++];
 8002cb8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002cbc:	f103 0304 	add.w	r3, r3, #4
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8002cc8:	f101 0104 	add.w	r1, r1, #4
 8002ccc:	600a      	str	r2, [r1, #0]
 8002cce:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8002cd2:	6812      	ldr	r2, [r2, #0]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	7819      	ldrb	r1, [r3, #0]
 8002cd8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002cdc:	f103 0318 	add.w	r3, r3, #24
 8002ce0:	f2a3 727c 	subw	r2, r3, #1916	@ 0x77c
 8002ce4:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002ce8:	f103 030c 	add.w	r3, r3, #12
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4413      	add	r3, r2
 8002cf0:	460a      	mov	r2, r1
 8002cf2:	701a      	strb	r2, [r3, #0]
                          for (uint32_t i = 0; i < 12; i++) {
 8002cf4:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002cf8:	f103 030c 	add.w	r3, r3, #12
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002d04:	f102 020c 	add.w	r2, r2, #12
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002d0e:	f103 030c 	add.w	r3, r3, #12
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b0b      	cmp	r3, #11
 8002d16:	d9cf      	bls.n	8002cb8 <StartBLEKMLTask+0x1a48>
                          }
                          file_pos += 12;
 8002d18:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8002d1c:	f103 030c 	add.w	r3, r3, #12
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	330c      	adds	r3, #12
 8002d24:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002d28:	f102 020c 	add.w	r2, r2, #12
 8002d2c:	6013      	str	r3, [r2, #0]
                        }
                        
                        // 
                        int32_t lon = (int32_t)(coord_bytes[0] | (coord_bytes[1]<<8) | (coord_bytes[2]<<16) | (coord_bytes[3]<<24));
 8002d2e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d32:	f103 0318 	add.w	r3, r3, #24
 8002d36:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d42:	f103 0318 	add.w	r3, r3, #24
 8002d46:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d4a:	785b      	ldrb	r3, [r3, #1]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d54:	f103 0318 	add.w	r3, r3, #24
 8002d58:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d5c:	789b      	ldrb	r3, [r3, #2]
 8002d5e:	041b      	lsls	r3, r3, #16
 8002d60:	431a      	orrs	r2, r3
 8002d62:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d66:	f103 0318 	add.w	r3, r3, #24
 8002d6a:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d6e:	78db      	ldrb	r3, [r3, #3]
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002d78:	f102 0204 	add.w	r2, r2, #4
 8002d7c:	6013      	str	r3, [r2, #0]
                        int32_t lat = (int32_t)(coord_bytes[4] | (coord_bytes[5]<<8) | (coord_bytes[6]<<16) | (coord_bytes[7]<<24));
 8002d7e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d82:	f103 0318 	add.w	r3, r3, #24
 8002d86:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d8a:	791b      	ldrb	r3, [r3, #4]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002d92:	f103 0318 	add.w	r3, r3, #24
 8002d96:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002d9a:	795b      	ldrb	r3, [r3, #5]
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002da4:	f103 0318 	add.w	r3, r3, #24
 8002da8:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002dac:	799b      	ldrb	r3, [r3, #6]
 8002dae:	041b      	lsls	r3, r3, #16
 8002db0:	431a      	orrs	r2, r3
 8002db2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002db6:	f103 0318 	add.w	r3, r3, #24
 8002dba:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002dbe:	79db      	ldrb	r3, [r3, #7]
 8002dc0:	061b      	lsls	r3, r3, #24
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8002dc8:	6013      	str	r3, [r2, #0]
                        int32_t alt = (int32_t)(coord_bytes[8] | (coord_bytes[9]<<8) | (coord_bytes[10]<<16) | (coord_bytes[11]<<24));
 8002dca:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002dce:	f103 0318 	add.w	r3, r3, #24
 8002dd2:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002dd6:	7a1b      	ldrb	r3, [r3, #8]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002dde:	f103 0318 	add.w	r3, r3, #24
 8002de2:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002de6:	7a5b      	ldrb	r3, [r3, #9]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	431a      	orrs	r2, r3
 8002dec:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002df0:	f103 0318 	add.w	r3, r3, #24
 8002df4:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002df8:	7a9b      	ldrb	r3, [r3, #10]
 8002dfa:	041b      	lsls	r3, r3, #16
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002e02:	f103 0318 	add.w	r3, r3, #24
 8002e06:	f2a3 737c 	subw	r3, r3, #1916	@ 0x77c
 8002e0a:	7adb      	ldrb	r3, [r3, #11]
 8002e0c:	061b      	lsls	r3, r3, #24
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8002e14:	f102 021c 	add.w	r2, r2, #28
 8002e18:	6013      	str	r3, [r2, #0]
                        
                        // 
                        double lon_d = lon / 1000000.0;
 8002e1a:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002e1e:	f103 0304 	add.w	r3, r3, #4
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	f7fd fb9e 	bl	8000564 <__aeabi_i2d>
 8002e28:	a3c3      	add	r3, pc, #780	@ (adr r3, 8003138 <StartBLEKMLTask+0x1ec8>)
 8002e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2e:	f7fd fd2d 	bl	800088c <__aeabi_ddiv>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	f507 5184 	add.w	r1, r7, #4224	@ 0x1080
 8002e3a:	f101 0110 	add.w	r1, r1, #16
 8002e3e:	e9c1 2300 	strd	r2, r3, [r1]
                        double lat_d = lat / 1000000.0;
 8002e42:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	f7fd fb8c 	bl	8000564 <__aeabi_i2d>
 8002e4c:	a3ba      	add	r3, pc, #744	@ (adr r3, 8003138 <StartBLEKMLTask+0x1ec8>)
 8002e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e52:	f7fd fd1b 	bl	800088c <__aeabi_ddiv>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	f507 5184 	add.w	r1, r7, #4224	@ 0x1080
 8002e5e:	f101 0108 	add.w	r1, r1, #8
 8002e62:	e9c1 2300 	strd	r2, r3, [r1]
                        double alt_d = alt / 1000000.0;
 8002e66:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8002e6a:	f103 031c 	add.w	r3, r3, #28
 8002e6e:	6818      	ldr	r0, [r3, #0]
 8002e70:	f7fd fb78 	bl	8000564 <__aeabi_i2d>
 8002e74:	a3b0      	add	r3, pc, #704	@ (adr r3, 8003138 <StartBLEKMLTask+0x1ec8>)
 8002e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7a:	f7fd fd07 	bl	800088c <__aeabi_ddiv>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	460b      	mov	r3, r1
 8002e82:	f507 5184 	add.w	r1, r7, #4224	@ 0x1080
 8002e86:	e9c1 2300 	strd	r2, r3, [r1]
                        
                        // decompressData
                        char str[96];
                        int len = snprintf(str, sizeof(str), "%.6f,%.6f,%.6f", lon_d, lat_d, alt_d);
 8002e8a:	f507 701d 	add.w	r0, r7, #628	@ 0x274
 8002e8e:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8002e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002e9a:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8002e9e:	f103 0308 	add.w	r3, r3, #8
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002eaa:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8002eae:	f103 0310 	add.w	r3, r3, #16
 8002eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb6:	e9cd 2300 	strd	r2, r3, [sp]
 8002eba:	4a9d      	ldr	r2, [pc, #628]	@ (8003130 <StartBLEKMLTask+0x1ec0>)
 8002ebc:	2160      	movs	r1, #96	@ 0x60
 8002ebe:	f014 fc61 	bl	8017784 <sniprintf>
 8002ec2:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002ec6:	f103 0308 	add.w	r3, r3, #8
 8002eca:	6018      	str	r0, [r3, #0]
                        
                        // 0
                        char* dot = strchr(str, '.');
 8002ecc:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8002ed0:	212e      	movs	r1, #46	@ 0x2e
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f014 fda8 	bl	8017a28 <strchr>
 8002ed8:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8002edc:	f103 031c 	add.w	r3, r3, #28
 8002ee0:	6018      	str	r0, [r3, #0]
                        if (dot) {
 8002ee2:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8002ee6:	f103 031c 	add.w	r3, r3, #28
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d06b      	beq.n	8002fc8 <StartBLEKMLTask+0x1d58>
                          // 
                          char* end = str + len - 1;
 8002ef0:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002ef4:	f103 0308 	add.w	r3, r3, #8
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	f507 721d 	add.w	r2, r7, #628	@ 0x274
 8002f00:	4413      	add	r3, r2
 8002f02:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002f06:	f102 0204 	add.w	r2, r2, #4
 8002f0a:	6013      	str	r3, [r2, #0]
                          while (end > dot && *end == '0') {
 8002f0c:	e00a      	b.n	8002f24 <StartBLEKMLTask+0x1cb4>
                            end--;
 8002f0e:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f12:	f103 0304 	add.w	r3, r3, #4
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002f1e:	f102 0204 	add.w	r2, r2, #4
 8002f22:	6013      	str	r3, [r2, #0]
                          while (end > dot && *end == '0') {
 8002f24:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f28:	f103 0304 	add.w	r3, r3, #4
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8002f32:	f103 031c 	add.w	r3, r3, #28
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d907      	bls.n	8002f4c <StartBLEKMLTask+0x1cdc>
 8002f3c:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f40:	f103 0304 	add.w	r3, r3, #4
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b30      	cmp	r3, #48	@ 0x30
 8002f4a:	d0e0      	beq.n	8002f0e <StartBLEKMLTask+0x1c9e>
                          }
                          // 0
                          if (end == dot) {
 8002f4c:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f50:	f103 0304 	add.w	r3, r3, #4
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8002f5a:	f103 031c 	add.w	r3, r3, #28
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d111      	bne.n	8002f88 <StartBLEKMLTask+0x1d18>
                            end++;
 8002f64:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f68:	f103 0304 	add.w	r3, r3, #4
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002f74:	f102 0204 	add.w	r2, r2, #4
 8002f78:	6013      	str	r3, [r2, #0]
                            *end = '0';  // '0'
 8002f7a:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f7e:	f103 0304 	add.w	r3, r3, #4
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2230      	movs	r2, #48	@ 0x30
 8002f86:	701a      	strb	r2, [r3, #0]
                          }
                          // 
                          end++;
 8002f88:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002f8c:	f103 0304 	add.w	r3, r3, #4
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	3301      	adds	r3, #1
 8002f94:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002f98:	f102 0204 	add.w	r2, r2, #4
 8002f9c:	6013      	str	r3, [r2, #0]
                          *end = ' ';
 8002f9e:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002fa2:	f103 0304 	add.w	r3, r3, #4
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	701a      	strb	r2, [r3, #0]
                          len = end - str + 1; // 
 8002fac:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8002fb0:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002fb4:	f102 0204 	add.w	r2, r2, #4
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8002fc2:	f102 0208 	add.w	r2, r2, #8
 8002fc6:	6013      	str	r3, [r2, #0]
                        }
                        
                        f_write(&decompressed_fd, (uint8_t*)str, len, &bw);
 8002fc8:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8002fcc:	f103 0308 	add.w	r3, r3, #8
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8002fd6:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8002fda:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8002fde:	f00d ffe3 	bl	8010fa8 <f_write>
                        total_out += bw;
 8002fe2:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8002fe6:	f103 0318 	add.w	r3, r3, #24
 8002fea:	f2a3 7364 	subw	r3, r3, #1892	@ 0x764
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8002ff4:	f102 0214 	add.w	r2, r2, #20
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003000:	f102 0214 	add.w	r2, r2, #20
 8003004:	6013      	str	r3, [r2, #0]
                      for (uint16_t c = 0; c < coord_count; c++) {
 8003006:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 800300a:	f103 031a 	add.w	r3, r3, #26
 800300e:	881b      	ldrh	r3, [r3, #0]
 8003010:	3301      	adds	r3, #1
 8003012:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8003016:	f102 021a 	add.w	r2, r2, #26
 800301a:	8013      	strh	r3, [r2, #0]
 800301c:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8003020:	f103 031a 	add.w	r3, r3, #26
 8003024:	881a      	ldrh	r2, [r3, #0]
 8003026:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 800302a:	f103 0316 	add.w	r3, r3, #22
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	f4ff ad14 	bcc.w	8002a5e <StartBLEKMLTask+0x17ee>
                      }
                      
                      // </coordinates>
                      tag = "</coordinates>";
 8003036:	4b3f      	ldr	r3, [pc, #252]	@ (8003134 <StartBLEKMLTask+0x1ec4>)
 8003038:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 800303c:	f102 0210 	add.w	r2, r2, #16
 8003040:	6013      	str	r3, [r2, #0]
                      f_write(&decompressed_fd, (uint8_t*)tag, strlen(tag), &bw);
 8003042:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8003046:	f103 0310 	add.w	r3, r3, #16
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	f7fd f930 	bl	80002b0 <strlen>
 8003050:	4602      	mov	r2, r0
 8003052:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8003056:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 800305a:	f507 5185 	add.w	r1, r7, #4256	@ 0x10a0
 800305e:	f101 0110 	add.w	r1, r1, #16
 8003062:	6809      	ldr	r1, [r1, #0]
 8003064:	f00d ffa0 	bl	8010fa8 <f_write>
                      total_out += bw;
 8003068:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800306c:	f103 0318 	add.w	r3, r3, #24
 8003070:	f2a3 7364 	subw	r3, r3, #1892	@ 0x764
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800307a:	f102 0214 	add.w	r2, r2, #20
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	4413      	add	r3, r2
 8003082:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003086:	f102 0214 	add.w	r2, r2, #20
 800308a:	6013      	str	r3, [r2, #0]
 800308c:	e3a9      	b.n	80037e2 <StartBLEKMLTask+0x2572>
                      
                    } else if (byte < 0x80) {
 800308e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003092:	f103 0313 	add.w	r3, r3, #19
 8003096:	f993 3000 	ldrsb.w	r3, [r3]
 800309a:	2b00      	cmp	r3, #0
 800309c:	db50      	blt.n	8003140 <StartBLEKMLTask+0x1ed0>
                      // ASCII
                      // 
                      if (out_pos >= OUT_BUF_SIZE - 1) {
 800309e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80030a2:	f103 0310 	add.w	r3, r3, #16
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d927      	bls.n	8003100 <StartBLEKMLTask+0x1e90>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 80030b0:	f607 13f4 	addw	r3, r7, #2548	@ 0x9f4
 80030b4:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 80030b8:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80030bc:	f102 0210 	add.w	r2, r2, #16
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 80030c6:	f101 011c 	add.w	r1, r1, #28
 80030ca:	6809      	ldr	r1, [r1, #0]
 80030cc:	f00d ff6c 	bl	8010fa8 <f_write>
                        total_out += bw;
 80030d0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80030d4:	f103 0318 	add.w	r3, r3, #24
 80030d8:	f2a3 7384 	subw	r3, r3, #1924	@ 0x784
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80030e2:	f102 0214 	add.w	r2, r2, #20
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	4413      	add	r3, r2
 80030ea:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80030ee:	f102 0214 	add.w	r2, r2, #20
 80030f2:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80030fa:	f102 0210 	add.w	r2, r2, #16
 80030fe:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = byte;
 8003100:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003104:	f103 0310 	add.w	r3, r3, #16
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 8003110:	f101 0110 	add.w	r1, r1, #16
 8003114:	600a      	str	r2, [r1, #0]
 8003116:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800311a:	f102 021c 	add.w	r2, r2, #28
 800311e:	6812      	ldr	r2, [r2, #0]
 8003120:	4413      	add	r3, r2
 8003122:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003126:	f102 0213 	add.w	r2, r2, #19
 800312a:	7812      	ldrb	r2, [r2, #0]
 800312c:	701a      	strb	r2, [r3, #0]
 800312e:	e358      	b.n	80037e2 <StartBLEKMLTask+0x2572>
 8003130:	0801a360 	.word	0x0801a360
 8003134:	0801a320 	.word	0x0801a320
 8003138:	00000000 	.word	0x00000000
 800313c:	412e8480 	.word	0x412e8480
                      //     }
                      //     uint8_t crlf[] = "\r\n";
                      //     HAL_UART_Transmit(&huart1, crlf, 2, 10);
                      //   }
                      // }
                    } else if (byte >= 0xc0 && byte < 0xe0) {
 8003140:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003144:	f103 0313 	add.w	r3, r3, #19
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2bbf      	cmp	r3, #191	@ 0xbf
 800314c:	f240 80eb 	bls.w	8003326 <StartBLEKMLTask+0x20b6>
 8003150:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003154:	f103 0313 	add.w	r3, r3, #19
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2bdf      	cmp	r3, #223	@ 0xdf
 800315c:	f200 80e3 	bhi.w	8003326 <StartBLEKMLTask+0x20b6>
                      // UTF-8
                      // 2
                      if (out_pos >= OUT_BUF_SIZE - 2) {
 8003160:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003164:	f103 0310 	add.w	r3, r3, #16
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f640 72fd 	movw	r2, #4093	@ 0xffd
 800316e:	4293      	cmp	r3, r2
 8003170:	d927      	bls.n	80031c2 <StartBLEKMLTask+0x1f52>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 8003172:	f507 631f 	add.w	r3, r7, #2544	@ 0x9f0
 8003176:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 800317a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800317e:	f102 0210 	add.w	r2, r2, #16
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003188:	f101 011c 	add.w	r1, r1, #28
 800318c:	6809      	ldr	r1, [r1, #0]
 800318e:	f00d ff0b 	bl	8010fa8 <f_write>
                        total_out += bw;
 8003192:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003196:	f103 0318 	add.w	r3, r3, #24
 800319a:	f5a3 63f1 	sub.w	r3, r3, #1928	@ 0x788
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80031a4:	f102 0214 	add.w	r2, r2, #20
 80031a8:	6812      	ldr	r2, [r2, #0]
 80031aa:	4413      	add	r3, r2
 80031ac:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80031b0:	f102 0214 	add.w	r2, r2, #20
 80031b4:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 80031b6:	2300      	movs	r3, #0
 80031b8:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80031bc:	f102 0210 	add.w	r2, r2, #16
 80031c0:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = byte;
 80031c2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80031c6:	f103 0310 	add.w	r3, r3, #16
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80031d2:	f101 0110 	add.w	r1, r1, #16
 80031d6:	600a      	str	r2, [r1, #0]
 80031d8:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80031dc:	f102 021c 	add.w	r2, r2, #28
 80031e0:	6812      	ldr	r2, [r2, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80031e8:	f102 0213 	add.w	r2, r2, #19
 80031ec:	7812      	ldrb	r2, [r2, #0]
 80031ee:	701a      	strb	r2, [r3, #0]
                      // 
                      if (buf_pos >= buf_len) {
 80031f0:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80031f4:	f103 0304 	add.w	r3, r3, #4
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80031fe:	f103 0308 	add.w	r3, r3, #8
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d360      	bcc.n	80032ca <StartBLEKMLTask+0x205a>
                        // 
                        f_lseek(&read_file, file_pos);
 8003208:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 800320c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003210:	f102 020c 	add.w	r2, r2, #12
 8003214:	6811      	ldr	r1, [r2, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f00e f922 	bl	8011460 <f_lseek>
                        UINT br;
                        uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 800321c:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003220:	f103 0318 	add.w	r3, r3, #24
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800322a:	f103 030c 	add.w	r3, r3, #12
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003236:	bf28      	it	cs
 8003238:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 800323c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003240:	f102 020c 	add.w	r2, r2, #12
 8003244:	6013      	str	r3, [r2, #0]
                        res = f_read(&read_file, read_buf, to_read, &br);
 8003246:	f607 13ec 	addw	r3, r7, #2540	@ 0x9ec
 800324a:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 800324e:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003252:	f102 020c 	add.w	r2, r2, #12
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 800325c:	6809      	ldr	r1, [r1, #0]
 800325e:	f00d fd35 	bl	8010ccc <f_read>
 8003262:	4603      	mov	r3, r0
 8003264:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8003268:	f102 021b 	add.w	r2, r2, #27
 800326c:	7013      	strb	r3, [r2, #0]
                        if (res != FR_OK || br < 1) break;
 800326e:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003272:	f103 031b 	add.w	r3, r3, #27
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	f040 82f0 	bne.w	800385e <StartBLEKMLTask+0x25ee>
 800327e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003282:	f103 0318 	add.w	r3, r3, #24
 8003286:	f2a3 738c 	subw	r3, r3, #1932	@ 0x78c
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 82e6 	beq.w	800385e <StartBLEKMLTask+0x25ee>
                        buf_start = file_pos;
 8003292:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003296:	f103 030c 	add.w	r3, r3, #12
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80032a0:	f102 0218 	add.w	r2, r2, #24
 80032a4:	6013      	str	r3, [r2, #0]
                        buf_len = br;
 80032a6:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80032aa:	f103 0318 	add.w	r3, r3, #24
 80032ae:	f2a3 738c 	subw	r3, r3, #1932	@ 0x78c
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80032b8:	f102 0208 	add.w	r2, r2, #8
 80032bc:	6013      	str	r3, [r2, #0]
                        buf_pos = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80032c4:	f102 0204 	add.w	r2, r2, #4
 80032c8:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = read_buf[buf_pos++];
 80032ca:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80032ce:	f103 0304 	add.w	r3, r3, #4
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80032da:	f101 0104 	add.w	r1, r1, #4
 80032de:	600a      	str	r2, [r1, #0]
 80032e0:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80032e4:	6812      	ldr	r2, [r2, #0]
 80032e6:	441a      	add	r2, r3
 80032e8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80032ec:	f103 0310 	add.w	r3, r3, #16
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	1c59      	adds	r1, r3, #1
 80032f4:	f507 508a 	add.w	r0, r7, #4416	@ 0x1140
 80032f8:	f100 0010 	add.w	r0, r0, #16
 80032fc:	6001      	str	r1, [r0, #0]
 80032fe:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003302:	f101 011c 	add.w	r1, r1, #28
 8003306:	6809      	ldr	r1, [r1, #0]
 8003308:	440b      	add	r3, r1
 800330a:	7812      	ldrb	r2, [r2, #0]
 800330c:	701a      	strb	r2, [r3, #0]
                      file_pos++;
 800330e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003312:	f103 030c 	add.w	r3, r3, #12
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800331e:	f102 020c 	add.w	r2, r2, #12
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	e25d      	b.n	80037e2 <StartBLEKMLTask+0x2572>
                    } else if (byte >= 0xe0 && byte < 0xf0) {
 8003326:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800332a:	f103 0313 	add.w	r3, r3, #19
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2bdf      	cmp	r3, #223	@ 0xdf
 8003332:	f240 80fd 	bls.w	8003530 <StartBLEKMLTask+0x22c0>
 8003336:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800333a:	f103 0313 	add.w	r3, r3, #19
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2bef      	cmp	r3, #239	@ 0xef
 8003342:	f200 80f5 	bhi.w	8003530 <StartBLEKMLTask+0x22c0>
                      // UTF-8
                      // 3
                      if (out_pos >= OUT_BUF_SIZE - 3) {
 8003346:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800334a:	f103 0310 	add.w	r3, r3, #16
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8003354:	4293      	cmp	r3, r2
 8003356:	d927      	bls.n	80033a8 <StartBLEKMLTask+0x2138>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 8003358:	f607 13e8 	addw	r3, r7, #2536	@ 0x9e8
 800335c:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8003360:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003364:	f102 0210 	add.w	r2, r2, #16
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 800336e:	f101 011c 	add.w	r1, r1, #28
 8003372:	6809      	ldr	r1, [r1, #0]
 8003374:	f00d fe18 	bl	8010fa8 <f_write>
                        total_out += bw;
 8003378:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800337c:	f103 0318 	add.w	r3, r3, #24
 8003380:	f5a3 63f2 	sub.w	r3, r3, #1936	@ 0x790
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800338a:	f102 0214 	add.w	r2, r2, #20
 800338e:	6812      	ldr	r2, [r2, #0]
 8003390:	4413      	add	r3, r2
 8003392:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003396:	f102 0214 	add.w	r2, r2, #20
 800339a:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 800339c:	2300      	movs	r3, #0
 800339e:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80033a2:	f102 0210 	add.w	r2, r2, #16
 80033a6:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = byte;
 80033a8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80033ac:	f103 0310 	add.w	r3, r3, #16
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	1c5a      	adds	r2, r3, #1
 80033b4:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80033b8:	f101 0110 	add.w	r1, r1, #16
 80033bc:	600a      	str	r2, [r1, #0]
 80033be:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80033c2:	f102 021c 	add.w	r2, r2, #28
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	4413      	add	r3, r2
 80033ca:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80033ce:	f102 0213 	add.w	r2, r2, #19
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	701a      	strb	r2, [r3, #0]
                      // 
                      for (int j = 0; j < 2; j++) {
 80033d6:	2300      	movs	r3, #0
 80033d8:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	e0a0      	b.n	8003522 <StartBLEKMLTask+0x22b2>
                        if (buf_pos >= buf_len) {
 80033e0:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80033e4:	f103 0304 	add.w	r3, r3, #4
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80033ee:	f103 0308 	add.w	r3, r3, #8
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d360      	bcc.n	80034ba <StartBLEKMLTask+0x224a>
                          // 
                          f_lseek(&read_file, file_pos);
 80033f8:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80033fc:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003400:	f102 020c 	add.w	r2, r2, #12
 8003404:	6811      	ldr	r1, [r2, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f00e f82a 	bl	8011460 <f_lseek>
                          UINT br;
                          uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 800340c:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003410:	f103 0318 	add.w	r3, r3, #24
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800341a:	f103 030c 	add.w	r3, r3, #12
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003426:	bf28      	it	cs
 8003428:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 800342c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003430:	f102 0208 	add.w	r2, r2, #8
 8003434:	6013      	str	r3, [r2, #0]
                          res = f_read(&read_file, read_buf, to_read, &br);
 8003436:	f607 13e4 	addw	r3, r7, #2532	@ 0x9e4
 800343a:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 800343e:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003442:	f102 0208 	add.w	r2, r2, #8
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 800344c:	6809      	ldr	r1, [r1, #0]
 800344e:	f00d fc3d 	bl	8010ccc <f_read>
 8003452:	4603      	mov	r3, r0
 8003454:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8003458:	f102 021b 	add.w	r2, r2, #27
 800345c:	7013      	strb	r3, [r2, #0]
                          if (res != FR_OK || br < 1) break;
 800345e:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003462:	f103 031b 	add.w	r3, r3, #27
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	f040 81b7 	bne.w	80037dc <StartBLEKMLTask+0x256c>
 800346e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003472:	f103 0318 	add.w	r3, r3, #24
 8003476:	f2a3 7394 	subw	r3, r3, #1940	@ 0x794
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 81ad 	beq.w	80037dc <StartBLEKMLTask+0x256c>
                          buf_start = file_pos;
 8003482:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003486:	f103 030c 	add.w	r3, r3, #12
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003490:	f102 0218 	add.w	r2, r2, #24
 8003494:	6013      	str	r3, [r2, #0]
                          buf_len = br;
 8003496:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800349a:	f103 0318 	add.w	r3, r3, #24
 800349e:	f2a3 7394 	subw	r3, r3, #1940	@ 0x794
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80034a8:	f102 0208 	add.w	r2, r2, #8
 80034ac:	6013      	str	r3, [r2, #0]
                          buf_pos = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80034b4:	f102 0204 	add.w	r2, r2, #4
 80034b8:	6013      	str	r3, [r2, #0]
                        }
                        out_buf[out_pos++] = read_buf[buf_pos++];
 80034ba:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80034be:	f103 0304 	add.w	r3, r3, #4
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80034ca:	f101 0104 	add.w	r1, r1, #4
 80034ce:	600a      	str	r2, [r1, #0]
 80034d0:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	441a      	add	r2, r3
 80034d8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80034dc:	f103 0310 	add.w	r3, r3, #16
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	1c59      	adds	r1, r3, #1
 80034e4:	f507 508a 	add.w	r0, r7, #4416	@ 0x1140
 80034e8:	f100 0010 	add.w	r0, r0, #16
 80034ec:	6001      	str	r1, [r0, #0]
 80034ee:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 80034f2:	f101 011c 	add.w	r1, r1, #28
 80034f6:	6809      	ldr	r1, [r1, #0]
 80034f8:	440b      	add	r3, r1
 80034fa:	7812      	ldrb	r2, [r2, #0]
 80034fc:	701a      	strb	r2, [r3, #0]
                        file_pos++;
 80034fe:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003502:	f103 030c 	add.w	r3, r3, #12
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3301      	adds	r3, #1
 800350a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800350e:	f102 020c 	add.w	r2, r2, #12
 8003512:	6013      	str	r3, [r2, #0]
                      for (int j = 0; j < 2; j++) {
 8003514:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3301      	adds	r3, #1
 800351c:	f507 5289 	add.w	r2, r7, #4384	@ 0x1120
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2b01      	cmp	r3, #1
 800352a:	f77f af59 	ble.w	80033e0 <StartBLEKMLTask+0x2170>
 800352e:	e155      	b.n	80037dc <StartBLEKMLTask+0x256c>
                      }
                    } else if (byte >= 0xf0 && byte < 0xf8) {
 8003530:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003534:	f103 0313 	add.w	r3, r3, #19
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	2bef      	cmp	r3, #239	@ 0xef
 800353c:	f240 8105 	bls.w	800374a <StartBLEKMLTask+0x24da>
 8003540:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003544:	f103 0313 	add.w	r3, r3, #19
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2bf7      	cmp	r3, #247	@ 0xf7
 800354c:	f200 80fd 	bhi.w	800374a <StartBLEKMLTask+0x24da>
                      // UTF-8
                      // 4
                      if (out_pos >= OUT_BUF_SIZE - 4) {
 8003550:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003554:	f103 0310 	add.w	r3, r3, #16
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f640 72fb 	movw	r2, #4091	@ 0xffb
 800355e:	4293      	cmp	r3, r2
 8003560:	d927      	bls.n	80035b2 <StartBLEKMLTask+0x2342>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 8003562:	f507 631e 	add.w	r3, r7, #2528	@ 0x9e0
 8003566:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 800356a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800356e:	f102 0210 	add.w	r2, r2, #16
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003578:	f101 011c 	add.w	r1, r1, #28
 800357c:	6809      	ldr	r1, [r1, #0]
 800357e:	f00d fd13 	bl	8010fa8 <f_write>
                        total_out += bw;
 8003582:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003586:	f103 0318 	add.w	r3, r3, #24
 800358a:	f5a3 63f3 	sub.w	r3, r3, #1944	@ 0x798
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003594:	f102 0214 	add.w	r2, r2, #20
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	4413      	add	r3, r2
 800359c:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80035a0:	f102 0214 	add.w	r2, r2, #20
 80035a4:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80035ac:	f102 0210 	add.w	r2, r2, #16
 80035b0:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = byte;
 80035b2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80035b6:	f103 0310 	add.w	r3, r3, #16
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80035c2:	f101 0110 	add.w	r1, r1, #16
 80035c6:	600a      	str	r2, [r1, #0]
 80035c8:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80035cc:	f102 021c 	add.w	r2, r2, #28
 80035d0:	6812      	ldr	r2, [r2, #0]
 80035d2:	4413      	add	r3, r2
 80035d4:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80035d8:	f102 0213 	add.w	r2, r2, #19
 80035dc:	7812      	ldrb	r2, [r2, #0]
 80035de:	701a      	strb	r2, [r3, #0]
                      // 
                      for (int j = 0; j < 3; j++) {
 80035e0:	2300      	movs	r3, #0
 80035e2:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80035e6:	f102 021c 	add.w	r2, r2, #28
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	e0a4      	b.n	8003738 <StartBLEKMLTask+0x24c8>
                        if (buf_pos >= buf_len) {
 80035ee:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80035f2:	f103 0304 	add.w	r3, r3, #4
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80035fc:	f103 0308 	add.w	r3, r3, #8
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d360      	bcc.n	80036c8 <StartBLEKMLTask+0x2458>
                          // 
                          f_lseek(&read_file, file_pos);
 8003606:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 800360a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800360e:	f102 020c 	add.w	r2, r2, #12
 8003612:	6811      	ldr	r1, [r2, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f00d ff23 	bl	8011460 <f_lseek>
                          UINT br;
                          uint32_t to_read = (data_length - file_pos) > READ_BUF_SIZE ? READ_BUF_SIZE : (data_length - file_pos);
 800361a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800361e:	f103 0318 	add.w	r3, r3, #24
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003628:	f103 030c 	add.w	r3, r3, #12
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003634:	bf28      	it	cs
 8003636:	f44f 5300 	movcs.w	r3, #8192	@ 0x2000
 800363a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800363e:	f102 0204 	add.w	r2, r2, #4
 8003642:	6013      	str	r3, [r2, #0]
                          res = f_read(&read_file, read_buf, to_read, &br);
 8003644:	f607 13dc 	addw	r3, r7, #2524	@ 0x9dc
 8003648:	f207 503c 	addw	r0, r7, #1340	@ 0x53c
 800364c:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003650:	f102 0204 	add.w	r2, r2, #4
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 800365a:	6809      	ldr	r1, [r1, #0]
 800365c:	f00d fb36 	bl	8010ccc <f_read>
 8003660:	4603      	mov	r3, r0
 8003662:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8003666:	f102 021b 	add.w	r2, r2, #27
 800366a:	7013      	strb	r3, [r2, #0]
                          if (res != FR_OK || br < 1) break;
 800366c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003670:	f103 031b 	add.w	r3, r3, #27
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	f040 80b2 	bne.w	80037e0 <StartBLEKMLTask+0x2570>
 800367c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003680:	f103 0318 	add.w	r3, r3, #24
 8003684:	f2a3 739c 	subw	r3, r3, #1948	@ 0x79c
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 80a8 	beq.w	80037e0 <StartBLEKMLTask+0x2570>
                          buf_start = file_pos;
 8003690:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003694:	f103 030c 	add.w	r3, r3, #12
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800369e:	f102 0218 	add.w	r2, r2, #24
 80036a2:	6013      	str	r3, [r2, #0]
                          buf_len = br;
 80036a4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80036a8:	f103 0318 	add.w	r3, r3, #24
 80036ac:	f2a3 739c 	subw	r3, r3, #1948	@ 0x79c
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80036b6:	f102 0208 	add.w	r2, r2, #8
 80036ba:	6013      	str	r3, [r2, #0]
                          buf_pos = 0;
 80036bc:	2300      	movs	r3, #0
 80036be:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80036c2:	f102 0204 	add.w	r2, r2, #4
 80036c6:	6013      	str	r3, [r2, #0]
                        }
                        out_buf[out_pos++] = read_buf[buf_pos++];
 80036c8:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80036cc:	f103 0304 	add.w	r3, r3, #4
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80036d8:	f101 0104 	add.w	r1, r1, #4
 80036dc:	600a      	str	r2, [r1, #0]
 80036de:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	441a      	add	r2, r3
 80036e6:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80036ea:	f103 0310 	add.w	r3, r3, #16
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	1c59      	adds	r1, r3, #1
 80036f2:	f507 508a 	add.w	r0, r7, #4416	@ 0x1140
 80036f6:	f100 0010 	add.w	r0, r0, #16
 80036fa:	6001      	str	r1, [r0, #0]
 80036fc:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003700:	f101 011c 	add.w	r1, r1, #28
 8003704:	6809      	ldr	r1, [r1, #0]
 8003706:	440b      	add	r3, r1
 8003708:	7812      	ldrb	r2, [r2, #0]
 800370a:	701a      	strb	r2, [r3, #0]
                        file_pos++;
 800370c:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003710:	f103 030c 	add.w	r3, r3, #12
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	3301      	adds	r3, #1
 8003718:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800371c:	f102 020c 	add.w	r2, r2, #12
 8003720:	6013      	str	r3, [r2, #0]
                      for (int j = 0; j < 3; j++) {
 8003722:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003726:	f103 031c 	add.w	r3, r3, #28
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3301      	adds	r3, #1
 800372e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8003732:	f102 021c 	add.w	r2, r2, #28
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800373c:	f103 031c 	add.w	r3, r3, #28
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b02      	cmp	r3, #2
 8003744:	f77f af53 	ble.w	80035ee <StartBLEKMLTask+0x237e>
 8003748:	e04a      	b.n	80037e0 <StartBLEKMLTask+0x2570>
                    } else {
                      // UTF-8 (0x80-0xBF) 
                      // UTF-8
                      // 
                      // 
                      if (out_pos >= OUT_BUF_SIZE - 1) {
 800374a:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 800374e:	f103 0310 	add.w	r3, r3, #16
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003758:	4293      	cmp	r3, r2
 800375a:	d927      	bls.n	80037ac <StartBLEKMLTask+0x253c>
                        UINT bw;
                        f_write(&decompressed_fd, out_buf, out_pos, &bw);
 800375c:	f607 13d8 	addw	r3, r7, #2520	@ 0x9d8
 8003760:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8003764:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003768:	f102 0210 	add.w	r2, r2, #16
 800376c:	6812      	ldr	r2, [r2, #0]
 800376e:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003772:	f101 011c 	add.w	r1, r1, #28
 8003776:	6809      	ldr	r1, [r1, #0]
 8003778:	f00d fc16 	bl	8010fa8 <f_write>
                        total_out += bw;
 800377c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003780:	f103 0318 	add.w	r3, r3, #24
 8003784:	f5a3 63f4 	sub.w	r3, r3, #1952	@ 0x7a0
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800378e:	f102 0214 	add.w	r2, r2, #20
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	4413      	add	r3, r2
 8003796:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800379a:	f102 0214 	add.w	r2, r2, #20
 800379e:	6013      	str	r3, [r2, #0]
                        out_pos = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80037a6:	f102 0210 	add.w	r2, r2, #16
 80037aa:	6013      	str	r3, [r2, #0]
                      }
                      out_buf[out_pos++] = byte;
 80037ac:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80037b0:	f103 0310 	add.w	r3, r3, #16
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	f507 518a 	add.w	r1, r7, #4416	@ 0x1140
 80037bc:	f101 0110 	add.w	r1, r1, #16
 80037c0:	600a      	str	r2, [r1, #0]
 80037c2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80037c6:	f102 021c 	add.w	r2, r2, #28
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	4413      	add	r3, r2
 80037ce:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80037d2:	f102 0213 	add.w	r2, r2, #19
 80037d6:	7812      	ldrb	r2, [r2, #0]
 80037d8:	701a      	strb	r2, [r3, #0]
 80037da:	e002      	b.n	80037e2 <StartBLEKMLTask+0x2572>
                      for (int j = 0; j < 2; j++) {
 80037dc:	bf00      	nop
 80037de:	e000      	b.n	80037e2 <StartBLEKMLTask+0x2572>
                      for (int j = 0; j < 3; j++) {
 80037e0:	bf00      	nop
                    }
                    
                    // 
                    if (out_pos >= OUT_BUF_SIZE - 4) {
 80037e2:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 80037e6:	f103 0310 	add.w	r3, r3, #16
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f640 72fb 	movw	r2, #4091	@ 0xffb
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d927      	bls.n	8003844 <StartBLEKMLTask+0x25d4>
                      UINT bw;
                      f_write(&decompressed_fd, out_buf, out_pos, &bw);
 80037f4:	f607 13d4 	addw	r3, r7, #2516	@ 0x9d4
 80037f8:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 80037fc:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003800:	f102 0210 	add.w	r2, r2, #16
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 800380a:	f101 011c 	add.w	r1, r1, #28
 800380e:	6809      	ldr	r1, [r1, #0]
 8003810:	f00d fbca 	bl	8010fa8 <f_write>
                      total_out += bw;
 8003814:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003818:	f103 0318 	add.w	r3, r3, #24
 800381c:	f2a3 73a4 	subw	r3, r3, #1956	@ 0x7a4
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003826:	f102 0214 	add.w	r2, r2, #20
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	4413      	add	r3, r2
 800382e:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003832:	f102 0214 	add.w	r2, r2, #20
 8003836:	6013      	str	r3, [r2, #0]
                      out_pos = 0;
 8003838:	2300      	movs	r3, #0
 800383a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800383e:	f102 0210 	add.w	r2, r2, #16
 8003842:	6013      	str	r3, [r2, #0]
                  while (file_pos < data_length) {
 8003844:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003848:	f103 030c 	add.w	r3, r3, #12
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003852:	f103 0318 	add.w	r3, r3, #24
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	f4fe adf3 	bcc.w	8002444 <StartBLEKMLTask+0x11d4>
                    }
                  }
                  
                  // 
                  if (out_pos > 0) {
 800385e:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8003862:	f103 0310 	add.w	r3, r3, #16
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d021      	beq.n	80038b0 <StartBLEKMLTask+0x2640>
                    UINT bw;
                    f_write(&decompressed_fd, out_buf, out_pos, &bw);
 800386c:	f507 631d 	add.w	r3, r7, #2512	@ 0x9d0
 8003870:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8003874:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8003878:	f102 0210 	add.w	r2, r2, #16
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	f507 5186 	add.w	r1, r7, #4288	@ 0x10c0
 8003882:	f101 011c 	add.w	r1, r1, #28
 8003886:	6809      	ldr	r1, [r1, #0]
 8003888:	f00d fb8e 	bl	8010fa8 <f_write>
                    total_out += bw;
 800388c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003890:	f103 0318 	add.w	r3, r3, #24
 8003894:	f5a3 63f5 	sub.w	r3, r3, #1960	@ 0x7a8
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800389e:	f102 0214 	add.w	r2, r2, #20
 80038a2:	6812      	ldr	r2, [r2, #0]
 80038a4:	4413      	add	r3, r2
 80038a6:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 80038aa:	f102 0214 	add.w	r2, r2, #20
 80038ae:	6013      	str	r3, [r2, #0]
                  }
                  
                  // 
                  f_sync(&decompressed_fd);
 80038b0:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80038b4:	4618      	mov	r0, r3
 80038b6:	f00d fd1b 	bl	80112f0 <f_sync>
                  f_close(&decompressed_fd);
 80038ba:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80038be:	4618      	mov	r0, r3
 80038c0:	f00d fd9f 	bl	8011402 <f_close>
                  
                  // =====  Datta  =====
                  // 
                  res = f_open(&decompressed_fd, decompressed_file, FA_READ | FA_WRITE);
 80038c4:	f607 214c 	addw	r1, r7, #2636	@ 0xa4c
 80038c8:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80038cc:	2203      	movs	r2, #3
 80038ce:	4618      	mov	r0, r3
 80038d0:	f00d f826 	bl	8010920 <f_open>
 80038d4:	4603      	mov	r3, r0
 80038d6:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80038da:	f102 021b 	add.w	r2, r2, #27
 80038de:	7013      	strb	r3, [r2, #0]
                  if (res == FR_OK) {
 80038e0:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80038e4:	f103 031b 	add.w	r3, r3, #27
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f040 862f 	bne.w	800454e <StartBLEKMLTask+0x32de>
                    uint32_t file_size = f_size(&decompressed_fd);
 80038f0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80038f4:	f103 0318 	add.w	r3, r3, #24
 80038f8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80038fc:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003900:	f102 0218 	add.w	r2, r2, #24
 8003904:	f6a2 220c 	subw	r2, r2, #2572	@ 0xa0c
 8003908:	68d2      	ldr	r2, [r2, #12]
 800390a:	601a      	str	r2, [r3, #0]
                    uint8_t* fix_buf = (uint8_t*)malloc(8192);
 800390c:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003910:	f103 0318 	add.w	r3, r3, #24
 8003914:	f5a3 7482 	sub.w	r4, r3, #260	@ 0x104
 8003918:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800391c:	f012 f8b8 	bl	8015a90 <malloc>
 8003920:	4603      	mov	r3, r0
 8003922:	6023      	str	r3, [r4, #0]
                    if (fix_buf) {
 8003924:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003928:	f103 0318 	add.w	r3, r3, #24
 800392c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8601 	beq.w	800453a <StartBLEKMLTask+0x32ca>
                      uint32_t pos = 0;
 8003938:	2300      	movs	r3, #0
 800393a:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800393e:	f102 0218 	add.w	r2, r2, #24
 8003942:	6013      	str	r3, [r2, #0]
                      uint32_t fixed_count = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800394a:	f102 0214 	add.w	r2, r2, #20
 800394e:	6013      	str	r3, [r2, #0]
                      
                      while (pos < file_size) {
 8003950:	f000 bdbc 	b.w	80044cc <StartBLEKMLTask+0x325c>
                        // 
                        f_lseek(&decompressed_fd, pos);
 8003954:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8003958:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800395c:	f102 0218 	add.w	r2, r2, #24
 8003960:	6811      	ldr	r1, [r2, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f00d fd7c 	bl	8011460 <f_lseek>
                        UINT br;
                        uint32_t to_read = (file_size - pos) > 8192 ? 8192 : (file_size - pos);
 8003968:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800396c:	f103 0318 	add.w	r3, r3, #24
 8003970:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800397a:	f103 0318 	add.w	r3, r3, #24
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	1ad2      	subs	r2, r2, r3
 8003982:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003986:	f103 0318 	add.w	r3, r3, #24
 800398a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800398e:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8003992:	bf28      	it	cs
 8003994:	f44f 5200 	movcs.w	r2, #8192	@ 0x2000
 8003998:	601a      	str	r2, [r3, #0]
                        res = f_read(&decompressed_fd, fix_buf, to_read, &br);
 800399a:	f607 13cc 	addw	r3, r7, #2508	@ 0x9cc
 800399e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80039a2:	f102 0218 	add.w	r2, r2, #24
 80039a6:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80039aa:	f507 518b 	add.w	r1, r7, #4448	@ 0x1160
 80039ae:	f101 0118 	add.w	r1, r1, #24
 80039b2:	f5a1 7182 	sub.w	r1, r1, #260	@ 0x104
 80039b6:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	6809      	ldr	r1, [r1, #0]
 80039be:	f00d f985 	bl	8010ccc <f_read>
 80039c2:	4603      	mov	r3, r0
 80039c4:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 80039c8:	f102 021b 	add.w	r2, r2, #27
 80039cc:	7013      	strb	r3, [r2, #0]
                        if (res != FR_OK || br == 0) break;
 80039ce:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80039d2:	f103 031b 	add.w	r3, r3, #27
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f040 8586 	bne.w	80044ea <StartBLEKMLTask+0x327a>
 80039de:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80039e2:	f103 0318 	add.w	r3, r3, #24
 80039e6:	f2a3 73ac 	subw	r3, r3, #1964	@ 0x7ac
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 857c 	beq.w	80044ea <StartBLEKMLTask+0x327a>
                        
                        //  "</Datta>", "<Datta ", "/Data>", "valulue" 
                        for (uint32_t i = 0; i < br - 9; i++) {
 80039f2:	2300      	movs	r3, #0
 80039f4:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80039f8:	f102 0210 	add.w	r2, r2, #16
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	f000 bd43 	b.w	8004488 <StartBLEKMLTask+0x3218>
                          //  "</Datta>"
                          if (fix_buf[i] == '<' && fix_buf[i+1] == '/' && 
 8003a02:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003a06:	f103 0318 	add.w	r3, r3, #24
 8003a0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003a14:	f103 0310 	add.w	r3, r3, #16
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	2b3c      	cmp	r3, #60	@ 0x3c
 8003a20:	f040 80fd 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
 8003a24:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003a28:	f103 0310 	add.w	r3, r3, #16
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003a34:	f102 0218 	add.w	r2, r2, #24
 8003a38:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	4413      	add	r3, r2
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b2f      	cmp	r3, #47	@ 0x2f
 8003a44:	f040 80eb 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+2] == 'D' && fix_buf[i+3] == 'a' && 
 8003a48:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003a4c:	f103 0310 	add.w	r3, r3, #16
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	3302      	adds	r3, #2
 8003a54:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003a58:	f102 0218 	add.w	r2, r2, #24
 8003a5c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003a60:	6812      	ldr	r2, [r2, #0]
 8003a62:	4413      	add	r3, r2
 8003a64:	781b      	ldrb	r3, [r3, #0]
                          if (fix_buf[i] == '<' && fix_buf[i+1] == '/' && 
 8003a66:	2b44      	cmp	r3, #68	@ 0x44
 8003a68:	f040 80d9 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+2] == 'D' && fix_buf[i+3] == 'a' && 
 8003a6c:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003a70:	f103 0310 	add.w	r3, r3, #16
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3303      	adds	r3, #3
 8003a78:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003a7c:	f102 0218 	add.w	r2, r2, #24
 8003a80:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003a84:	6812      	ldr	r2, [r2, #0]
 8003a86:	4413      	add	r3, r2
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b61      	cmp	r3, #97	@ 0x61
 8003a8c:	f040 80c7 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+4] == 't' && fix_buf[i+5] == 't' && 
 8003a90:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003a94:	f103 0310 	add.w	r3, r3, #16
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003aa0:	f102 0218 	add.w	r2, r2, #24
 8003aa4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	4413      	add	r3, r2
 8003aac:	781b      	ldrb	r3, [r3, #0]
                              fix_buf[i+2] == 'D' && fix_buf[i+3] == 'a' && 
 8003aae:	2b74      	cmp	r3, #116	@ 0x74
 8003ab0:	f040 80b5 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+4] == 't' && fix_buf[i+5] == 't' && 
 8003ab4:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003ab8:	f103 0310 	add.w	r3, r3, #16
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3305      	adds	r3, #5
 8003ac0:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003ac4:	f102 0218 	add.w	r2, r2, #24
 8003ac8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003acc:	6812      	ldr	r2, [r2, #0]
 8003ace:	4413      	add	r3, r2
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b74      	cmp	r3, #116	@ 0x74
 8003ad4:	f040 80a3 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+6] == 'a' && fix_buf[i+7] == '>') {
 8003ad8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003adc:	f103 0310 	add.w	r3, r3, #16
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3306      	adds	r3, #6
 8003ae4:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003ae8:	f102 0218 	add.w	r2, r2, #24
 8003aec:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	4413      	add	r3, r2
 8003af4:	781b      	ldrb	r3, [r3, #0]
                              fix_buf[i+4] == 't' && fix_buf[i+5] == 't' && 
 8003af6:	2b61      	cmp	r3, #97	@ 0x61
 8003af8:	f040 8091 	bne.w	8003c1e <StartBLEKMLTask+0x29ae>
                              fix_buf[i+6] == 'a' && fix_buf[i+7] == '>') {
 8003afc:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b00:	f103 0310 	add.w	r3, r3, #16
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3307      	adds	r3, #7
 8003b08:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003b0c:	f102 0218 	add.w	r2, r2, #24
 8003b10:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	4413      	add	r3, r2
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b1c:	d17f      	bne.n	8003c1e <StartBLEKMLTask+0x29ae>
                            //  't'
                            fix_buf[i+5] = 'a';
 8003b1e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b22:	f103 0310 	add.w	r3, r3, #16
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3305      	adds	r3, #5
 8003b2a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003b2e:	f102 0218 	add.w	r2, r2, #24
 8003b32:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003b36:	6812      	ldr	r2, [r2, #0]
 8003b38:	4413      	add	r3, r2
 8003b3a:	2261      	movs	r2, #97	@ 0x61
 8003b3c:	701a      	strb	r2, [r3, #0]
                            fix_buf[i+6] = '>';
 8003b3e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b42:	f103 0310 	add.w	r3, r3, #16
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3306      	adds	r3, #6
 8003b4a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003b4e:	f102 0218 	add.w	r2, r2, #24
 8003b52:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	4413      	add	r3, r2
 8003b5a:	223e      	movs	r2, #62	@ 0x3e
 8003b5c:	701a      	strb	r2, [r3, #0]
                            fix_buf[i+7] = ' ';  // 
 8003b5e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b62:	f103 0310 	add.w	r3, r3, #16
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3307      	adds	r3, #7
 8003b6a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003b6e:	f102 0218 	add.w	r2, r2, #24
 8003b72:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	4413      	add	r3, r2
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	701a      	strb	r2, [r3, #0]
                            
                            // 
                            f_lseek(&decompressed_fd, pos + i);
 8003b7e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b82:	f103 0318 	add.w	r3, r3, #24
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003b8c:	f103 0310 	add.w	r3, r3, #16
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	441a      	add	r2, r3
 8003b94:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8003b98:	4611      	mov	r1, r2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f00d fc60 	bl	8011460 <f_lseek>
                            UINT bw;
                            f_write(&decompressed_fd, &fix_buf[i], 8, &bw);
 8003ba0:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003ba4:	f103 0318 	add.w	r3, r3, #24
 8003ba8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003bb2:	f103 0310 	add.w	r3, r3, #16
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	18d1      	adds	r1, r2, r3
 8003bba:	f607 13c8 	addw	r3, r7, #2504	@ 0x9c8
 8003bbe:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8003bc2:	2208      	movs	r2, #8
 8003bc4:	f00d f9f0 	bl	8010fa8 <f_write>
                            fixed_count++;
 8003bc8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003bcc:	f103 0314 	add.w	r3, r3, #20
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8003bd8:	f102 0214 	add.w	r2, r2, #20
 8003bdc:	6013      	str	r3, [r2, #0]
                            
                            uint8_t fix_msg[100];
                            sprintf((char*)fix_msg, "Fixed </Datta> at pos %lu\r\n", pos + i);
 8003bde:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003be2:	f103 0318 	add.w	r3, r3, #24
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003bec:	f103 0310 	add.w	r3, r3, #16
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	441a      	add	r2, r3
 8003bf4:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8003bf8:	4987      	ldr	r1, [pc, #540]	@ (8003e18 <StartBLEKMLTask+0x2ba8>)
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f013 fdf8 	bl	80177f0 <siprintf>
                            HAL_UART_Transmit(&huart1, fix_msg, strlen((char*)fix_msg), 100);
 8003c00:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fc fb53 	bl	80002b0 <strlen>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8003c12:	2364      	movs	r3, #100	@ 0x64
 8003c14:	4881      	ldr	r0, [pc, #516]	@ (8003e1c <StartBLEKMLTask+0x2bac>)
 8003c16:	f007 ffbd 	bl	800bb94 <HAL_UART_Transmit>
                              fix_buf[i+6] == 'a' && fix_buf[i+7] == '>') {
 8003c1a:	f000 bc2a 	b.w	8004472 <StartBLEKMLTask+0x3202>
                          }
                          //  "<Datta " ()
                          else if (fix_buf[i] == '<' && 
 8003c1e:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003c22:	f103 0318 	add.w	r3, r3, #24
 8003c26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003c30:	f103 0310 	add.w	r3, r3, #16
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4413      	add	r3, r2
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2b3c      	cmp	r3, #60	@ 0x3c
 8003c3c:	f040 80f2 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003c40:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003c44:	f103 0310 	add.w	r3, r3, #16
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003c50:	f102 0218 	add.w	r2, r2, #24
 8003c54:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	781b      	ldrb	r3, [r3, #0]
                          else if (fix_buf[i] == '<' && 
 8003c5e:	2b44      	cmp	r3, #68	@ 0x44
 8003c60:	f040 80e0 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003c64:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003c68:	f103 0310 	add.w	r3, r3, #16
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3302      	adds	r3, #2
 8003c70:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003c74:	f102 0218 	add.w	r2, r2, #24
 8003c78:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003c7c:	6812      	ldr	r2, [r2, #0]
 8003c7e:	4413      	add	r3, r2
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	2b61      	cmp	r3, #97	@ 0x61
 8003c84:	f040 80ce 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 't' && 
 8003c88:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003c8c:	f103 0310 	add.w	r3, r3, #16
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3303      	adds	r3, #3
 8003c94:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003c98:	f102 0218 	add.w	r2, r2, #24
 8003c9c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003ca0:	6812      	ldr	r2, [r2, #0]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	781b      	ldrb	r3, [r3, #0]
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003ca6:	2b74      	cmp	r3, #116	@ 0x74
 8003ca8:	f040 80bc 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 't' && 
 8003cac:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003cb0:	f103 0310 	add.w	r3, r3, #16
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003cbc:	f102 0218 	add.w	r2, r2, #24
 8003cc0:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b74      	cmp	r3, #116	@ 0x74
 8003ccc:	f040 80aa 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+5] == 'a' && fix_buf[i+6] == ' ') {
 8003cd0:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003cd4:	f103 0310 	add.w	r3, r3, #16
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3305      	adds	r3, #5
 8003cdc:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003ce0:	f102 0218 	add.w	r2, r2, #24
 8003ce4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	4413      	add	r3, r2
 8003cec:	781b      	ldrb	r3, [r3, #0]
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 't' && 
 8003cee:	2b61      	cmp	r3, #97	@ 0x61
 8003cf0:	f040 8098 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                                   fix_buf[i+5] == 'a' && fix_buf[i+6] == ' ') {
 8003cf4:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003cf8:	f103 0310 	add.w	r3, r3, #16
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	3306      	adds	r3, #6
 8003d00:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003d04:	f102 0218 	add.w	r2, r2, #24
 8003d08:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003d0c:	6812      	ldr	r2, [r2, #0]
 8003d0e:	4413      	add	r3, r2
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b20      	cmp	r3, #32
 8003d14:	f040 8086 	bne.w	8003e24 <StartBLEKMLTask+0x2bb4>
                            //  't'
                            fix_buf[i+4] = 'a';
 8003d18:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003d1c:	f103 0310 	add.w	r3, r3, #16
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	3304      	adds	r3, #4
 8003d24:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003d28:	f102 0218 	add.w	r2, r2, #24
 8003d2c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	4413      	add	r3, r2
 8003d34:	2261      	movs	r2, #97	@ 0x61
 8003d36:	701a      	strb	r2, [r3, #0]
                            fix_buf[i+5] = ' ';
 8003d38:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003d3c:	f103 0310 	add.w	r3, r3, #16
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3305      	adds	r3, #5
 8003d44:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003d48:	f102 0218 	add.w	r2, r2, #24
 8003d4c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	4413      	add	r3, r2
 8003d54:	2220      	movs	r2, #32
 8003d56:	701a      	strb	r2, [r3, #0]
                            fix_buf[i+6] = ' ';  // 
 8003d58:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003d5c:	f103 0310 	add.w	r3, r3, #16
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3306      	adds	r3, #6
 8003d64:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003d68:	f102 0218 	add.w	r2, r2, #24
 8003d6c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003d70:	6812      	ldr	r2, [r2, #0]
 8003d72:	4413      	add	r3, r2
 8003d74:	2220      	movs	r2, #32
 8003d76:	701a      	strb	r2, [r3, #0]
                            
                            // 
                            f_lseek(&decompressed_fd, pos + i);
 8003d78:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003d7c:	f103 0318 	add.w	r3, r3, #24
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003d86:	f103 0310 	add.w	r3, r3, #16
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	441a      	add	r2, r3
 8003d8e:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f00d fb63 	bl	8011460 <f_lseek>
                            UINT bw;
                            f_write(&decompressed_fd, &fix_buf[i], 7, &bw);
 8003d9a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003d9e:	f103 0318 	add.w	r3, r3, #24
 8003da2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003dac:	f103 0310 	add.w	r3, r3, #16
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	18d1      	adds	r1, r2, r3
 8003db4:	f607 13c4 	addw	r3, r7, #2500	@ 0x9c4
 8003db8:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8003dbc:	2207      	movs	r2, #7
 8003dbe:	f00d f8f3 	bl	8010fa8 <f_write>
                            fixed_count++;
 8003dc2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003dc6:	f103 0314 	add.w	r3, r3, #20
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8003dd2:	f102 0214 	add.w	r2, r2, #20
 8003dd6:	6013      	str	r3, [r2, #0]
                            
                            uint8_t fix_msg[100];
                            sprintf((char*)fix_msg, "Fixed <Datta at pos %lu\r\n", pos + i);
 8003dd8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003ddc:	f103 0318 	add.w	r3, r3, #24
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003de6:	f103 0310 	add.w	r3, r3, #16
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	441a      	add	r2, r3
 8003dee:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8003df2:	490b      	ldr	r1, [pc, #44]	@ (8003e20 <StartBLEKMLTask+0x2bb0>)
 8003df4:	4618      	mov	r0, r3
 8003df6:	f013 fcfb 	bl	80177f0 <siprintf>
                            HAL_UART_Transmit(&huart1, fix_msg, strlen((char*)fix_msg), 100);
 8003dfa:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fc fa56 	bl	80002b0 <strlen>
 8003e04:	4603      	mov	r3, r0
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8003e0c:	2364      	movs	r3, #100	@ 0x64
 8003e0e:	4803      	ldr	r0, [pc, #12]	@ (8003e1c <StartBLEKMLTask+0x2bac>)
 8003e10:	f007 fec0 	bl	800bb94 <HAL_UART_Transmit>
                                   fix_buf[i+5] == 'a' && fix_buf[i+6] == ' ') {
 8003e14:	e32d      	b.n	8004472 <StartBLEKMLTask+0x3202>
 8003e16:	bf00      	nop
 8003e18:	0801a74c 	.word	0x0801a74c
 8003e1c:	200008bc 	.word	0x200008bc
 8003e20:	0801a768 	.word	0x0801a768
                          }
                          //  "/Data>" ( '<')
                          else if (i > 0 && fix_buf[i] == '/' && 
 8003e24:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003e28:	f103 0310 	add.w	r3, r3, #16
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 8123 	beq.w	800407a <StartBLEKMLTask+0x2e0a>
 8003e34:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8003e38:	f103 0318 	add.w	r3, r3, #24
 8003e3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003e46:	f103 0310 	add.w	r3, r3, #16
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2b2f      	cmp	r3, #47	@ 0x2f
 8003e52:	f040 8112 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003e56:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003e5a:	f103 0310 	add.w	r3, r3, #16
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003e66:	f102 0218 	add.w	r2, r2, #24
 8003e6a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	4413      	add	r3, r2
 8003e72:	781b      	ldrb	r3, [r3, #0]
                          else if (i > 0 && fix_buf[i] == '/' && 
 8003e74:	2b44      	cmp	r3, #68	@ 0x44
 8003e76:	f040 8100 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003e7a:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003e7e:	f103 0310 	add.w	r3, r3, #16
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	3302      	adds	r3, #2
 8003e86:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003e8a:	f102 0218 	add.w	r2, r2, #24
 8003e8e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	4413      	add	r3, r2
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b61      	cmp	r3, #97	@ 0x61
 8003e9a:	f040 80ee 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 'a' && 
 8003e9e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003ea2:	f103 0310 	add.w	r3, r3, #16
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3303      	adds	r3, #3
 8003eaa:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003eae:	f102 0218 	add.w	r2, r2, #24
 8003eb2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	4413      	add	r3, r2
 8003eba:	781b      	ldrb	r3, [r3, #0]
                                   fix_buf[i+1] == 'D' && fix_buf[i+2] == 'a' && 
 8003ebc:	2b74      	cmp	r3, #116	@ 0x74
 8003ebe:	f040 80dc 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 'a' && 
 8003ec2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003ec6:	f103 0310 	add.w	r3, r3, #16
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	3304      	adds	r3, #4
 8003ece:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003ed2:	f102 0218 	add.w	r2, r2, #24
 8003ed6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	4413      	add	r3, r2
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	2b61      	cmp	r3, #97	@ 0x61
 8003ee2:	f040 80ca 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                                   fix_buf[i+5] == '>') {
 8003ee6:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003eea:	f103 0310 	add.w	r3, r3, #16
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3305      	adds	r3, #5
 8003ef2:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003ef6:	f102 0218 	add.w	r2, r2, #24
 8003efa:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003efe:	6812      	ldr	r2, [r2, #0]
 8003f00:	4413      	add	r3, r2
 8003f02:	781b      	ldrb	r3, [r3, #0]
                                   fix_buf[i+3] == 't' && fix_buf[i+4] == 'a' && 
 8003f04:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f06:	f040 80b8 	bne.w	800407a <StartBLEKMLTask+0x2e0a>
                            // 
                            if (fix_buf[i-1] != '<') {
 8003f0a:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003f0e:	f103 0310 	add.w	r3, r3, #16
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003f1a:	f102 0218 	add.w	r2, r2, #24
 8003f1e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003f22:	6812      	ldr	r2, [r2, #0]
 8003f24:	4413      	add	r3, r2
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b3c      	cmp	r3, #60	@ 0x3c
 8003f2a:	f000 82a1 	beq.w	8004470 <StartBLEKMLTask+0x3200>
                              // 
                              //  '<' '/'  '/'
                              //  '<'
                              // 
                              if (fix_buf[i-1] == ' ' || fix_buf[i-1] == '\n' || fix_buf[i-1] == '\r' || fix_buf[i-1] == '\t') {
 8003f2e:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003f32:	f103 0310 	add.w	r3, r3, #16
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003f3e:	f102 0218 	add.w	r2, r2, #24
 8003f42:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	4413      	add	r3, r2
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	d033      	beq.n	8003fb8 <StartBLEKMLTask+0x2d48>
 8003f50:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003f54:	f103 0310 	add.w	r3, r3, #16
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003f60:	f102 0218 	add.w	r2, r2, #24
 8003f64:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003f68:	6812      	ldr	r2, [r2, #0]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b0a      	cmp	r3, #10
 8003f70:	d022      	beq.n	8003fb8 <StartBLEKMLTask+0x2d48>
 8003f72:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003f76:	f103 0310 	add.w	r3, r3, #16
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003f82:	f102 0218 	add.w	r2, r2, #24
 8003f86:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003f8a:	6812      	ldr	r2, [r2, #0]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	2b0d      	cmp	r3, #13
 8003f92:	d011      	beq.n	8003fb8 <StartBLEKMLTask+0x2d48>
 8003f94:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003f98:	f103 0310 	add.w	r3, r3, #16
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003fa4:	f102 0218 	add.w	r2, r2, #24
 8003fa8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003fac:	6812      	ldr	r2, [r2, #0]
 8003fae:	4413      	add	r3, r2
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b09      	cmp	r3, #9
 8003fb4:	f040 825c 	bne.w	8004470 <StartBLEKMLTask+0x3200>
                                fix_buf[i-1] = '<';
 8003fb8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003fbc:	f103 0310 	add.w	r3, r3, #16
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8003fc8:	f102 0218 	add.w	r2, r2, #24
 8003fcc:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003fd0:	6812      	ldr	r2, [r2, #0]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	223c      	movs	r2, #60	@ 0x3c
 8003fd6:	701a      	strb	r2, [r3, #0]
                                
                                // 
                                f_lseek(&decompressed_fd, pos + i - 1);
 8003fd8:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003fdc:	f103 0318 	add.w	r3, r3, #24
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8003fe6:	f103 0310 	add.w	r3, r3, #16
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4413      	add	r3, r2
 8003fee:	1e5a      	subs	r2, r3, #1
 8003ff0:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f00d fa32 	bl	8011460 <f_lseek>
                                UINT bw;
                                f_write(&decompressed_fd, &fix_buf[i-1], 6, &bw);
 8003ffc:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004000:	f103 0310 	add.w	r3, r3, #16
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3b01      	subs	r3, #1
 8004008:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800400c:	f102 0218 	add.w	r2, r2, #24
 8004010:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8004014:	6812      	ldr	r2, [r2, #0]
 8004016:	18d1      	adds	r1, r2, r3
 8004018:	f507 631c 	add.w	r3, r7, #2496	@ 0x9c0
 800401c:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8004020:	2206      	movs	r2, #6
 8004022:	f00c ffc1 	bl	8010fa8 <f_write>
                                fixed_count++;
 8004026:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800402a:	f103 0314 	add.w	r3, r3, #20
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3301      	adds	r3, #1
 8004032:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004036:	f102 0214 	add.w	r2, r2, #20
 800403a:	6013      	str	r3, [r2, #0]
                                
                                uint8_t fix_msg[100];
                                sprintf((char*)fix_msg, "Fixed /Data> (missing <) at pos %lu\r\n", pos + i);
 800403c:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004040:	f103 0318 	add.w	r3, r3, #24
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800404a:	f103 0310 	add.w	r3, r3, #16
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	441a      	add	r2, r3
 8004052:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004056:	493d      	ldr	r1, [pc, #244]	@ (800414c <StartBLEKMLTask+0x2edc>)
 8004058:	4618      	mov	r0, r3
 800405a:	f013 fbc9 	bl	80177f0 <siprintf>
                                HAL_UART_Transmit(&huart1, fix_msg, strlen((char*)fix_msg), 100);
 800405e:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004062:	4618      	mov	r0, r3
 8004064:	f7fc f924 	bl	80002b0 <strlen>
 8004068:	4603      	mov	r3, r0
 800406a:	b29a      	uxth	r2, r3
 800406c:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8004070:	2364      	movs	r3, #100	@ 0x64
 8004072:	4837      	ldr	r0, [pc, #220]	@ (8004150 <StartBLEKMLTask+0x2ee0>)
 8004074:	f007 fd8e 	bl	800bb94 <HAL_UART_Transmit>
                            if (fix_buf[i-1] != '<') {
 8004078:	e1fa      	b.n	8004470 <StartBLEKMLTask+0x3200>
                              }
                            }
                          }
                          //  "<valulue>"  "</valulue>"
                          else if ((fix_buf[i] == '<' && fix_buf[i+1] == 'v') || 
 800407a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800407e:	f103 0318 	add.w	r3, r3, #24
 8004082:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800408c:	f103 0310 	add.w	r3, r3, #16
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4413      	add	r3, r2
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	2b3c      	cmp	r3, #60	@ 0x3c
 8004098:	d110      	bne.n	80040bc <StartBLEKMLTask+0x2e4c>
 800409a:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800409e:	f103 0310 	add.w	r3, r3, #16
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3301      	adds	r3, #1
 80040a6:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80040aa:	f102 0218 	add.w	r2, r2, #24
 80040ae:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	2b76      	cmp	r3, #118	@ 0x76
 80040ba:	d034      	beq.n	8004126 <StartBLEKMLTask+0x2eb6>
                                   (fix_buf[i] == '<' && fix_buf[i+1] == '/' && fix_buf[i+2] == 'v')) {
 80040bc:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80040c0:	f103 0318 	add.w	r3, r3, #24
 80040c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80040ce:	f103 0310 	add.w	r3, r3, #16
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4413      	add	r3, r2
 80040d6:	781b      	ldrb	r3, [r3, #0]
                          else if ((fix_buf[i] == '<' && fix_buf[i+1] == 'v') || 
 80040d8:	2b3c      	cmp	r3, #60	@ 0x3c
 80040da:	f040 81ca 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                   (fix_buf[i] == '<' && fix_buf[i+1] == '/' && fix_buf[i+2] == 'v')) {
 80040de:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80040e2:	f103 0310 	add.w	r3, r3, #16
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3301      	adds	r3, #1
 80040ea:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80040ee:	f102 0218 	add.w	r2, r2, #24
 80040f2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80040f6:	6812      	ldr	r2, [r2, #0]
 80040f8:	4413      	add	r3, r2
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	2b2f      	cmp	r3, #47	@ 0x2f
 80040fe:	f040 81b8 	bne.w	8004472 <StartBLEKMLTask+0x3202>
 8004102:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004106:	f103 0310 	add.w	r3, r3, #16
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3302      	adds	r3, #2
 800410e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004112:	f102 0218 	add.w	r2, r2, #24
 8004116:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800411a:	6812      	ldr	r2, [r2, #0]
 800411c:	4413      	add	r3, r2
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	2b76      	cmp	r3, #118	@ 0x76
 8004122:	f040 81a6 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                            uint32_t offset = (fix_buf[i+1] == '/') ? 2 : 1;
 8004126:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800412a:	f103 0310 	add.w	r3, r3, #16
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	3301      	adds	r3, #1
 8004132:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004136:	f102 0218 	add.w	r2, r2, #24
 800413a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800413e:	6812      	ldr	r2, [r2, #0]
 8004140:	4413      	add	r3, r2
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b2f      	cmp	r3, #47	@ 0x2f
 8004146:	d105      	bne.n	8004154 <StartBLEKMLTask+0x2ee4>
 8004148:	2202      	movs	r2, #2
 800414a:	e004      	b.n	8004156 <StartBLEKMLTask+0x2ee6>
 800414c:	0801a784 	.word	0x0801a784
 8004150:	200008bc 	.word	0x200008bc
 8004154:	2201      	movs	r2, #1
 8004156:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800415a:	f103 0318 	add.w	r3, r3, #24
 800415e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004162:	601a      	str	r2, [r3, #0]
                            //  "valulue"
                            if (fix_buf[i+offset] == 'v' && fix_buf[i+offset+1] == 'a' && 
 8004164:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004168:	f103 0318 	add.w	r3, r3, #24
 800416c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004170:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004174:	f102 0210 	add.w	r2, r2, #16
 8004178:	6812      	ldr	r2, [r2, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4413      	add	r3, r2
 800417e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004182:	f102 0218 	add.w	r2, r2, #24
 8004186:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800418a:	6812      	ldr	r2, [r2, #0]
 800418c:	4413      	add	r3, r2
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	2b76      	cmp	r3, #118	@ 0x76
 8004192:	f040 816e 	bne.w	8004472 <StartBLEKMLTask+0x3202>
 8004196:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800419a:	f103 0318 	add.w	r3, r3, #24
 800419e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80041a2:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80041a6:	f102 0210 	add.w	r2, r2, #16
 80041aa:	6812      	ldr	r2, [r2, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4413      	add	r3, r2
 80041b0:	3301      	adds	r3, #1
 80041b2:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80041b6:	f102 0218 	add.w	r2, r2, #24
 80041ba:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80041be:	6812      	ldr	r2, [r2, #0]
 80041c0:	4413      	add	r3, r2
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2b61      	cmp	r3, #97	@ 0x61
 80041c6:	f040 8154 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+2] == 'l' && fix_buf[i+offset+3] == 'u' && 
 80041ca:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80041ce:	f103 0318 	add.w	r3, r3, #24
 80041d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80041d6:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80041da:	f102 0210 	add.w	r2, r2, #16
 80041de:	6812      	ldr	r2, [r2, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4413      	add	r3, r2
 80041e4:	3302      	adds	r3, #2
 80041e6:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80041ea:	f102 0218 	add.w	r2, r2, #24
 80041ee:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	4413      	add	r3, r2
 80041f6:	781b      	ldrb	r3, [r3, #0]
                            if (fix_buf[i+offset] == 'v' && fix_buf[i+offset+1] == 'a' && 
 80041f8:	2b6c      	cmp	r3, #108	@ 0x6c
 80041fa:	f040 813a 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+2] == 'l' && fix_buf[i+offset+3] == 'u' && 
 80041fe:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004202:	f103 0318 	add.w	r3, r3, #24
 8004206:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800420a:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800420e:	f102 0210 	add.w	r2, r2, #16
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4413      	add	r3, r2
 8004218:	3303      	adds	r3, #3
 800421a:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 800421e:	f102 0218 	add.w	r2, r2, #24
 8004222:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8004226:	6812      	ldr	r2, [r2, #0]
 8004228:	4413      	add	r3, r2
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	2b75      	cmp	r3, #117	@ 0x75
 800422e:	f040 8120 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+4] == 'l' && fix_buf[i+offset+5] == 'u' && 
 8004232:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004236:	f103 0318 	add.w	r3, r3, #24
 800423a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800423e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004242:	f102 0210 	add.w	r2, r2, #16
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4413      	add	r3, r2
 800424c:	3304      	adds	r3, #4
 800424e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004252:	f102 0218 	add.w	r2, r2, #24
 8004256:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800425a:	6812      	ldr	r2, [r2, #0]
 800425c:	4413      	add	r3, r2
 800425e:	781b      	ldrb	r3, [r3, #0]
                                fix_buf[i+offset+2] == 'l' && fix_buf[i+offset+3] == 'u' && 
 8004260:	2b6c      	cmp	r3, #108	@ 0x6c
 8004262:	f040 8106 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+4] == 'l' && fix_buf[i+offset+5] == 'u' && 
 8004266:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800426a:	f103 0318 	add.w	r3, r3, #24
 800426e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004272:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004276:	f102 0210 	add.w	r2, r2, #16
 800427a:	6812      	ldr	r2, [r2, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4413      	add	r3, r2
 8004280:	3305      	adds	r3, #5
 8004282:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004286:	f102 0218 	add.w	r2, r2, #24
 800428a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800428e:	6812      	ldr	r2, [r2, #0]
 8004290:	4413      	add	r3, r2
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b75      	cmp	r3, #117	@ 0x75
 8004296:	f040 80ec 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+6] == 'e' && fix_buf[i+offset+7] == '>') {
 800429a:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800429e:	f103 0318 	add.w	r3, r3, #24
 80042a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80042a6:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80042aa:	f102 0210 	add.w	r2, r2, #16
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4413      	add	r3, r2
 80042b4:	3306      	adds	r3, #6
 80042b6:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80042ba:	f102 0218 	add.w	r2, r2, #24
 80042be:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	4413      	add	r3, r2
 80042c6:	781b      	ldrb	r3, [r3, #0]
                                fix_buf[i+offset+4] == 'l' && fix_buf[i+offset+5] == 'u' && 
 80042c8:	2b65      	cmp	r3, #101	@ 0x65
 80042ca:	f040 80d2 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                                fix_buf[i+offset+6] == 'e' && fix_buf[i+offset+7] == '>') {
 80042ce:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80042d2:	f103 0318 	add.w	r3, r3, #24
 80042d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80042da:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80042de:	f102 0210 	add.w	r2, r2, #16
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4413      	add	r3, r2
 80042e8:	3307      	adds	r3, #7
 80042ea:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80042ee:	f102 0218 	add.w	r2, r2, #24
 80042f2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	4413      	add	r3, r2
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80042fe:	f040 80b8 	bne.w	8004472 <StartBLEKMLTask+0x3202>
                              //  'u'
                              fix_buf[i+offset+4] = 'e';
 8004302:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004306:	f103 0318 	add.w	r3, r3, #24
 800430a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800430e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004312:	f102 0210 	add.w	r2, r2, #16
 8004316:	6812      	ldr	r2, [r2, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4413      	add	r3, r2
 800431c:	3304      	adds	r3, #4
 800431e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004322:	f102 0218 	add.w	r2, r2, #24
 8004326:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	4413      	add	r3, r2
 800432e:	2265      	movs	r2, #101	@ 0x65
 8004330:	701a      	strb	r2, [r3, #0]
                              fix_buf[i+offset+5] = '>';
 8004332:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004336:	f103 0318 	add.w	r3, r3, #24
 800433a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800433e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004342:	f102 0210 	add.w	r2, r2, #16
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4413      	add	r3, r2
 800434c:	3305      	adds	r3, #5
 800434e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004352:	f102 0218 	add.w	r2, r2, #24
 8004356:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	4413      	add	r3, r2
 800435e:	223e      	movs	r2, #62	@ 0x3e
 8004360:	701a      	strb	r2, [r3, #0]
                              fix_buf[i+offset+6] = ' ';  // 
 8004362:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004366:	f103 0318 	add.w	r3, r3, #24
 800436a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800436e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004372:	f102 0210 	add.w	r2, r2, #16
 8004376:	6812      	ldr	r2, [r2, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4413      	add	r3, r2
 800437c:	3306      	adds	r3, #6
 800437e:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 8004382:	f102 0218 	add.w	r2, r2, #24
 8004386:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	4413      	add	r3, r2
 800438e:	2220      	movs	r2, #32
 8004390:	701a      	strb	r2, [r3, #0]
                              fix_buf[i+offset+7] = ' ';  // 
 8004392:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004396:	f103 0318 	add.w	r3, r3, #24
 800439a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800439e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80043a2:	f102 0210 	add.w	r2, r2, #16
 80043a6:	6812      	ldr	r2, [r2, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4413      	add	r3, r2
 80043ac:	3307      	adds	r3, #7
 80043ae:	f507 528b 	add.w	r2, r7, #4448	@ 0x1160
 80043b2:	f102 0218 	add.w	r2, r2, #24
 80043b6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	4413      	add	r3, r2
 80043be:	2220      	movs	r2, #32
 80043c0:	701a      	strb	r2, [r3, #0]
                              
                              // 
                              f_lseek(&decompressed_fd, pos + i);
 80043c2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80043c6:	f103 0318 	add.w	r3, r3, #24
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80043d0:	f103 0310 	add.w	r3, r3, #16
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	441a      	add	r2, r3
 80043d8:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80043dc:	4611      	mov	r1, r2
 80043de:	4618      	mov	r0, r3
 80043e0:	f00d f83e 	bl	8011460 <f_lseek>
                              UINT bw;
                              f_write(&decompressed_fd, &fix_buf[i], offset + 8, &bw);
 80043e4:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80043e8:	f103 0318 	add.w	r3, r3, #24
 80043ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80043f6:	f103 0310 	add.w	r3, r3, #16
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	18d1      	adds	r1, r2, r3
 80043fe:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004402:	f103 0318 	add.w	r3, r3, #24
 8004406:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f103 0208 	add.w	r2, r3, #8
 8004410:	f607 13bc 	addw	r3, r7, #2492	@ 0x9bc
 8004414:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 8004418:	f00c fdc6 	bl	8010fa8 <f_write>
                              fixed_count++;
 800441c:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004420:	f103 0314 	add.w	r3, r3, #20
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	3301      	adds	r3, #1
 8004428:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800442c:	f102 0214 	add.w	r2, r2, #20
 8004430:	6013      	str	r3, [r2, #0]
                              
                              uint8_t fix_msg[100];
                              sprintf((char*)fix_msg, "Fixed valulue at pos %lu\r\n", pos + i);
 8004432:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004436:	f103 0318 	add.w	r3, r3, #24
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004440:	f103 0310 	add.w	r3, r3, #16
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	441a      	add	r2, r3
 8004448:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800444c:	49be      	ldr	r1, [pc, #760]	@ (8004748 <StartBLEKMLTask+0x34d8>)
 800444e:	4618      	mov	r0, r3
 8004450:	f013 f9ce 	bl	80177f0 <siprintf>
                              HAL_UART_Transmit(&huart1, fix_msg, strlen((char*)fix_msg), 100);
 8004454:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004458:	4618      	mov	r0, r3
 800445a:	f7fb ff29 	bl	80002b0 <strlen>
 800445e:	4603      	mov	r3, r0
 8004460:	b29a      	uxth	r2, r3
 8004462:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8004466:	2364      	movs	r3, #100	@ 0x64
 8004468:	48b8      	ldr	r0, [pc, #736]	@ (800474c <StartBLEKMLTask+0x34dc>)
 800446a:	f007 fb93 	bl	800bb94 <HAL_UART_Transmit>
 800446e:	e000      	b.n	8004472 <StartBLEKMLTask+0x3202>
                            if (fix_buf[i-1] != '<') {
 8004470:	bf00      	nop
                        for (uint32_t i = 0; i < br - 9; i++) {
 8004472:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004476:	f103 0310 	add.w	r3, r3, #16
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004482:	f102 0210 	add.w	r2, r2, #16
 8004486:	6013      	str	r3, [r2, #0]
 8004488:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 800448c:	f103 0318 	add.w	r3, r3, #24
 8004490:	f2a3 73ac 	subw	r3, r3, #1964	@ 0x7ac
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3b09      	subs	r3, #9
 8004498:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 800449c:	f102 0210 	add.w	r2, r2, #16
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	f4ff aaad 	bcc.w	8003a02 <StartBLEKMLTask+0x2792>
                            }
                          }
                        }
                        
                        pos += br;
 80044a8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80044ac:	f103 0318 	add.w	r3, r3, #24
 80044b0:	f2a3 73ac 	subw	r3, r3, #1964	@ 0x7ac
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80044ba:	f102 0218 	add.w	r2, r2, #24
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	4413      	add	r3, r2
 80044c2:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80044c6:	f102 0218 	add.w	r2, r2, #24
 80044ca:	6013      	str	r3, [r2, #0]
                      while (pos < file_size) {
 80044cc:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80044d0:	f103 0318 	add.w	r3, r3, #24
 80044d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80044d8:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80044dc:	f102 0218 	add.w	r2, r2, #24
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	f4ff aa35 	bcc.w	8003954 <StartBLEKMLTask+0x26e4>
                      }
                      
                      free(fix_buf);
 80044ea:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80044ee:	f103 0318 	add.w	r3, r3, #24
 80044f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80044f6:	6818      	ldr	r0, [r3, #0]
 80044f8:	f011 fad2 	bl	8015aa0 <free>
                      
                      if (fixed_count > 0) {
 80044fc:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004500:	f103 0314 	add.w	r3, r3, #20
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d017      	beq.n	800453a <StartBLEKMLTask+0x32ca>
                        uint8_t fix_msg[100];
                        sprintf((char*)fix_msg, "Fixed %lu 'Datta' errors\r\n", fixed_count);
 800450a:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800450e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004512:	f102 0214 	add.w	r2, r2, #20
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	498d      	ldr	r1, [pc, #564]	@ (8004750 <StartBLEKMLTask+0x34e0>)
 800451a:	4618      	mov	r0, r3
 800451c:	f013 f968 	bl	80177f0 <siprintf>
                        HAL_UART_Transmit(&huart1, fix_msg, strlen((char*)fix_msg), 100);
 8004520:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004524:	4618      	mov	r0, r3
 8004526:	f7fb fec3 	bl	80002b0 <strlen>
 800452a:	4603      	mov	r3, r0
 800452c:	b29a      	uxth	r2, r3
 800452e:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8004532:	2364      	movs	r3, #100	@ 0x64
 8004534:	4885      	ldr	r0, [pc, #532]	@ (800474c <StartBLEKMLTask+0x34dc>)
 8004536:	f007 fb2d 	bl	800bb94 <HAL_UART_Transmit>
                      }
                    }
                    f_sync(&decompressed_fd);
 800453a:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 800453e:	4618      	mov	r0, r3
 8004540:	f00c fed6 	bl	80112f0 <f_sync>
                    f_close(&decompressed_fd);
 8004544:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8004548:	4618      	mov	r0, r3
 800454a:	f00c ff5a 	bl	8011402 <f_close>
                  }
                  
                  // 
                  uint8_t stats_msg[200];
                  sprintf((char*)stats_msg, "=== Decompression Stats ===\r\n0xfe blocks: %lu\r\nTotal coords: %lu\r\nOutput size: %lu bytes\r\n", 
 800454e:	f507 701d 	add.w	r0, r7, #628	@ 0x274
 8004552:	f507 538a 	add.w	r3, r7, #4416	@ 0x1140
 8004556:	f103 0314 	add.w	r3, r3, #20
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	f507 5389 	add.w	r3, r7, #4384	@ 0x1120
 8004562:	f103 031c 	add.w	r3, r3, #28
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 800456c:	6812      	ldr	r2, [r2, #0]
 800456e:	4979      	ldr	r1, [pc, #484]	@ (8004754 <StartBLEKMLTask+0x34e4>)
 8004570:	f013 f93e 	bl	80177f0 <siprintf>
                          fe_count, total_coords, total_out);
                  HAL_UART_Transmit(&huart1, stats_msg, strlen((char*)stats_msg), 100);
 8004574:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004578:	4618      	mov	r0, r3
 800457a:	f7fb fe99 	bl	80002b0 <strlen>
 800457e:	4603      	mov	r3, r0
 8004580:	b29a      	uxth	r2, r3
 8004582:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8004586:	2364      	movs	r3, #100	@ 0x64
 8004588:	4870      	ldr	r0, [pc, #448]	@ (800474c <StartBLEKMLTask+0x34dc>)
 800458a:	f007 fb03 	bl	800bb94 <HAL_UART_Transmit>
                  
                  uint8_t success_msg[100];
                  sprintf((char*)success_msg, "=== Decompressed OK ===\r\nSize: %ld bytes\r\n", total_out);
 800458e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004592:	f507 528a 	add.w	r2, r7, #4416	@ 0x1140
 8004596:	f102 0214 	add.w	r2, r2, #20
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	496e      	ldr	r1, [pc, #440]	@ (8004758 <StartBLEKMLTask+0x34e8>)
 800459e:	4618      	mov	r0, r3
 80045a0:	f013 f926 	bl	80177f0 <siprintf>
                  HAL_UART_Transmit(&huart1, success_msg, strlen((char*)success_msg), 100);
 80045a4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fb fe81 	bl	80002b0 <strlen>
 80045ae:	4603      	mov	r3, r0
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 80045b6:	2364      	movs	r3, #100	@ 0x64
 80045b8:	4864      	ldr	r0, [pc, #400]	@ (800474c <StartBLEKMLTask+0x34dc>)
 80045ba:	f007 faeb 	bl	800bb94 <HAL_UART_Transmit>
                  
                  free(read_buf);
 80045be:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	f011 fa6c 	bl	8015aa0 <free>
                  free(out_buf);
 80045c8:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80045cc:	f103 031c 	add.w	r3, r3, #28
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	f011 fa65 	bl	8015aa0 <free>
                if (read_buf && out_buf) {
 80045d6:	e033      	b.n	8004640 <StartBLEKMLTask+0x33d0>
                } else {
                  uint8_t err[] = "Failed to allocate buffers\r\n";
 80045d8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80045dc:	f103 0318 	add.w	r3, r3, #24
 80045e0:	f2a3 73dc 	subw	r3, r3, #2012	@ 0x7dc
 80045e4:	4a5d      	ldr	r2, [pc, #372]	@ (800475c <StartBLEKMLTask+0x34ec>)
 80045e6:	461c      	mov	r4, r3
 80045e8:	4615      	mov	r5, r2
 80045ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80045f2:	c407      	stmia	r4!, {r0, r1, r2}
 80045f4:	7023      	strb	r3, [r4, #0]
                  HAL_UART_Transmit(&huart1, err, strlen((char*)err), 100);
 80045f6:	f607 139c 	addw	r3, r7, #2460	@ 0x99c
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fb fe58 	bl	80002b0 <strlen>
 8004600:	4603      	mov	r3, r0
 8004602:	b29a      	uxth	r2, r3
 8004604:	f607 119c 	addw	r1, r7, #2460	@ 0x99c
 8004608:	2364      	movs	r3, #100	@ 0x64
 800460a:	4850      	ldr	r0, [pc, #320]	@ (800474c <StartBLEKMLTask+0x34dc>)
 800460c:	f007 fac2 	bl	800bb94 <HAL_UART_Transmit>
                  if (read_buf) free(read_buf);
 8004610:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d004      	beq.n	8004624 <StartBLEKMLTask+0x33b4>
 800461a:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800461e:	6818      	ldr	r0, [r3, #0]
 8004620:	f011 fa3e 	bl	8015aa0 <free>
                  if (out_buf) free(out_buf);
 8004624:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8004628:	f103 031c 	add.w	r3, r3, #28
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d006      	beq.n	8004640 <StartBLEKMLTask+0x33d0>
 8004632:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8004636:	f103 031c 	add.w	r3, r3, #28
 800463a:	6818      	ldr	r0, [r3, #0]
 800463c:	f011 fa30 	bl	8015aa0 <free>
                }
                
                f_sync(&decompressed_fd);
 8004640:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8004644:	4618      	mov	r0, r3
 8004646:	f00c fe53 	bl	80112f0 <f_sync>
                f_close(&decompressed_fd);
 800464a:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 800464e:	4618      	mov	r0, r3
 8004650:	f00c fed7 	bl	8011402 <f_close>
            if (read_buffer[0] == 0x42 && read_buffer[1] == 0x4C) {
 8004654:	e038      	b.n	80046c8 <StartBLEKMLTask+0x3458>
              } else {
                uint8_t err[100];
                sprintf((char*)err, "Failed to open output file: %d\r\n", res);
 8004656:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800465a:	f103 031b 	add.w	r3, r3, #27
 800465e:	781a      	ldrb	r2, [r3, #0]
 8004660:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004664:	493e      	ldr	r1, [pc, #248]	@ (8004760 <StartBLEKMLTask+0x34f0>)
 8004666:	4618      	mov	r0, r3
 8004668:	f013 f8c2 	bl	80177f0 <siprintf>
                HAL_UART_Transmit(&huart1, err, strlen((char*)err), 100);
 800466c:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8004670:	4618      	mov	r0, r3
 8004672:	f7fb fe1d 	bl	80002b0 <strlen>
 8004676:	4603      	mov	r3, r0
 8004678:	b29a      	uxth	r2, r3
 800467a:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 800467e:	2364      	movs	r3, #100	@ 0x64
 8004680:	4832      	ldr	r0, [pc, #200]	@ (800474c <StartBLEKMLTask+0x34dc>)
 8004682:	f007 fa87 	bl	800bb94 <HAL_UART_Transmit>
            if (read_buffer[0] == 0x42 && read_buffer[1] == 0x4C) {
 8004686:	e01f      	b.n	80046c8 <StartBLEKMLTask+0x3458>
              }
            } else {
              uint8_t err_msg[100];
              sprintf((char*)err_msg, "Invalid header! Got: 0x%02x 0x%02x (expected 'BL')\r\n", 
                      read_buffer[0], read_buffer[1]);
 8004688:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800468c:	f103 0304 	add.w	r3, r3, #4
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	781b      	ldrb	r3, [r3, #0]
              sprintf((char*)err_msg, "Invalid header! Got: 0x%02x 0x%02x (expected 'BL')\r\n", 
 8004694:	461a      	mov	r2, r3
                      read_buffer[0], read_buffer[1]);
 8004696:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800469a:	f103 0304 	add.w	r3, r3, #4
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3301      	adds	r3, #1
 80046a2:	781b      	ldrb	r3, [r3, #0]
              sprintf((char*)err_msg, "Invalid header! Got: 0x%02x 0x%02x (expected 'BL')\r\n", 
 80046a4:	f207 706c 	addw	r0, r7, #1900	@ 0x76c
 80046a8:	492e      	ldr	r1, [pc, #184]	@ (8004764 <StartBLEKMLTask+0x34f4>)
 80046aa:	f013 f8a1 	bl	80177f0 <siprintf>
              HAL_UART_Transmit(&huart1, err_msg, strlen((char*)err_msg), 100);
 80046ae:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fb fdfc 	bl	80002b0 <strlen>
 80046b8:	4603      	mov	r3, r0
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80046c0:	2364      	movs	r3, #100	@ 0x64
 80046c2:	4822      	ldr	r0, [pc, #136]	@ (800474c <StartBLEKMLTask+0x34dc>)
 80046c4:	f007 fa66 	bl	800bb94 <HAL_UART_Transmit>
            }
            
            uint8_t success_msg[] = "KML file received and processed successfully!\r\n";
 80046c8:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 80046cc:	f103 0318 	add.w	r3, r3, #24
 80046d0:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 80046d4:	4a24      	ldr	r2, [pc, #144]	@ (8004768 <StartBLEKMLTask+0x34f8>)
 80046d6:	461c      	mov	r4, r3
 80046d8:	4615      	mov	r5, r2
 80046da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80046e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            HAL_UART_Transmit(&huart1, success_msg, strlen((char*)success_msg), 100);
 80046ea:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fb fdde 	bl	80002b0 <strlen>
 80046f4:	4603      	mov	r3, r0
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80046fc:	2364      	movs	r3, #100	@ 0x64
 80046fe:	4813      	ldr	r0, [pc, #76]	@ (800474c <StartBLEKMLTask+0x34dc>)
 8004700:	f007 fa48 	bl	800bb94 <HAL_UART_Transmit>
          if (res == FR_OK && bytes_read == 2) {
 8004704:	e017      	b.n	8004736 <StartBLEKMLTask+0x34c6>
          } else {
            uint8_t read_err_msg[100];
            sprintf((char*)read_err_msg, "Failed to read compressed file header: %d\r\n", res);
 8004706:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800470a:	f103 031b 	add.w	r3, r3, #27
 800470e:	781a      	ldrb	r2, [r3, #0]
 8004710:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8004714:	4915      	ldr	r1, [pc, #84]	@ (800476c <StartBLEKMLTask+0x34fc>)
 8004716:	4618      	mov	r0, r3
 8004718:	f013 f86a 	bl	80177f0 <siprintf>
            HAL_UART_Transmit(&huart1, read_err_msg, strlen((char*)read_err_msg), 100);
 800471c:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8004720:	4618      	mov	r0, r3
 8004722:	f7fb fdc5 	bl	80002b0 <strlen>
 8004726:	4603      	mov	r3, r0
 8004728:	b29a      	uxth	r2, r3
 800472a:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 800472e:	2364      	movs	r3, #100	@ 0x64
 8004730:	4806      	ldr	r0, [pc, #24]	@ (800474c <StartBLEKMLTask+0x34dc>)
 8004732:	f007 fa2f 	bl	800bb94 <HAL_UART_Transmit>
          }
          
          free(read_buffer);
 8004736:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 800473a:	f103 0304 	add.w	r3, r3, #4
 800473e:	6818      	ldr	r0, [r3, #0]
 8004740:	f011 f9ae 	bl	8015aa0 <free>
 8004744:	e036      	b.n	80047b4 <StartBLEKMLTask+0x3544>
 8004746:	bf00      	nop
 8004748:	0801a7ac 	.word	0x0801a7ac
 800474c:	200008bc 	.word	0x200008bc
 8004750:	0801a7c8 	.word	0x0801a7c8
 8004754:	0801a7e4 	.word	0x0801a7e4
 8004758:	0801a840 	.word	0x0801a840
 800475c:	0801abf0 	.word	0x0801abf0
 8004760:	0801a86c 	.word	0x0801a86c
 8004764:	0801a890 	.word	0x0801a890
 8004768:	0801ac10 	.word	0x0801ac10
 800476c:	0801a8c8 	.word	0x0801a8c8
        } else {
          uint8_t mem_err_msg[] = "Failed to allocate read buffer (4KB)\r\n";
 8004770:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004774:	f103 0318 	add.w	r3, r3, #24
 8004778:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 800477c:	4ab7      	ldr	r2, [pc, #732]	@ (8004a5c <StartBLEKMLTask+0x37ec>)
 800477e:	461c      	mov	r4, r3
 8004780:	4615      	mov	r5, r2
 8004782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004786:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004788:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800478a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800478e:	6020      	str	r0, [r4, #0]
 8004790:	3404      	adds	r4, #4
 8004792:	8021      	strh	r1, [r4, #0]
 8004794:	3402      	adds	r4, #2
 8004796:	0c0b      	lsrs	r3, r1, #16
 8004798:	7023      	strb	r3, [r4, #0]
          HAL_UART_Transmit(&huart1, mem_err_msg, strlen((char*)mem_err_msg), 100);
 800479a:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fb fd86 	bl	80002b0 <strlen>
 80047a4:	4603      	mov	r3, r0
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80047ac:	2364      	movs	r3, #100	@ 0x64
 80047ae:	48ac      	ldr	r0, [pc, #688]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 80047b0:	f007 f9f0 	bl	800bb94 <HAL_UART_Transmit>
        }
        
        f_close(&read_file);
 80047b4:	f207 533c 	addw	r3, r7, #1340	@ 0x53c
 80047b8:	4618      	mov	r0, r3
 80047ba:	f00c fe22 	bl	8011402 <f_close>
 80047be:	e017      	b.n	80047f0 <StartBLEKMLTask+0x3580>
      } else {
        uint8_t open_err_msg[100];
        sprintf((char*)open_err_msg, "Failed to open compressed file: %d\r\n", res);
 80047c0:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80047c4:	f103 031b 	add.w	r3, r3, #27
 80047c8:	781a      	ldrb	r2, [r3, #0]
 80047ca:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80047ce:	49a5      	ldr	r1, [pc, #660]	@ (8004a64 <StartBLEKMLTask+0x37f4>)
 80047d0:	4618      	mov	r0, r3
 80047d2:	f013 f80d 	bl	80177f0 <siprintf>
        HAL_UART_Transmit(&huart1, open_err_msg, strlen((char*)open_err_msg), 100);
 80047d6:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fb fd68 	bl	80002b0 <strlen>
 80047e0:	4603      	mov	r3, r0
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 80047e8:	2364      	movs	r3, #100	@ 0x64
 80047ea:	489d      	ldr	r0, [pc, #628]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 80047ec:	f007 f9d2 	bl	800bb94 <HAL_UART_Transmit>
      }
      
      // 
      for (int i = 0; i < 2; i++) {
 80047f0:	2300      	movs	r3, #0
 80047f2:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80047f6:	f102 020c 	add.w	r2, r2, #12
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	e01c      	b.n	8004838 <StartBLEKMLTask+0x35c8>
        app_buffer_full[i] = 0;
 80047fe:	4a9a      	ldr	r2, [pc, #616]	@ (8004a68 <StartBLEKMLTask+0x37f8>)
 8004800:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004804:	f103 030c 	add.w	r3, r3, #12
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4413      	add	r3, r2
 800480c:	2200      	movs	r2, #0
 800480e:	701a      	strb	r2, [r3, #0]
        app_buffer_index[i] = 0;
 8004810:	4a96      	ldr	r2, [pc, #600]	@ (8004a6c <StartBLEKMLTask+0x37fc>)
 8004812:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004816:	f103 030c 	add.w	r3, r3, #12
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2100      	movs	r1, #0
 800481e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (int i = 0; i < 2; i++) {
 8004822:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 8004826:	f103 030c 	add.w	r3, r3, #12
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	3301      	adds	r3, #1
 800482e:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004832:	f102 020c 	add.w	r2, r2, #12
 8004836:	6013      	str	r3, [r2, #0]
 8004838:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 800483c:	f103 030c 	add.w	r3, r3, #12
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b01      	cmp	r3, #1
 8004844:	dddb      	ble.n	80047fe <StartBLEKMLTask+0x358e>
      }
      transfer_complete = 0;
 8004846:	4b8a      	ldr	r3, [pc, #552]	@ (8004a70 <StartBLEKMLTask+0x3800>)
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]
      
      vTaskDelay(pdMS_TO_TICKS(1000));
 800484c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004850:	f00f fab6 	bl	8013dc0 <vTaskDelay>
      
      // 
      // 
      sd_file_opened = 0;
 8004854:	4b87      	ldr	r3, [pc, #540]	@ (8004a74 <StartBLEKMLTask+0x3804>)
 8004856:	2200      	movs	r2, #0
 8004858:	701a      	strb	r2, [r3, #0]
      uint8_t ready_msg[150];
      sprintf((char*)ready_msg, "Ready for next transfer\r\nPrevious compressed file saved as: %s\r\n", compressed_file);
 800485a:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 800485e:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8004862:	f102 021c 	add.w	r2, r2, #28
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	4983      	ldr	r1, [pc, #524]	@ (8004a78 <StartBLEKMLTask+0x3808>)
 800486a:	4618      	mov	r0, r3
 800486c:	f012 ffc0 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, ready_msg, strlen((char*)ready_msg), 100);
 8004870:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8004874:	4618      	mov	r0, r3
 8004876:	f7fb fd1b 	bl	80002b0 <strlen>
 800487a:	4603      	mov	r3, r0
 800487c:	b29a      	uxth	r2, r3
 800487e:	f507 714f 	add.w	r1, r7, #828	@ 0x33c
 8004882:	2364      	movs	r3, #100	@ 0x64
 8004884:	4876      	ldr	r0, [pc, #472]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 8004886:	f007 f985 	bl	800bb94 <HAL_UART_Transmit>
      kml_transfer_active = 1;
 800488a:	4b7c      	ldr	r3, [pc, #496]	@ (8004a7c <StartBLEKMLTask+0x380c>)
 800488c:	2201      	movs	r2, #1
 800488e:	701a      	strb	r2, [r3, #0]
      
      // 
      uint8_t verify_msg[] = "\r\n=== Verifying File Creation ===\r\n";
 8004890:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004894:	4a7a      	ldr	r2, [pc, #488]	@ (8004a80 <StartBLEKMLTask+0x3810>)
 8004896:	f1a3 04a8 	sub.w	r4, r3, #168	@ 0xa8
 800489a:	4615      	mov	r5, r2
 800489c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800489e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048a4:	682b      	ldr	r3, [r5, #0]
 80048a6:	6023      	str	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, verify_msg, strlen((char*)verify_msg), 100);
 80048a8:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80048ac:	3b08      	subs	r3, #8
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fb fcfe 	bl	80002b0 <strlen>
 80048b4:	4603      	mov	r3, r0
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 80048bc:	3908      	subs	r1, #8
 80048be:	2364      	movs	r3, #100	@ 0x64
 80048c0:	4867      	ldr	r0, [pc, #412]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 80048c2:	f007 f967 	bl	800bb94 <HAL_UART_Transmit>
      
      // kml
      uint8_t list_msg[] = "kml directory contents after transfer:\r\n";
 80048c6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80048ca:	4a6e      	ldr	r2, [pc, #440]	@ (8004a84 <StartBLEKMLTask+0x3814>)
 80048cc:	f1a3 0444 	sub.w	r4, r3, #68	@ 0x44
 80048d0:	4615      	mov	r5, r2
 80048d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80048de:	c403      	stmia	r4!, {r0, r1}
 80048e0:	7022      	strb	r2, [r4, #0]
      HAL_UART_Transmit(&huart1, list_msg, strlen((char*)list_msg), 100);
 80048e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048e6:	3b04      	subs	r3, #4
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7fb fce1 	bl	80002b0 <strlen>
 80048ee:	4603      	mov	r3, r0
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80048f6:	3904      	subs	r1, #4
 80048f8:	2364      	movs	r3, #100	@ 0x64
 80048fa:	4859      	ldr	r0, [pc, #356]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 80048fc:	f007 f94a 	bl	800bb94 <HAL_UART_Transmit>
      
      DIR dir2;
      FILINFO fno2;
      res = f_opendir(&dir2, kml_dir);
 8004900:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004904:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004908:	6811      	ldr	r1, [r2, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f00c fffb 	bl	8011906 <f_opendir>
 8004910:	4603      	mov	r3, r0
 8004912:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 8004916:	f102 021b 	add.w	r2, r2, #27
 800491a:	7013      	strb	r3, [r2, #0]
      if (res == FR_OK) {
 800491c:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8004920:	f103 031b 	add.w	r3, r3, #27
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d15a      	bne.n	80049e0 <StartBLEKMLTask+0x3770>
        for (int i = 0; i < 10; i++) {
 800492a:	2300      	movs	r3, #0
 800492c:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 8004930:	f102 0208 	add.w	r2, r2, #8
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	e046      	b.n	80049c6 <StartBLEKMLTask+0x3756>
          res = f_readdir(&dir2, &fno2);
 8004938:	f207 726c 	addw	r2, r7, #1900	@ 0x76c
 800493c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004940:	4611      	mov	r1, r2
 8004942:	4618      	mov	r0, r3
 8004944:	f00d f898 	bl	8011a78 <f_readdir>
 8004948:	4603      	mov	r3, r0
 800494a:	f507 5287 	add.w	r2, r7, #4320	@ 0x10e0
 800494e:	f102 021b 	add.w	r2, r2, #27
 8004952:	7013      	strb	r3, [r2, #0]
          if (res != FR_OK || fno2.fname[0] == 0) break;
 8004954:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8004958:	f103 031b 	add.w	r3, r3, #27
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d138      	bne.n	80049d4 <StartBLEKMLTask+0x3764>
 8004962:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004966:	f103 0318 	add.w	r3, r3, #24
 800496a:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 800496e:	7d9b      	ldrb	r3, [r3, #22]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d02f      	beq.n	80049d4 <StartBLEKMLTask+0x3764>
          
          uint8_t file_msg[100];
          sprintf((char*)file_msg, "  %s (%lu bytes)\r\n", fno2.fname, fno2.fsize);
 8004974:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004978:	f103 0318 	add.w	r3, r3, #24
 800497c:	f6a3 230c 	subw	r3, r3, #2572	@ 0xa0c
 8004980:	6819      	ldr	r1, [r3, #0]
 8004982:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 8004986:	f103 0216 	add.w	r2, r3, #22
 800498a:	f507 701d 	add.w	r0, r7, #628	@ 0x274
 800498e:	460b      	mov	r3, r1
 8004990:	493d      	ldr	r1, [pc, #244]	@ (8004a88 <StartBLEKMLTask+0x3818>)
 8004992:	f012 ff2d 	bl	80177f0 <siprintf>
          HAL_UART_Transmit(&huart1, file_msg, strlen((char*)file_msg), 100);
 8004996:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800499a:	4618      	mov	r0, r3
 800499c:	f7fb fc88 	bl	80002b0 <strlen>
 80049a0:	4603      	mov	r3, r0
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 80049a8:	2364      	movs	r3, #100	@ 0x64
 80049aa:	482d      	ldr	r0, [pc, #180]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 80049ac:	f007 f8f2 	bl	800bb94 <HAL_UART_Transmit>
        for (int i = 0; i < 10; i++) {
 80049b0:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80049b4:	f103 0308 	add.w	r3, r3, #8
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3301      	adds	r3, #1
 80049bc:	f507 5288 	add.w	r2, r7, #4352	@ 0x1100
 80049c0:	f102 0208 	add.w	r2, r2, #8
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	f507 5388 	add.w	r3, r7, #4352	@ 0x1100
 80049ca:	f103 0308 	add.w	r3, r3, #8
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b09      	cmp	r3, #9
 80049d2:	ddb1      	ble.n	8004938 <StartBLEKMLTask+0x36c8>
        }
        f_closedir(&dir2);
 80049d4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80049d8:	4618      	mov	r0, r3
 80049da:	f00d f822 	bl	8011a22 <f_closedir>
 80049de:	e017      	b.n	8004a10 <StartBLEKMLTask+0x37a0>
      } else {
        uint8_t msg[50];
        sprintf((char*)msg, "Cannot open kml dir for verify: %d\r\n", res);
 80049e0:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80049e4:	f103 031b 	add.w	r3, r3, #27
 80049e8:	781a      	ldrb	r2, [r3, #0]
 80049ea:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80049ee:	4927      	ldr	r1, [pc, #156]	@ (8004a8c <StartBLEKMLTask+0x381c>)
 80049f0:	4618      	mov	r0, r3
 80049f2:	f012 fefd 	bl	80177f0 <siprintf>
        HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80049f6:	f207 736c 	addw	r3, r7, #1900	@ 0x76c
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fb fc58 	bl	80002b0 <strlen>
 8004a00:	4603      	mov	r3, r0
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	f207 716c 	addw	r1, r7, #1900	@ 0x76c
 8004a08:	2364      	movs	r3, #100	@ 0x64
 8004a0a:	4815      	ldr	r0, [pc, #84]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 8004a0c:	f007 f8c2 	bl	800bb94 <HAL_UART_Transmit>
      }
      
      // 
      vTaskDelay(pdMS_TO_TICKS(500));
 8004a10:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004a14:	f00f f9d4 	bl	8013dc0 <vTaskDelay>
      //     }
      //     f_closedir(&dir2);
      //   }
      // }
      
      uint8_t msg3[] = "\r\nReady for next transfer\r\n";
 8004a18:	f507 538b 	add.w	r3, r7, #4448	@ 0x1160
 8004a1c:	f103 0318 	add.w	r3, r3, #24
 8004a20:	f5a3 63e9 	sub.w	r3, r3, #1864	@ 0x748
 8004a24:	4a1a      	ldr	r2, [pc, #104]	@ (8004a90 <StartBLEKMLTask+0x3820>)
 8004a26:	461c      	mov	r4, r3
 8004a28:	4615      	mov	r5, r2
 8004a2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      HAL_UART_Transmit(&huart1, msg3, strlen((char*)msg3), 100);
 8004a36:	f507 6323 	add.w	r3, r7, #2608	@ 0xa30
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fb fc38 	bl	80002b0 <strlen>
 8004a40:	4603      	mov	r3, r0
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	f507 6123 	add.w	r1, r7, #2608	@ 0xa30
 8004a48:	2364      	movs	r3, #100	@ 0x64
 8004a4a:	4805      	ldr	r0, [pc, #20]	@ (8004a60 <StartBLEKMLTask+0x37f0>)
 8004a4c:	f007 f8a2 	bl	800bb94 <HAL_UART_Transmit>
    }
    
    vTaskDelay(pdMS_TO_TICKS(10));
 8004a50:	200a      	movs	r0, #10
 8004a52:	f00f f9b5 	bl	8013dc0 <vTaskDelay>
  for (;;) {
 8004a56:	f7fc bffb 	b.w	8001a50 <StartBLEKMLTask+0x7e0>
 8004a5a:	bf00      	nop
 8004a5c:	0801ac40 	.word	0x0801ac40
 8004a60:	200008bc 	.word	0x200008bc
 8004a64:	0801a8f4 	.word	0x0801a8f4
 8004a68:	200049b8 	.word	0x200049b8
 8004a6c:	200049b0 	.word	0x200049b0
 8004a70:	200049bb 	.word	0x200049bb
 8004a74:	200005f8 	.word	0x200005f8
 8004a78:	0801a91c 	.word	0x0801a91c
 8004a7c:	200005f9 	.word	0x200005f9
 8004a80:	0801ac68 	.word	0x0801ac68
 8004a84:	0801ac8c 	.word	0x0801ac8c
 8004a88:	0801a470 	.word	0x0801a470
 8004a8c:	0801a960 	.word	0x0801a960
 8004a90:	0801acb8 	.word	0x0801acb8

08004a94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a9a:	f107 030c 	add.w	r3, r7, #12
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
 8004aa2:	605a      	str	r2, [r3, #4]
 8004aa4:	609a      	str	r2, [r3, #8]
 8004aa6:	60da      	str	r2, [r3, #12]
 8004aa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60bb      	str	r3, [r7, #8]
 8004aae:	4b6a      	ldr	r3, [pc, #424]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab2:	4a69      	ldr	r2, [pc, #420]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004ab4:	f043 0304 	orr.w	r3, r3, #4
 8004ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004aba:	4b67      	ldr	r3, [pc, #412]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004abe:	f003 0304 	and.w	r3, r3, #4
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	607b      	str	r3, [r7, #4]
 8004aca:	4b63      	ldr	r3, [pc, #396]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ace:	4a62      	ldr	r2, [pc, #392]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004ad0:	f043 0301 	orr.w	r3, r3, #1
 8004ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ad6:	4b60      	ldr	r3, [pc, #384]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	607b      	str	r3, [r7, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	603b      	str	r3, [r7, #0]
 8004ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	4a5b      	ldr	r2, [pc, #364]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004aec:	f043 0302 	orr.w	r3, r3, #2
 8004af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004af2:	4b59      	ldr	r3, [pc, #356]	@ (8004c58 <MX_GPIO_Init+0x1c4>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	603b      	str	r3, [r7, #0]
 8004afc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|HR_RESET_Pin, GPIO_PIN_RESET);
 8004afe:	2200      	movs	r2, #0
 8004b00:	f241 0110 	movw	r1, #4112	@ 0x1010
 8004b04:	4855      	ldr	r0, [pc, #340]	@ (8004c5c <MX_GPIO_Init+0x1c8>)
 8004b06:	f003 fdc5 	bl	8008694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_BLK_Pin|LED_Pin|LCD_RES_Pin, GPIO_PIN_RESET);
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f245 0103 	movw	r1, #20483	@ 0x5003
 8004b10:	4853      	ldr	r0, [pc, #332]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004b12:	f003 fdbf 	bl	8008694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HR_SDA_Pin|HR_SCL_Pin, GPIO_PIN_SET);
 8004b16:	2201      	movs	r2, #1
 8004b18:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8004b1c:	4850      	ldr	r0, [pc, #320]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004b1e:	f003 fdb9 	bl	8008694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8004b22:	2310      	movs	r3, #16
 8004b24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b26:	2301      	movs	r3, #1
 8004b28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8004b32:	f107 030c 	add.w	r3, r7, #12
 8004b36:	4619      	mov	r1, r3
 8004b38:	4848      	ldr	r0, [pc, #288]	@ (8004c5c <MX_GPIO_Init+0x1c8>)
 8004b3a:	f003 fc1f 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_BLK_Pin LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_BLK_Pin|LCD_RES_Pin;
 8004b3e:	f244 0303 	movw	r3, #16387	@ 0x4003
 8004b42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b44:	2301      	movs	r3, #1
 8004b46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b50:	f107 030c 	add.w	r3, r7, #12
 8004b54:	4619      	mov	r1, r3
 8004b56:	4842      	ldr	r0, [pc, #264]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004b58:	f003 fc10 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8004b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b62:	2301      	movs	r3, #1
 8004b64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b66:	2300      	movs	r3, #0
 8004b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8004b6e:	f107 030c 	add.w	r3, r7, #12
 8004b72:	4619      	mov	r1, r3
 8004b74:	483a      	ldr	r0, [pc, #232]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004b76:	f003 fc01 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : HR_INT_Pin */
  GPIO_InitStruct.Pin = HR_INT_Pin;
 8004b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b80:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004b84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b86:	2300      	movs	r3, #0
 8004b88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HR_INT_GPIO_Port, &GPIO_InitStruct);
 8004b8a:	f107 030c 	add.w	r3, r7, #12
 8004b8e:	4619      	mov	r1, r3
 8004b90:	4833      	ldr	r0, [pc, #204]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004b92:	f003 fbf3 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : HR_RESET_Pin */
  GPIO_InitStruct.Pin = HR_RESET_Pin;
 8004b96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HR_RESET_GPIO_Port, &GPIO_InitStruct);
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4619      	mov	r1, r3
 8004bae:	482b      	ldr	r0, [pc, #172]	@ (8004c5c <MX_GPIO_Init+0x1c8>)
 8004bb0:	f003 fbe4 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_KEY_Pin */
  GPIO_InitStruct.Pin = EC_KEY_Pin;
 8004bb4:	2308      	movs	r3, #8
 8004bb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004bb8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8004bbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_KEY_GPIO_Port, &GPIO_InitStruct);
 8004bc2:	f107 030c 	add.w	r3, r7, #12
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4825      	ldr	r0, [pc, #148]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004bca:	f003 fbd7 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_A_Pin */
  GPIO_InitStruct.Pin = EC_A_Pin;
 8004bce:	2340      	movs	r3, #64	@ 0x40
 8004bd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004bd2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004bd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_A_GPIO_Port, &GPIO_InitStruct);
 8004bdc:	f107 030c 	add.w	r3, r7, #12
 8004be0:	4619      	mov	r1, r3
 8004be2:	481f      	ldr	r0, [pc, #124]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004be4:	f003 fbca 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_B_Pin */
  GPIO_InitStruct.Pin = EC_B_Pin;
 8004be8:	2380      	movs	r3, #128	@ 0x80
 8004bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bec:	2300      	movs	r3, #0
 8004bee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_B_GPIO_Port, &GPIO_InitStruct);
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	4819      	ldr	r0, [pc, #100]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004bfc:	f003 fbbe 	bl	800837c <HAL_GPIO_Init>

  /*Configure GPIO pins : HR_SDA_Pin HR_SCL_Pin */
  GPIO_InitStruct.Pin = HR_SDA_Pin|HR_SCL_Pin;
 8004c00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004c04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c06:	2301      	movs	r3, #1
 8004c08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c0e:	2302      	movs	r3, #2
 8004c10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c12:	f107 030c 	add.w	r3, r7, #12
 8004c16:	4619      	mov	r1, r3
 8004c18:	4811      	ldr	r0, [pc, #68]	@ (8004c60 <MX_GPIO_Init+0x1cc>)
 8004c1a:	f003 fbaf 	bl	800837c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8004c1e:	2200      	movs	r2, #0
 8004c20:	2102      	movs	r1, #2
 8004c22:	2009      	movs	r0, #9
 8004c24:	f002 ff72 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004c28:	2009      	movs	r0, #9
 8004c2a:	f002 ff8b 	bl	8007b44 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8004c2e:	2200      	movs	r2, #0
 8004c30:	2103      	movs	r1, #3
 8004c32:	2017      	movs	r0, #23
 8004c34:	f002 ff6a 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004c38:	2017      	movs	r0, #23
 8004c3a:	f002 ff83 	bl	8007b44 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2102      	movs	r1, #2
 8004c42:	2028      	movs	r0, #40	@ 0x28
 8004c44:	f002 ff62 	bl	8007b0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004c48:	2028      	movs	r0, #40	@ 0x28
 8004c4a:	f002 ff7b 	bl	8007b44 <HAL_NVIC_EnableIRQ>

}
 8004c4e:	bf00      	nop
 8004c50:	3720      	adds	r7, #32
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	40020000 	.word	0x40020000
 8004c60:	40020400 	.word	0x40020400

08004c64 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EC_A_Pin)
 8004c6e:	88fb      	ldrh	r3, [r7, #6]
 8004c70:	2b40      	cmp	r3, #64	@ 0x40
 8004c72:	d102      	bne.n	8004c7a <HAL_GPIO_EXTI_Callback+0x16>
	{
		Encoder_Rotate_IRQHandler();
 8004c74:	f002 fd5e 	bl	8007734 <Encoder_Rotate_IRQHandler>
	}else if(GPIO_Pin == EC_KEY_Pin){
		Encoder_Press_IRQHandler();
	}else if(GPIO_Pin == HR_INT_Pin){
//		hal_gh3x2x_int_handler_call_back();
	}
}
 8004c78:	e004      	b.n	8004c84 <HAL_GPIO_EXTI_Callback+0x20>
	}else if(GPIO_Pin == EC_KEY_Pin){
 8004c7a:	88fb      	ldrh	r3, [r7, #6]
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d101      	bne.n	8004c84 <HAL_GPIO_EXTI_Callback+0x20>
		Encoder_Press_IRQHandler();
 8004c80:	f002 fd86 	bl	8007790 <Encoder_Press_IRQHandler>
}
 8004c84:	bf00      	nop
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004c8c:	b5b0      	push	{r4, r5, r7, lr}
 8004c8e:	b0dc      	sub	sp, #368	@ 0x170
 8004c90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004c92:	f002 fe1d 	bl	80078d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004c96:	f000 f953 	bl	8004f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004c9a:	f7ff fefb 	bl	8004a94 <MX_GPIO_Init>
  MX_DMA_Init();
 8004c9e:	f7fc f9e9 	bl	8001074 <MX_DMA_Init>
  MX_RTC_Init();
 8004ca2:	f000 fa05 	bl	80050b0 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8004ca6:	f001 f9b9 	bl	800601c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8004caa:	f001 f921 	bl	8005ef0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8004cae:	f000 fe6d 	bl	800598c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8004cb2:	f001 f989 	bl	8005fc8 <MX_USART1_UART_Init>
  
  // 
  uint8_t init_start_msg[] = "\r\n=== System Initialization Start ===\r\n";
 8004cb6:	4b95      	ldr	r3, [pc, #596]	@ (8004f0c <main+0x280>)
 8004cb8:	f507 74a4 	add.w	r4, r7, #328	@ 0x148
 8004cbc:	461d      	mov	r5, r3
 8004cbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cc6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004cca:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart1, init_start_msg, strlen((char*)init_start_msg), 100);
 8004cce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb faec 	bl	80002b0 <strlen>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8004ce0:	2364      	movs	r3, #100	@ 0x64
 8004ce2:	488b      	ldr	r0, [pc, #556]	@ (8004f10 <main+0x284>)
 8004ce4:	f006 ff56 	bl	800bb94 <HAL_UART_Transmit>
  
  /* USER CODE BEGIN 2 */
  // SD
  uint8_t sd_init_msg[] = "Initializing SD card...\r\n";
 8004ce8:	4b8a      	ldr	r3, [pc, #552]	@ (8004f14 <main+0x288>)
 8004cea:	f507 7496 	add.w	r4, r7, #300	@ 0x12c
 8004cee:	461d      	mov	r5, r3
 8004cf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cf4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cf8:	c403      	stmia	r4!, {r0, r1}
 8004cfa:	8022      	strh	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, sd_init_msg, strlen((char*)sd_init_msg), 100);
 8004cfc:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fb fad5 	bl	80002b0 <strlen>
 8004d06:	4603      	mov	r3, r0
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8004d0e:	2364      	movs	r3, #100	@ 0x64
 8004d10:	487f      	ldr	r0, [pc, #508]	@ (8004f10 <main+0x284>)
 8004d12:	f006 ff3f 	bl	800bb94 <HAL_UART_Transmit>
  
  MX_SDIO_SD_Init_FIX();  // SD
 8004d16:	f000 fb7b 	bl	8005410 <MX_SDIO_SD_Init_FIX>
  
  // SD
  uint8_t sd_init_done_msg[] = "SD card initialized\r\n";
 8004d1a:	4b7f      	ldr	r3, [pc, #508]	@ (8004f18 <main+0x28c>)
 8004d1c:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 8004d20:	461d      	mov	r5, r3
 8004d22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d26:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004d2a:	6020      	str	r0, [r4, #0]
 8004d2c:	3404      	adds	r4, #4
 8004d2e:	8021      	strh	r1, [r4, #0]
  HAL_UART_Transmit(&huart1, sd_init_done_msg, strlen((char*)sd_init_done_msg), 100);
 8004d30:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fb fabb 	bl	80002b0 <strlen>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 8004d42:	2364      	movs	r3, #100	@ 0x64
 8004d44:	4872      	ldr	r0, [pc, #456]	@ (8004f10 <main+0x284>)
 8004d46:	f006 ff25 	bl	800bb94 <HAL_UART_Transmit>
  
  delay_init();//us
 8004d4a:	f7fc f989 	bl	8001060 <delay_init>
  
  // FatFS
  uint8_t fatfs_init_msg[] = "Initializing FatFS...\r\n";
 8004d4e:	4b73      	ldr	r3, [pc, #460]	@ (8004f1c <main+0x290>)
 8004d50:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 8004d54:	461d      	mov	r5, r3
 8004d56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d5a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004d5e:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart1, fatfs_init_msg, strlen((char*)fatfs_init_msg), 100);
 8004d62:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fb faa2 	bl	80002b0 <strlen>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 8004d74:	2364      	movs	r3, #100	@ 0x64
 8004d76:	4866      	ldr	r0, [pc, #408]	@ (8004f10 <main+0x284>)
 8004d78:	f006 ff0c 	bl	800bb94 <HAL_UART_Transmit>
  
  MX_FATFS_Init();  // FatFS
 8004d7c:	f008 ff42 	bl	800dc04 <MX_FATFS_Init>
  
  // FatFS
  uint8_t fatfs_init_done_msg[] = "FatFS initialized\r\n";
 8004d80:	4b67      	ldr	r3, [pc, #412]	@ (8004f20 <main+0x294>)
 8004d82:	f107 04e8 	add.w	r4, r7, #232	@ 0xe8
 8004d86:	461d      	mov	r5, r3
 8004d88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, fatfs_init_done_msg, strlen((char*)fatfs_init_done_msg), 100);
 8004d90:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fb fa8b 	bl	80002b0 <strlen>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	f107 01e8 	add.w	r1, r7, #232	@ 0xe8
 8004da2:	2364      	movs	r3, #100	@ 0x64
 8004da4:	485a      	ldr	r0, [pc, #360]	@ (8004f10 <main+0x284>)
 8004da6:	f006 fef5 	bl	800bb94 <HAL_UART_Transmit>
  // gps_mutex = xSemaphoreCreateMutex(); // GPS
  // Bluetooth_Init(); // BLE KML

  // DMAFreeRTOS
  // DMA
  uint8_t uart_init_done_msg[] = "UART DMA ready\r\n";
 8004daa:	4b5e      	ldr	r3, [pc, #376]	@ (8004f24 <main+0x298>)
 8004dac:	f107 04d4 	add.w	r4, r7, #212	@ 0xd4
 8004db0:	461d      	mov	r5, r3
 8004db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004db6:	682b      	ldr	r3, [r5, #0]
 8004db8:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, uart_init_done_msg, strlen((char*)uart_init_done_msg), 100);
 8004dba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fb fa76 	bl	80002b0 <strlen>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	f107 01d4 	add.w	r1, r7, #212	@ 0xd4
 8004dcc:	2364      	movs	r3, #100	@ 0x64
 8004dce:	4850      	ldr	r0, [pc, #320]	@ (8004f10 <main+0x284>)
 8004dd0:	f006 fee0 	bl	800bb94 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  uint8_t kernel_init_msg[] = "Initializing FreeRTOS kernel...\r\n";
 8004dd4:	4b54      	ldr	r3, [pc, #336]	@ (8004f28 <main+0x29c>)
 8004dd6:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8004dda:	461d      	mov	r5, r3
 8004ddc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004de0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004de2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, kernel_init_msg, strlen((char*)kernel_init_msg), 100);
 8004de8:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7fb fa5f 	bl	80002b0 <strlen>
 8004df2:	4603      	mov	r3, r0
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 8004dfa:	2364      	movs	r3, #100	@ 0x64
 8004dfc:	4844      	ldr	r0, [pc, #272]	@ (8004f10 <main+0x284>)
 8004dfe:	f006 fec9 	bl	800bb94 <HAL_UART_Transmit>
  
  osKernelInitialize();
 8004e02:	f00d f99b 	bl	801213c <osKernelInitialize>
  
  uint8_t kernel_init_done_msg[] = "FreeRTOS kernel initialized\r\n";
 8004e06:	4b49      	ldr	r3, [pc, #292]	@ (8004f2c <main+0x2a0>)
 8004e08:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8004e0c:	461d      	mov	r5, r3
 8004e0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004e16:	c407      	stmia	r4!, {r0, r1, r2}
 8004e18:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, kernel_init_done_msg, strlen((char*)kernel_init_done_msg), 100);
 8004e1a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fb fa46 	bl	80002b0 <strlen>
 8004e24:	4603      	mov	r3, r0
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8004e2c:	2364      	movs	r3, #100	@ 0x64
 8004e2e:	4838      	ldr	r0, [pc, #224]	@ (8004f10 <main+0x284>)
 8004e30:	f006 feb0 	bl	800bb94 <HAL_UART_Transmit>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  uint8_t freertos_init_msg[] = "Initializing FreeRTOS tasks...\r\n";
 8004e34:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8004e38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e3c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f30 <main+0x2a4>)
 8004e3e:	461c      	mov	r4, r3
 8004e40:	4615      	mov	r5, r2
 8004e42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e4a:	682b      	ldr	r3, [r5, #0]
 8004e4c:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, freertos_init_msg, strlen((char*)freertos_init_msg), 100);
 8004e4e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fb fa2c 	bl	80002b0 <strlen>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8004e60:	2364      	movs	r3, #100	@ 0x64
 8004e62:	482b      	ldr	r0, [pc, #172]	@ (8004f10 <main+0x284>)
 8004e64:	f006 fe96 	bl	800bb94 <HAL_UART_Transmit>
  
  MX_FREERTOS_Init();
 8004e68:	f7fc f9ce 	bl	8001208 <MX_FREERTOS_Init>
  
  uint8_t freertos_init_done_msg[] = "FreeRTOS tasks initialized\r\n";
 8004e6c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8004e70:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004e74:	4a2f      	ldr	r2, [pc, #188]	@ (8004f34 <main+0x2a8>)
 8004e76:	461c      	mov	r4, r3
 8004e78:	4615      	mov	r5, r2
 8004e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e7e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004e82:	c407      	stmia	r4!, {r0, r1, r2}
 8004e84:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, freertos_init_done_msg, strlen((char*)freertos_init_done_msg), 100);
 8004e86:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fb fa10 	bl	80002b0 <strlen>
 8004e90:	4603      	mov	r3, r0
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8004e98:	2364      	movs	r3, #100	@ 0x64
 8004e9a:	481d      	ldr	r0, [pc, #116]	@ (8004f10 <main+0x284>)
 8004e9c:	f006 fe7a 	bl	800bb94 <HAL_UART_Transmit>

  /* Start scheduler */
  uint8_t scheduler_start_msg[] = "Starting FreeRTOS scheduler...\r\n";
 8004ea0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8004ea4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004ea8:	4a23      	ldr	r2, [pc, #140]	@ (8004f38 <main+0x2ac>)
 8004eaa:	461c      	mov	r4, r3
 8004eac:	4615      	mov	r5, r2
 8004eae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004eb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004eb6:	682b      	ldr	r3, [r5, #0]
 8004eb8:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, scheduler_start_msg, strlen((char*)scheduler_start_msg), 100);
 8004eba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fb f9f6 	bl	80002b0 <strlen>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004ecc:	2364      	movs	r3, #100	@ 0x64
 8004ece:	4810      	ldr	r0, [pc, #64]	@ (8004f10 <main+0x284>)
 8004ed0:	f006 fe60 	bl	800bb94 <HAL_UART_Transmit>
  
  osKernelStart();
 8004ed4:	f00d f978 	bl	80121c8 <osKernelStart>
  
  // 
  uint8_t error_msg[] = "ERROR: Scheduler start failed!\r\n";
 8004ed8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8004edc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004ee0:	4a16      	ldr	r2, [pc, #88]	@ (8004f3c <main+0x2b0>)
 8004ee2:	461c      	mov	r4, r3
 8004ee4:	4615      	mov	r5, r2
 8004ee6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ee8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004eee:	682b      	ldr	r3, [r5, #0]
 8004ef0:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, error_msg, strlen((char*)error_msg), 100);
 8004ef2:	1d3b      	adds	r3, r7, #4
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7fb f9db 	bl	80002b0 <strlen>
 8004efa:	4603      	mov	r3, r0
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	1d39      	adds	r1, r7, #4
 8004f00:	2364      	movs	r3, #100	@ 0x64
 8004f02:	4803      	ldr	r0, [pc, #12]	@ (8004f10 <main+0x284>)
 8004f04:	f006 fe46 	bl	800bb94 <HAL_UART_Transmit>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004f08:	bf00      	nop
 8004f0a:	e7fd      	b.n	8004f08 <main+0x27c>
 8004f0c:	0801acd4 	.word	0x0801acd4
 8004f10:	200008bc 	.word	0x200008bc
 8004f14:	0801acfc 	.word	0x0801acfc
 8004f18:	0801ad18 	.word	0x0801ad18
 8004f1c:	0801ad30 	.word	0x0801ad30
 8004f20:	0801ad48 	.word	0x0801ad48
 8004f24:	0801ad5c 	.word	0x0801ad5c
 8004f28:	0801ad70 	.word	0x0801ad70
 8004f2c:	0801ad94 	.word	0x0801ad94
 8004f30:	0801adb4 	.word	0x0801adb4
 8004f34:	0801add8 	.word	0x0801add8
 8004f38:	0801adf8 	.word	0x0801adf8
 8004f3c:	0801ae1c 	.word	0x0801ae1c

08004f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b094      	sub	sp, #80	@ 0x50
 8004f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004f46:	f107 031c 	add.w	r3, r7, #28
 8004f4a:	2234      	movs	r2, #52	@ 0x34
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f012 fd62 	bl	8017a18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004f54:	f107 0308 	add.w	r3, r7, #8
 8004f58:	2200      	movs	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]
 8004f5c:	605a      	str	r2, [r3, #4]
 8004f5e:	609a      	str	r2, [r3, #8]
 8004f60:	60da      	str	r2, [r3, #12]
 8004f62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f64:	2300      	movs	r3, #0
 8004f66:	607b      	str	r3, [r7, #4]
 8004f68:	4b29      	ldr	r3, [pc, #164]	@ (8005010 <SystemClock_Config+0xd0>)
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6c:	4a28      	ldr	r2, [pc, #160]	@ (8005010 <SystemClock_Config+0xd0>)
 8004f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f72:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f74:	4b26      	ldr	r3, [pc, #152]	@ (8005010 <SystemClock_Config+0xd0>)
 8004f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7c:	607b      	str	r3, [r7, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f80:	2300      	movs	r3, #0
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	4b23      	ldr	r3, [pc, #140]	@ (8005014 <SystemClock_Config+0xd4>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a22      	ldr	r2, [pc, #136]	@ (8005014 <SystemClock_Config+0xd4>)
 8004f8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	4b20      	ldr	r3, [pc, #128]	@ (8005014 <SystemClock_Config+0xd4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004f98:	603b      	str	r3, [r7, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8004f9c:	2306      	movs	r3, #6
 8004f9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004fa8:	2310      	movs	r3, #16
 8004faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004fac:	2302      	movs	r3, #2
 8004fae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004fb4:	2310      	movs	r3, #16
 8004fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8004fb8:	23c0      	movs	r3, #192	@ 0xc0
 8004fba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004fc0:	2304      	movs	r3, #4
 8004fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004fc8:	f107 031c 	add.w	r3, r7, #28
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f003 ff8d 	bl	8008eec <HAL_RCC_OscConfig>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004fd8:	f000 f864 	bl	80050a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004fdc:	230f      	movs	r3, #15
 8004fde:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004fe8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004ff2:	f107 0308 	add.w	r3, r7, #8
 8004ff6:	2103      	movs	r1, #3
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f003 fb97 	bl	800872c <HAL_RCC_ClockConfig>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8005004:	f000 f84e 	bl	80050a4 <Error_Handler>
  }
}
 8005008:	bf00      	nop
 800500a:	3750      	adds	r7, #80	@ 0x50
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	40023800 	.word	0x40023800
 8005014:	40007000 	.word	0x40007000

08005018 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8005020:	1d39      	adds	r1, r7, #4
 8005022:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005026:	2201      	movs	r2, #1
 8005028:	4803      	ldr	r0, [pc, #12]	@ (8005038 <__io_putchar+0x20>)
 800502a:	f006 fdb3 	bl	800bb94 <HAL_UART_Transmit>
	return ch;
 800502e:	687b      	ldr	r3, [r7, #4]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	20000904 	.word	0x20000904

0800503c <__io_getchar>:
GETCHAR_PROTOTYPE
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
	uint8_t ch = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8005048:	f107 010f 	add.w	r1, r7, #15
 800504c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005050:	2201      	movs	r2, #1
 8005052:	480a      	ldr	r0, [pc, #40]	@ (800507c <__io_getchar+0x40>)
 8005054:	f006 fe29 	bl	800bcaa <HAL_UART_Receive>
	if (ch == '\r')
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	2b0d      	cmp	r3, #13
 800505c:	d104      	bne.n	8005068 <__io_getchar+0x2c>
	{
		__io_putchar('\r');
 800505e:	200d      	movs	r0, #13
 8005060:	f7ff ffda 	bl	8005018 <__io_putchar>
		ch = '\n';
 8005064:	230a      	movs	r3, #10
 8005066:	73fb      	strb	r3, [r7, #15]
	}
	return __io_putchar(ch);
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff ffd4 	bl	8005018 <__io_putchar>
 8005070:	4603      	mov	r3, r0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	20000904 	.word	0x20000904

08005080 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a04      	ldr	r2, [pc, #16]	@ (80050a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d101      	bne.n	8005096 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8005092:	f002 fc3f 	bl	8007914 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005096:	bf00      	nop
 8005098:	3708      	adds	r7, #8
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	40000800 	.word	0x40000800

080050a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80050a4:	b480      	push	{r7}
 80050a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80050a8:	b672      	cpsid	i
}
 80050aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80050ac:	bf00      	nop
 80050ae:	e7fd      	b.n	80050ac <Error_Handler+0x8>

080050b0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80050b6:	1d3b      	adds	r3, r7, #4
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	605a      	str	r2, [r3, #4]
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	60da      	str	r2, [r3, #12]
 80050c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80050c4:	2300      	movs	r3, #0
 80050c6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80050c8:	4b24      	ldr	r3, [pc, #144]	@ (800515c <MX_RTC_Init+0xac>)
 80050ca:	4a25      	ldr	r2, [pc, #148]	@ (8005160 <MX_RTC_Init+0xb0>)
 80050cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80050ce:	4b23      	ldr	r3, [pc, #140]	@ (800515c <MX_RTC_Init+0xac>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80050d4:	4b21      	ldr	r3, [pc, #132]	@ (800515c <MX_RTC_Init+0xac>)
 80050d6:	227f      	movs	r2, #127	@ 0x7f
 80050d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80050da:	4b20      	ldr	r3, [pc, #128]	@ (800515c <MX_RTC_Init+0xac>)
 80050dc:	22ff      	movs	r2, #255	@ 0xff
 80050de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80050e0:	4b1e      	ldr	r3, [pc, #120]	@ (800515c <MX_RTC_Init+0xac>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80050e6:	4b1d      	ldr	r3, [pc, #116]	@ (800515c <MX_RTC_Init+0xac>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80050ec:	4b1b      	ldr	r3, [pc, #108]	@ (800515c <MX_RTC_Init+0xac>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80050f2:	481a      	ldr	r0, [pc, #104]	@ (800515c <MX_RTC_Init+0xac>)
 80050f4:	f004 f97e 	bl	80093f4 <HAL_RTC_Init>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80050fe:	f7ff ffd1 	bl	80050a4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8005106:	2300      	movs	r3, #0
 8005108:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800510a:	2300      	movs	r3, #0
 800510c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005112:	2300      	movs	r3, #0
 8005114:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8005116:	1d3b      	adds	r3, r7, #4
 8005118:	2200      	movs	r2, #0
 800511a:	4619      	mov	r1, r3
 800511c:	480f      	ldr	r0, [pc, #60]	@ (800515c <MX_RTC_Init+0xac>)
 800511e:	f004 f9ea 	bl	80094f6 <HAL_RTC_SetTime>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8005128:	f7ff ffbc 	bl	80050a4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800512c:	2301      	movs	r3, #1
 800512e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8005130:	2301      	movs	r3, #1
 8005132:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8005134:	2301      	movs	r3, #1
 8005136:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8005138:	2300      	movs	r3, #0
 800513a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800513c:	463b      	mov	r3, r7
 800513e:	2200      	movs	r2, #0
 8005140:	4619      	mov	r1, r3
 8005142:	4806      	ldr	r0, [pc, #24]	@ (800515c <MX_RTC_Init+0xac>)
 8005144:	f004 facf 	bl	80096e6 <HAL_RTC_SetDate>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800514e:	f7ff ffa9 	bl	80050a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005152:	bf00      	nop
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	2000060c 	.word	0x2000060c
 8005160:	40002800 	.word	0x40002800

08005164 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b092      	sub	sp, #72	@ 0x48
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800516c:	f107 030c 	add.w	r3, r7, #12
 8005170:	223c      	movs	r2, #60	@ 0x3c
 8005172:	2100      	movs	r1, #0
 8005174:	4618      	mov	r0, r3
 8005176:	f012 fc4f 	bl	8017a18 <memset>
  if(rtcHandle->Instance==RTC)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a0c      	ldr	r2, [pc, #48]	@ (80051b0 <HAL_RTC_MspInit+0x4c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d111      	bne.n	80051a8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005184:	2308      	movs	r3, #8
 8005186:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005188:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800518c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800518e:	f107 030c 	add.w	r3, r7, #12
 8005192:	4618      	mov	r0, r3
 8005194:	f003 fcdc 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800519e:	f7ff ff81 	bl	80050a4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80051a2:	4b04      	ldr	r3, [pc, #16]	@ (80051b4 <HAL_RTC_MspInit+0x50>)
 80051a4:	2201      	movs	r2, #1
 80051a6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80051a8:	bf00      	nop
 80051aa:	3748      	adds	r7, #72	@ 0x48
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40002800 	.word	0x40002800
 80051b4:	42470e3c 	.word	0x42470e3c

080051b8 <HAL_SD_MspInit>:
  /* USER CODE END SDIO_Init 2 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b09a      	sub	sp, #104	@ 0x68
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	605a      	str	r2, [r3, #4]
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	60da      	str	r2, [r3, #12]
 80051ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80051d0:	f107 0318 	add.w	r3, r7, #24
 80051d4:	223c      	movs	r2, #60	@ 0x3c
 80051d6:	2100      	movs	r1, #0
 80051d8:	4618      	mov	r0, r3
 80051da:	f012 fc1d 	bl	8017a18 <memset>
  if(sdHandle->Instance==SDIO)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a79      	ldr	r2, [pc, #484]	@ (80053c8 <HAL_SD_MspInit+0x210>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	f040 80eb 	bne.w	80053c0 <HAL_SD_MspInit+0x208>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80051ea:	2360      	movs	r3, #96	@ 0x60
 80051ec:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80051ee:	2300      	movs	r3, #0
 80051f0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80051f2:	2300      	movs	r3, #0
 80051f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80051f6:	f107 0318 	add.w	r3, r7, #24
 80051fa:	4618      	mov	r0, r3
 80051fc:	f003 fca8 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <HAL_SD_MspInit+0x52>
    {
      Error_Handler();
 8005206:	f7ff ff4d 	bl	80050a4 <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800520a:	2300      	movs	r3, #0
 800520c:	617b      	str	r3, [r7, #20]
 800520e:	4b6f      	ldr	r3, [pc, #444]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005212:	4a6e      	ldr	r2, [pc, #440]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005214:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005218:	6453      	str	r3, [r2, #68]	@ 0x44
 800521a:	4b6c      	ldr	r3, [pc, #432]	@ (80053cc <HAL_SD_MspInit+0x214>)
 800521c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005226:	2300      	movs	r3, #0
 8005228:	613b      	str	r3, [r7, #16]
 800522a:	4b68      	ldr	r3, [pc, #416]	@ (80053cc <HAL_SD_MspInit+0x214>)
 800522c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522e:	4a67      	ldr	r2, [pc, #412]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005230:	f043 0301 	orr.w	r3, r3, #1
 8005234:	6313      	str	r3, [r2, #48]	@ 0x30
 8005236:	4b65      	ldr	r3, [pc, #404]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	613b      	str	r3, [r7, #16]
 8005240:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005242:	2300      	movs	r3, #0
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	4b61      	ldr	r3, [pc, #388]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	4a60      	ldr	r2, [pc, #384]	@ (80053cc <HAL_SD_MspInit+0x214>)
 800524c:	f043 0302 	orr.w	r3, r3, #2
 8005250:	6313      	str	r3, [r2, #48]	@ 0x30
 8005252:	4b5e      	ldr	r3, [pc, #376]	@ (80053cc <HAL_SD_MspInit+0x214>)
 8005254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PB4     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800525e:	2340      	movs	r3, #64	@ 0x40
 8005260:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005262:	2302      	movs	r3, #2
 8005264:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // CMD
 8005266:	2301      	movs	r3, #1
 8005268:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800526a:	2303      	movs	r3, #3
 800526c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800526e:	230c      	movs	r3, #12
 8005270:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005272:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005276:	4619      	mov	r1, r3
 8005278:	4855      	ldr	r0, [pc, #340]	@ (80053d0 <HAL_SD_MspInit+0x218>)
 800527a:	f003 f87f 	bl	800837c <HAL_GPIO_Init>

    // PB15 = SDIO_CK ()
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800527e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005282:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005284:	2302      	movs	r3, #2
 8005286:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005288:	2300      	movs	r3, #0
 800528a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800528c:	2303      	movs	r3, #3
 800528e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005290:	230c      	movs	r3, #12
 8005292:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005294:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005298:	4619      	mov	r1, r3
 800529a:	484e      	ldr	r0, [pc, #312]	@ (80053d4 <HAL_SD_MspInit+0x21c>)
 800529c:	f003 f86e 	bl	800837c <HAL_GPIO_Init>
    
    // PB4 = SDIO_D0 ()
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80052a0:	2310      	movs	r3, #16
 80052a2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052a4:	2302      	movs	r3, #2
 80052a6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // D0
 80052a8:	2301      	movs	r3, #1
 80052aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052ac:	2303      	movs	r3, #3
 80052ae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80052b0:	230c      	movs	r3, #12
 80052b2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80052b8:	4619      	mov	r1, r3
 80052ba:	4846      	ldr	r0, [pc, #280]	@ (80053d4 <HAL_SD_MspInit+0x21c>)
 80052bc:	f003 f85e 	bl	800837c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80052c0:	4b45      	ldr	r3, [pc, #276]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052c2:	4a46      	ldr	r2, [pc, #280]	@ (80053dc <HAL_SD_MspInit+0x224>)
 80052c4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80052c6:	4b44      	ldr	r3, [pc, #272]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052c8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80052cc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052ce:	4b42      	ldr	r3, [pc, #264]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052d4:	4b40      	ldr	r3, [pc, #256]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052da:	4b3f      	ldr	r3, [pc, #252]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052e0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80052e2:	4b3d      	ldr	r3, [pc, #244]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80052e8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80052ea:	4b3b      	ldr	r3, [pc, #236]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052f0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80052f2:	4b39      	ldr	r3, [pc, #228]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052f4:	2220      	movs	r2, #32
 80052f6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80052f8:	4b37      	ldr	r3, [pc, #220]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 80052fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80052fe:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005300:	4b35      	ldr	r3, [pc, #212]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 8005302:	2204      	movs	r2, #4
 8005304:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005306:	4b34      	ldr	r3, [pc, #208]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 8005308:	2203      	movs	r2, #3
 800530a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800530c:	4b32      	ldr	r3, [pc, #200]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 800530e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005312:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005314:	4b30      	ldr	r3, [pc, #192]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 8005316:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800531a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800531c:	482e      	ldr	r0, [pc, #184]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 800531e:	f002 fc1f 	bl	8007b60 <HAL_DMA_Init>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <HAL_SD_MspInit+0x174>
    {
      Error_Handler();
 8005328:	f7ff febc 	bl	80050a4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a2a      	ldr	r2, [pc, #168]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 8005330:	641a      	str	r2, [r3, #64]	@ 0x40
 8005332:	4a29      	ldr	r2, [pc, #164]	@ (80053d8 <HAL_SD_MspInit+0x220>)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8005338:	4b29      	ldr	r3, [pc, #164]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800533a:	4a2a      	ldr	r2, [pc, #168]	@ (80053e4 <HAL_SD_MspInit+0x22c>)
 800533c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800533e:	4b28      	ldr	r3, [pc, #160]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005340:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005344:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005346:	4b26      	ldr	r3, [pc, #152]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005348:	2240      	movs	r2, #64	@ 0x40
 800534a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800534c:	4b24      	ldr	r3, [pc, #144]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800534e:	2200      	movs	r2, #0
 8005350:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005352:	4b23      	ldr	r3, [pc, #140]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005354:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005358:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800535a:	4b21      	ldr	r3, [pc, #132]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800535c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005360:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005362:	4b1f      	ldr	r3, [pc, #124]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005364:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005368:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800536a:	4b1d      	ldr	r3, [pc, #116]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800536c:	2220      	movs	r2, #32
 800536e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005370:	4b1b      	ldr	r3, [pc, #108]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005372:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005376:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005378:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800537a:	2204      	movs	r2, #4
 800537c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800537e:	4b18      	ldr	r3, [pc, #96]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005380:	2203      	movs	r2, #3
 8005382:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005384:	4b16      	ldr	r3, [pc, #88]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005386:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800538a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800538c:	4b14      	ldr	r3, [pc, #80]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 800538e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005394:	4812      	ldr	r0, [pc, #72]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 8005396:	f002 fbe3 	bl	8007b60 <HAL_DMA_Init>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <HAL_SD_MspInit+0x1ec>
    {
      Error_Handler();
 80053a0:	f7ff fe80 	bl	80050a4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a0e      	ldr	r2, [pc, #56]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80053aa:	4a0d      	ldr	r2, [pc, #52]	@ (80053e0 <HAL_SD_MspInit+0x228>)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80053b0:	2200      	movs	r2, #0
 80053b2:	2105      	movs	r1, #5
 80053b4:	2031      	movs	r0, #49	@ 0x31
 80053b6:	f002 fba9 	bl	8007b0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80053ba:	2031      	movs	r0, #49	@ 0x31
 80053bc:	f002 fbc2 	bl	8007b44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80053c0:	bf00      	nop
 80053c2:	3768      	adds	r7, #104	@ 0x68
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40023800 	.word	0x40023800
 80053d0:	40020000 	.word	0x40020000
 80053d4:	40020400 	.word	0x40020400
 80053d8:	200006b0 	.word	0x200006b0
 80053dc:	40026458 	.word	0x40026458
 80053e0:	20000710 	.word	0x20000710
 80053e4:	400264a0 	.word	0x400264a0

080053e8 <SD_DebugPrint>:
}

/* USER CODE BEGIN 1 */

// 
void SD_DebugPrint(const char* msg) {
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7fa ff5d 	bl	80002b0 <strlen>
 80053f6:	4603      	mov	r3, r0
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	2364      	movs	r3, #100	@ 0x64
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4803      	ldr	r0, [pc, #12]	@ (800540c <SD_DebugPrint+0x24>)
 8005400:	f006 fbc8 	bl	800bb94 <HAL_UART_Transmit>
}
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	200008bc 	.word	0x200008bc

08005410 <MX_SDIO_SD_Init_FIX>:

void MX_SDIO_SD_Init_FIX(void)
{
 8005410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005412:	b0f3      	sub	sp, #460	@ 0x1cc
 8005414:	af04      	add	r7, sp, #16

  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */
  // SDIO
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005416:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800541a:	223c      	movs	r2, #60	@ 0x3c
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f012 fafa 	bl	8017a18 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005424:	2360      	movs	r3, #96	@ 0x60
 8005426:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800542a:	2300      	movs	r3, #0
 800542c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005430:	2300      	movs	r3, #0
 8005432:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8005436:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800543a:	4618      	mov	r0, r3
 800543c:	f003 fb88 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <MX_SDIO_SD_Init_FIX+0x3e>
    SD_DebugPrint("ERROR: SDIO clock config failed\r\n");
 8005446:	48c5      	ldr	r0, [pc, #788]	@ (800575c <MX_SDIO_SD_Init_FIX+0x34c>)
 8005448:	f7ff ffce 	bl	80053e8 <SD_DebugPrint>
    return;
 800544c:	e27d      	b.n	800594a <MX_SDIO_SD_Init_FIX+0x53a>
  }
  
  // SDIOGPIO
  __HAL_RCC_SDIO_CLK_ENABLE();
 800544e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005452:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	4bc1      	ldr	r3, [pc, #772]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 800545c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545e:	4ac0      	ldr	r2, [pc, #768]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 8005460:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005464:	6453      	str	r3, [r2, #68]	@ 0x44
 8005466:	4bbe      	ldr	r3, [pc, #760]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 8005468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800546e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005472:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005476:	601a      	str	r2, [r3, #0]
 8005478:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800547c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005480:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005482:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005486:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800548a:	2200      	movs	r2, #0
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	4bb4      	ldr	r3, [pc, #720]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005492:	4ab3      	ldr	r2, [pc, #716]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 8005494:	f043 0301 	orr.w	r3, r3, #1
 8005498:	6313      	str	r3, [r2, #48]	@ 0x30
 800549a:	4bb1      	ldr	r3, [pc, #708]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 800549c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800549e:	f003 0201 	and.w	r2, r3, #1
 80054a2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054a6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054b0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80054b4:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	4ba7      	ldr	r3, [pc, #668]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 80054c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c6:	4aa6      	ldr	r2, [pc, #664]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 80054c8:	f043 0302 	orr.w	r3, r3, #2
 80054cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80054ce:	4ba4      	ldr	r3, [pc, #656]	@ (8005760 <MX_SDIO_SD_Init_FIX+0x350>)
 80054d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d2:	f003 0202 	and.w	r2, r3, #2
 80054d6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80054e8:	681b      	ldr	r3, [r3, #0]
  
  // SDIOGPIO
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054ea:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	605a      	str	r2, [r3, #4]
 80054f4:	609a      	str	r2, [r3, #8]
 80054f6:	60da      	str	r2, [r3, #12]
 80054f8:	611a      	str	r2, [r3, #16]
  
  // PA6 = SDIO_CMD
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80054fa:	2340      	movs	r3, #64	@ 0x40
 80054fc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005500:	2302      	movs	r3, #2
 8005502:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005506:	2301      	movs	r3, #1
 8005508:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800550c:	2303      	movs	r3, #3
 800550e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005512:	230c      	movs	r3, #12
 8005514:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005518:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 800551c:	4619      	mov	r1, r3
 800551e:	4891      	ldr	r0, [pc, #580]	@ (8005764 <MX_SDIO_SD_Init_FIX+0x354>)
 8005520:	f002 ff2c 	bl	800837c <HAL_GPIO_Init>
  
  // PB15 = SDIO_CK
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005524:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005528:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800552c:	2302      	movs	r3, #2
 800552e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005532:	2300      	movs	r3, #0
 8005534:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005538:	2303      	movs	r3, #3
 800553a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800553e:	230c      	movs	r3, #12
 8005540:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005544:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8005548:	4619      	mov	r1, r3
 800554a:	4887      	ldr	r0, [pc, #540]	@ (8005768 <MX_SDIO_SD_Init_FIX+0x358>)
 800554c:	f002 ff16 	bl	800837c <HAL_GPIO_Init>
  
  // PB4 = SDIO_D0
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005550:	2310      	movs	r3, #16
 8005552:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005556:	2302      	movs	r3, #2
 8005558:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800555c:	2301      	movs	r3, #1
 800555e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005562:	2303      	movs	r3, #3
 8005564:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005568:	230c      	movs	r3, #12
 800556a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800556e:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8005572:	4619      	mov	r1, r3
 8005574:	487c      	ldr	r0, [pc, #496]	@ (8005768 <MX_SDIO_SD_Init_FIX+0x358>)
 8005576:	f002 ff01 	bl	800837c <HAL_GPIO_Init>
  
  /* USER CODE END SDIO_Init 1 */
	 hsd.Instance = SDIO;
 800557a:	4b7c      	ldr	r3, [pc, #496]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800557c:	4a7c      	ldr	r2, [pc, #496]	@ (8005770 <MX_SDIO_SD_Init_FIX+0x360>)
 800557e:	601a      	str	r2, [r3, #0]
	  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8005580:	4b7a      	ldr	r3, [pc, #488]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 8005582:	2200      	movs	r2, #0
 8005584:	605a      	str	r2, [r3, #4]
	  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8005586:	4b79      	ldr	r3, [pc, #484]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 8005588:	2200      	movs	r2, #0
 800558a:	609a      	str	r2, [r3, #8]
	  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800558c:	4b77      	ldr	r3, [pc, #476]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800558e:	2200      	movs	r2, #0
 8005590:	60da      	str	r2, [r3, #12]
	  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005592:	4b76      	ldr	r3, [pc, #472]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 8005594:	2200      	movs	r2, #0
 8005596:	611a      	str	r2, [r3, #16]
	  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005598:	4b74      	ldr	r3, [pc, #464]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800559a:	2200      	movs	r2, #0
 800559c:	615a      	str	r2, [r3, #20]
	  hsd.Init.ClockDiv = 118;  //  (48MHz / 120 = 400kHz)
 800559e:	4b73      	ldr	r3, [pc, #460]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80055a0:	2276      	movs	r2, #118	@ 0x76
 80055a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN SDIO_Init 2 */
  // 
  SD_DebugPrint("Starting SD Init...\r\n");
 80055a4:	4873      	ldr	r0, [pc, #460]	@ (8005774 <MX_SDIO_SD_Init_FIX+0x364>)
 80055a6:	f7ff ff1f 	bl	80053e8 <SD_DebugPrint>
  SD_DebugPrint("Step 1: Power on delay...\r\n");
 80055aa:	4873      	ldr	r0, [pc, #460]	@ (8005778 <MX_SDIO_SD_Init_FIX+0x368>)
 80055ac:	f7ff ff1c 	bl	80053e8 <SD_DebugPrint>
  
  // SD500ms
  HAL_Delay(500);
 80055b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80055b4:	f002 f9ce 	bl	8007954 <HAL_Delay>
  
  SD_DebugPrint("Step 2: SDIO peripheral init...\r\n");
 80055b8:	4870      	ldr	r0, [pc, #448]	@ (800577c <MX_SDIO_SD_Init_FIX+0x36c>)
 80055ba:	f7ff ff15 	bl	80053e8 <SD_DebugPrint>
  // SDIO
  if (SDIO_Init(hsd.Instance, hsd.Init) != HAL_OK) {
 80055be:	4b6b      	ldr	r3, [pc, #428]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80055c0:	681e      	ldr	r6, [r3, #0]
 80055c2:	4d6a      	ldr	r5, [pc, #424]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80055c4:	466c      	mov	r4, sp
 80055c6:	f105 0310 	add.w	r3, r5, #16
 80055ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80055ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80055d2:	1d2b      	adds	r3, r5, #4
 80055d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055d6:	4630      	mov	r0, r6
 80055d8:	f007 fda0 	bl	800d11c <SDIO_Init>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <MX_SDIO_SD_Init_FIX+0x1da>
    SD_DebugPrint("ERROR: SDIO peripheral init failed\r\n");
 80055e2:	4867      	ldr	r0, [pc, #412]	@ (8005780 <MX_SDIO_SD_Init_FIX+0x370>)
 80055e4:	f7ff ff00 	bl	80053e8 <SD_DebugPrint>
    return;
 80055e8:	e1af      	b.n	800594a <MX_SDIO_SD_Init_FIX+0x53a>
  }
  
  SD_DebugPrint("Step 3: Enable SDIO clock output...\r\n");
 80055ea:	4866      	ldr	r0, [pc, #408]	@ (8005784 <MX_SDIO_SD_Init_FIX+0x374>)
 80055ec:	f7ff fefc 	bl	80053e8 <SD_DebugPrint>
  // SDIO
  __HAL_SD_ENABLE(&hsd);
 80055f0:	4b65      	ldr	r3, [pc, #404]	@ (8005788 <MX_SDIO_SD_Init_FIX+0x378>)
 80055f2:	2201      	movs	r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
  
  SD_DebugPrint("Step 4: Power ON...\r\n");
 80055f6:	4865      	ldr	r0, [pc, #404]	@ (800578c <MX_SDIO_SD_Init_FIX+0x37c>)
 80055f8:	f7ff fef6 	bl	80053e8 <SD_DebugPrint>
  // 
  SDIO_PowerState_ON(hsd.Instance);
 80055fc:	4b5b      	ldr	r3, [pc, #364]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f007 fdd4 	bl	800d1ae <SDIO_PowerState_ON>
  HAL_Delay(10);  // 
 8005606:	200a      	movs	r0, #10
 8005608:	f002 f9a4 	bl	8007954 <HAL_Delay>
  
  // SDIO
  uint8_t clk_msg[50];
  sprintf((char*)clk_msg, "SDIO CLKCR: 0x%08lX\r\n", hsd.Instance->CLKCR);
 800560c:	4b57      	ldr	r3, [pc, #348]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8005616:	495e      	ldr	r1, [pc, #376]	@ (8005790 <MX_SDIO_SD_Init_FIX+0x380>)
 8005618:	4618      	mov	r0, r3
 800561a:	f012 f8e9 	bl	80177f0 <siprintf>
  SD_DebugPrint((char*)clk_msg);
 800561e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff fee0 	bl	80053e8 <SD_DebugPrint>
  sprintf((char*)clk_msg, "SDIO POWER: 0x%08lX\r\n", hsd.Instance->POWER);
 8005628:	4b50      	ldr	r3, [pc, #320]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8005632:	4958      	ldr	r1, [pc, #352]	@ (8005794 <MX_SDIO_SD_Init_FIX+0x384>)
 8005634:	4618      	mov	r0, r3
 8005636:	f012 f8db 	bl	80177f0 <siprintf>
  SD_DebugPrint((char*)clk_msg);
 800563a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff fed2 	bl	80053e8 <SD_DebugPrint>
  
  SD_DebugPrint("Step 5: Send CMD0 (GO_IDLE_STATE)...\r\n");
 8005644:	4854      	ldr	r0, [pc, #336]	@ (8005798 <MX_SDIO_SD_Init_FIX+0x388>)
 8005646:	f7ff fecf 	bl	80053e8 <SD_DebugPrint>
  // CMD0SD
  SDIO_CmdInitTypeDef cmd_init;
  cmd_init.Argument = 0;
 800564a:	2300      	movs	r3, #0
 800564c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  cmd_init.CmdIndex = 0;  // CMD0
 8005650:	2300      	movs	r3, #0
 8005652:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  cmd_init.Response = SDIO_RESPONSE_NO;
 8005656:	2300      	movs	r3, #0
 8005658:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  cmd_init.WaitForInterrupt = SDIO_WAIT_NO;
 800565c:	2300      	movs	r3, #0
 800565e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  cmd_init.CPSM = SDIO_CPSM_ENABLE;
 8005662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005666:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  SDIO_SendCommand(hsd.Instance, &cmd_init);
 800566a:	4b40      	ldr	r3, [pc, #256]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8005672:	4611      	mov	r1, r2
 8005674:	4618      	mov	r0, r3
 8005676:	f007 fdb6 	bl	800d1e6 <SDIO_SendCommand>
  
  // 
  uint32_t timeout = 1000;
 800567a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800567e:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT) == RESET) {
 8005682:	e01a      	b.n	80056ba <MX_SDIO_SD_Init_FIX+0x2aa>
    if(--timeout == 0) {
 8005684:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8005688:	3b01      	subs	r3, #1
 800568a:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800568e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8005692:	2b00      	cmp	r3, #0
 8005694:	d111      	bne.n	80056ba <MX_SDIO_SD_Init_FIX+0x2aa>
      SD_DebugPrint("ERROR: CMD0 timeout\r\n");
 8005696:	4841      	ldr	r0, [pc, #260]	@ (800579c <MX_SDIO_SD_Init_FIX+0x38c>)
 8005698:	f7ff fea6 	bl	80053e8 <SD_DebugPrint>
      uint8_t msg[50];
      sprintf((char*)msg, "SDIO STA: 0x%08lX\r\n", hsd.Instance->STA);
 800569c:	4b33      	ldr	r3, [pc, #204]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80056a6:	493e      	ldr	r1, [pc, #248]	@ (80057a0 <MX_SDIO_SD_Init_FIX+0x390>)
 80056a8:	4618      	mov	r0, r3
 80056aa:	f012 f8a1 	bl	80177f0 <siprintf>
      SD_DebugPrint((char*)msg);
 80056ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7ff fe98 	bl	80053e8 <SD_DebugPrint>
 80056b8:	e147      	b.n	800594a <MX_SDIO_SD_Init_FIX+0x53a>
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT) == RESET) {
 80056ba:	4b2c      	ldr	r3, [pc, #176]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0dd      	beq.n	8005684 <MX_SDIO_SD_Init_FIX+0x274>
      return;
    }
  }
  __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT);
 80056c8:	4b28      	ldr	r3, [pc, #160]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2280      	movs	r2, #128	@ 0x80
 80056ce:	639a      	str	r2, [r3, #56]	@ 0x38
  SD_DebugPrint("CMD0 OK\r\n");
 80056d0:	4834      	ldr	r0, [pc, #208]	@ (80057a4 <MX_SDIO_SD_Init_FIX+0x394>)
 80056d2:	f7ff fe89 	bl	80053e8 <SD_DebugPrint>
  
  HAL_Delay(10);
 80056d6:	200a      	movs	r0, #10
 80056d8:	f002 f93c 	bl	8007954 <HAL_Delay>
  
  SD_DebugPrint("Step 5: Send CMD8 (SEND_IF_COND)...\r\n");
 80056dc:	4832      	ldr	r0, [pc, #200]	@ (80057a8 <MX_SDIO_SD_Init_FIX+0x398>)
 80056de:	f7ff fe83 	bl	80053e8 <SD_DebugPrint>
  // CMD8SD
  cmd_init.Argument = 0x1AA;  // 2.7-3.6V0xAA
 80056e2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80056e6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  cmd_init.CmdIndex = 8;  // CMD8
 80056ea:	2308      	movs	r3, #8
 80056ec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  cmd_init.Response = SDIO_RESPONSE_SHORT;
 80056f0:	2340      	movs	r3, #64	@ 0x40
 80056f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  cmd_init.WaitForInterrupt = SDIO_WAIT_NO;
 80056f6:	2300      	movs	r3, #0
 80056f8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  cmd_init.CPSM = SDIO_CPSM_ENABLE;
 80056fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005700:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  SDIO_SendCommand(hsd.Instance, &cmd_init);
 8005704:	4b19      	ldr	r3, [pc, #100]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800570c:	4611      	mov	r1, r2
 800570e:	4618      	mov	r0, r3
 8005710:	f007 fd69 	bl	800d1e6 <SDIO_SendCommand>
  
  // 
  timeout = 1000;
 8005714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005718:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT) == RESET) {
 800571c:	e04a      	b.n	80057b4 <MX_SDIO_SD_Init_FIX+0x3a4>
    if(--timeout == 0) {
 800571e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8005722:	3b01      	subs	r3, #1
 8005724:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8005728:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800572c:	2b00      	cmp	r3, #0
 800572e:	d141      	bne.n	80057b4 <MX_SDIO_SD_Init_FIX+0x3a4>
      SD_DebugPrint("ERROR: CMD8 timeout\r\n");
 8005730:	481e      	ldr	r0, [pc, #120]	@ (80057ac <MX_SDIO_SD_Init_FIX+0x39c>)
 8005732:	f7ff fe59 	bl	80053e8 <SD_DebugPrint>
      uint8_t msg[50];
      sprintf((char*)msg, "SDIO STA: 0x%08lX\r\n", hsd.Instance->STA);
 8005736:	4b0d      	ldr	r3, [pc, #52]	@ (800576c <MX_SDIO_SD_Init_FIX+0x35c>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800573c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005740:	4917      	ldr	r1, [pc, #92]	@ (80057a0 <MX_SDIO_SD_Init_FIX+0x390>)
 8005742:	4618      	mov	r0, r3
 8005744:	f012 f854 	bl	80177f0 <siprintf>
      SD_DebugPrint((char*)msg);
 8005748:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800574c:	4618      	mov	r0, r3
 800574e:	f7ff fe4b 	bl	80053e8 <SD_DebugPrint>
      // SD V1.x
      SD_DebugPrint("Continuing without CMD8 (SD V1.x or MMC)\r\n");
 8005752:	4817      	ldr	r0, [pc, #92]	@ (80057b0 <MX_SDIO_SD_Init_FIX+0x3a0>)
 8005754:	f7ff fe48 	bl	80053e8 <SD_DebugPrint>
      break;
 8005758:	e033      	b.n	80057c2 <MX_SDIO_SD_Init_FIX+0x3b2>
 800575a:	bf00      	nop
 800575c:	0801ae40 	.word	0x0801ae40
 8005760:	40023800 	.word	0x40023800
 8005764:	40020000 	.word	0x40020000
 8005768:	40020400 	.word	0x40020400
 800576c:	2000062c 	.word	0x2000062c
 8005770:	40012c00 	.word	0x40012c00
 8005774:	0801ae64 	.word	0x0801ae64
 8005778:	0801ae7c 	.word	0x0801ae7c
 800577c:	0801ae98 	.word	0x0801ae98
 8005780:	0801aebc 	.word	0x0801aebc
 8005784:	0801aee4 	.word	0x0801aee4
 8005788:	422580a0 	.word	0x422580a0
 800578c:	0801af0c 	.word	0x0801af0c
 8005790:	0801af24 	.word	0x0801af24
 8005794:	0801af3c 	.word	0x0801af3c
 8005798:	0801af54 	.word	0x0801af54
 800579c:	0801af7c 	.word	0x0801af7c
 80057a0:	0801af94 	.word	0x0801af94
 80057a4:	0801afa8 	.word	0x0801afa8
 80057a8:	0801afb4 	.word	0x0801afb4
 80057ac:	0801afdc 	.word	0x0801afdc
 80057b0:	0801aff4 	.word	0x0801aff4
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT) == RESET) {
 80057b4:	4b67      	ldr	r3, [pc, #412]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0ad      	beq.n	800571e <MX_SDIO_SD_Init_FIX+0x30e>
    }
  }
  
  if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CTIMEOUT)) {
 80057c2:	4b64      	ldr	r3, [pc, #400]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c8:	f003 0304 	and.w	r3, r3, #4
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d007      	beq.n	80057e0 <MX_SDIO_SD_Init_FIX+0x3d0>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CTIMEOUT);
 80057d0:	4b60      	ldr	r3, [pc, #384]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2204      	movs	r2, #4
 80057d6:	639a      	str	r2, [r3, #56]	@ 0x38
    SD_DebugPrint("CMD8 timeout (SD V1.x or MMC)\r\n");
 80057d8:	485f      	ldr	r0, [pc, #380]	@ (8005958 <MX_SDIO_SD_Init_FIX+0x548>)
 80057da:	f7ff fe05 	bl	80053e8 <SD_DebugPrint>
 80057de:	e02e      	b.n	800583e <MX_SDIO_SD_Init_FIX+0x42e>
  } else if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL)) {
 80057e0:	4b5c      	ldr	r3, [pc, #368]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d007      	beq.n	80057fe <MX_SDIO_SD_Init_FIX+0x3ee>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL);
 80057ee:	4b59      	ldr	r3, [pc, #356]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2201      	movs	r2, #1
 80057f4:	639a      	str	r2, [r3, #56]	@ 0x38
    SD_DebugPrint("CMD8 CRC fail\r\n");
 80057f6:	4859      	ldr	r0, [pc, #356]	@ (800595c <MX_SDIO_SD_Init_FIX+0x54c>)
 80057f8:	f7ff fdf6 	bl	80053e8 <SD_DebugPrint>
 80057fc:	e01f      	b.n	800583e <MX_SDIO_SD_Init_FIX+0x42e>
  } else if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDREND)) {
 80057fe:	4b55      	ldr	r3, [pc, #340]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005808:	2b00      	cmp	r3, #0
 800580a:	d018      	beq.n	800583e <MX_SDIO_SD_Init_FIX+0x42e>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CMDREND);
 800580c:	4b51      	ldr	r3, [pc, #324]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2240      	movs	r2, #64	@ 0x40
 8005812:	639a      	str	r2, [r3, #56]	@ 0x38
    uint32_t response = SDIO_GetResponse(hsd.Instance, SDIO_RESP1);
 8005814:	4b4f      	ldr	r3, [pc, #316]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2100      	movs	r1, #0
 800581a:	4618      	mov	r0, r3
 800581c:	f007 fd1a 	bl	800d254 <SDIO_GetResponse>
 8005820:	f8c7 01b0 	str.w	r0, [r7, #432]	@ 0x1b0
    uint8_t msg[50];
    sprintf((char*)msg, "CMD8 OK, Response: 0x%08lX\r\n", response);
 8005824:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005828:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800582c:	494c      	ldr	r1, [pc, #304]	@ (8005960 <MX_SDIO_SD_Init_FIX+0x550>)
 800582e:	4618      	mov	r0, r3
 8005830:	f011 ffde 	bl	80177f0 <siprintf>
    SD_DebugPrint((char*)msg);
 8005834:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fdd5 	bl	80053e8 <SD_DebugPrint>
  }
  
  SD_DebugPrint("Step 6: Calling HAL_SD_Init()...\r\n");
 800583e:	4849      	ldr	r0, [pc, #292]	@ (8005964 <MX_SDIO_SD_Init_FIX+0x554>)
 8005840:	f7ff fdd2 	bl	80053e8 <SD_DebugPrint>
  
  // SD
  HAL_StatusTypeDef status = HAL_SD_Init(&hsd);
 8005844:	4843      	ldr	r0, [pc, #268]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005846:	f004 f8df 	bl	8009a08 <HAL_SD_Init>
 800584a:	4603      	mov	r3, r0
 800584c:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
  if (status != HAL_OK)
 8005850:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8005854:	2b00      	cmp	r3, #0
 8005856:	d035      	beq.n	80058c4 <MX_SDIO_SD_Init_FIX+0x4b4>
  {
    // SD
    uint8_t msg[80];
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 8005858:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
            status, hsd.State, hsd.ErrorCode);
 800585c:	4b3d      	ldr	r3, [pc, #244]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 800585e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005862:	b2db      	uxtb	r3, r3
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 8005864:	4619      	mov	r1, r3
            status, hsd.State, hsd.ErrorCode);
 8005866:	4b3b      	ldr	r3, [pc, #236]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 800586a:	1d38      	adds	r0, r7, #4
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	460b      	mov	r3, r1
 8005870:	493d      	ldr	r1, [pc, #244]	@ (8005968 <MX_SDIO_SD_Init_FIX+0x558>)
 8005872:	f011 ffbd 	bl	80177f0 <siprintf>
    SD_DebugPrint((char*)msg);
 8005876:	1d3b      	adds	r3, r7, #4
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff fdb5 	bl	80053e8 <SD_DebugPrint>
    
    // 
    HAL_Delay(500);
 800587e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005882:	f002 f867 	bl	8007954 <HAL_Delay>
    SD_DebugPrint("Retrying with lower clock...\r\n");
 8005886:	4839      	ldr	r0, [pc, #228]	@ (800596c <MX_SDIO_SD_Init_FIX+0x55c>)
 8005888:	f7ff fdae 	bl	80053e8 <SD_DebugPrint>
    
    hsd.Init.ClockDiv = 158;  //  (48MHz / 160 = 300kHz)
 800588c:	4b31      	ldr	r3, [pc, #196]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 800588e:	229e      	movs	r2, #158	@ 0x9e
 8005890:	619a      	str	r2, [r3, #24]
    status = HAL_SD_Init(&hsd);
 8005892:	4830      	ldr	r0, [pc, #192]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005894:	f004 f8b8 	bl	8009a08 <HAL_SD_Init>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
    if (status != HAL_OK)
 800589e:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00e      	beq.n	80058c4 <MX_SDIO_SD_Init_FIX+0x4b4>
    {
      uint8_t fail_msg[80];
      sprintf((char*)fail_msg, "Retry failed: %d, Error: 0x%08lX\r\n", 
 80058a6:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
              status, hsd.ErrorCode);
 80058aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80058ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      sprintf((char*)fail_msg, "Retry failed: %d, Error: 0x%08lX\r\n", 
 80058ae:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80058b2:	492f      	ldr	r1, [pc, #188]	@ (8005970 <MX_SDIO_SD_Init_FIX+0x560>)
 80058b4:	f011 ff9c 	bl	80177f0 <siprintf>
      SD_DebugPrint((char*)fail_msg);
 80058b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80058bc:	4618      	mov	r0, r3
 80058be:	f7ff fd93 	bl	80053e8 <SD_DebugPrint>
 80058c2:	e042      	b.n	800594a <MX_SDIO_SD_Init_FIX+0x53a>
      return;
    }
  }
  
  // SD
  SD_DebugPrint("SD Init OK\r\n");
 80058c4:	482b      	ldr	r0, [pc, #172]	@ (8005974 <MX_SDIO_SD_Init_FIX+0x564>)
 80058c6:	f7ff fd8f 	bl	80053e8 <SD_DebugPrint>
  
  // SD
  uint8_t info_msg[100];
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
          (unsigned long)(hsd.SdCard.BlockNbr * hsd.SdCard.BlockSize / 1024 / 1024),
 80058ca:	4b22      	ldr	r3, [pc, #136]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80058cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ce:	4a21      	ldr	r2, [pc, #132]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80058d0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80058d2:	fb02 f303 	mul.w	r3, r2, r3
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
 80058d6:	0d1a      	lsrs	r2, r3, #20
          (unsigned long)hsd.SdCard.BlockSize);
 80058d8:	4b1e      	ldr	r3, [pc, #120]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80058da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
 80058dc:	f107 00b0 	add.w	r0, r7, #176	@ 0xb0
 80058e0:	4925      	ldr	r1, [pc, #148]	@ (8005978 <MX_SDIO_SD_Init_FIX+0x568>)
 80058e2:	f011 ff85 	bl	80177f0 <siprintf>
  SD_DebugPrint((char*)info_msg);
 80058e6:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff fd7c 	bl	80053e8 <SD_DebugPrint>
  
  // 
  hsd.Init.ClockDiv = 4;  //  (48MHz / 6 = 8MHz)
 80058f0:	4b18      	ldr	r3, [pc, #96]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 80058f2:	2204      	movs	r2, #4
 80058f4:	619a      	str	r2, [r3, #24]
  SDIO->CLKCR = (SDIO->CLKCR & ~SDIO_CLKCR_CLKDIV) | (hsd.Init.ClockDiv & SDIO_CLKCR_CLKDIV);
 80058f6:	4b21      	ldr	r3, [pc, #132]	@ (800597c <MX_SDIO_SD_Init_FIX+0x56c>)
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80058fe:	4b15      	ldr	r3, [pc, #84]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	b2db      	uxtb	r3, r3
 8005904:	491d      	ldr	r1, [pc, #116]	@ (800597c <MX_SDIO_SD_Init_FIX+0x56c>)
 8005906:	4313      	orrs	r3, r2
 8005908:	604b      	str	r3, [r1, #4]
  
  SD_DebugPrint("SD Clock increased for data transfer\r\n");
 800590a:	481d      	ldr	r0, [pc, #116]	@ (8005980 <MX_SDIO_SD_Init_FIX+0x570>)
 800590c:	f7ff fd6c 	bl	80053e8 <SD_DebugPrint>
  
  // 4
  status = HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B);
 8005910:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005914:	480f      	ldr	r0, [pc, #60]	@ (8005954 <MX_SDIO_SD_Init_FIX+0x544>)
 8005916:	f004 fe31 	bl	800a57c <HAL_SD_ConfigWideBusOperation>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
  if (status != HAL_OK)
 8005920:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00d      	beq.n	8005944 <MX_SDIO_SD_Init_FIX+0x534>
  {
    // 1
    uint8_t msg2[50];
    sprintf((char*)msg2, "SD Bus config failed: %d, using 1-bit mode\r\n", status);
 8005928:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
 800592c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005930:	4914      	ldr	r1, [pc, #80]	@ (8005984 <MX_SDIO_SD_Init_FIX+0x574>)
 8005932:	4618      	mov	r0, r3
 8005934:	f011 ff5c 	bl	80177f0 <siprintf>
    SD_DebugPrint((char*)msg2);
 8005938:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff fd53 	bl	80053e8 <SD_DebugPrint>
 8005942:	e002      	b.n	800594a <MX_SDIO_SD_Init_FIX+0x53a>
    // 1
  }
  else
  {
    // 
    SD_DebugPrint("SD Bus config OK (4-bit mode)\r\n");
 8005944:	4810      	ldr	r0, [pc, #64]	@ (8005988 <MX_SDIO_SD_Init_FIX+0x578>)
 8005946:	f7ff fd4f 	bl	80053e8 <SD_DebugPrint>
  }
  /* USER CODE END SDIO_Init 2 */

}
 800594a:	f507 77de 	add.w	r7, r7, #444	@ 0x1bc
 800594e:	46bd      	mov	sp, r7
 8005950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005952:	bf00      	nop
 8005954:	2000062c 	.word	0x2000062c
 8005958:	0801b020 	.word	0x0801b020
 800595c:	0801b040 	.word	0x0801b040
 8005960:	0801b050 	.word	0x0801b050
 8005964:	0801b070 	.word	0x0801b070
 8005968:	0801b094 	.word	0x0801b094
 800596c:	0801b0c8 	.word	0x0801b0c8
 8005970:	0801b0e8 	.word	0x0801b0e8
 8005974:	0801b10c 	.word	0x0801b10c
 8005978:	0801b11c 	.word	0x0801b11c
 800597c:	40012c00 	.word	0x40012c00
 8005980:	0801b140 	.word	0x0801b140
 8005984:	0801b168 	.word	0x0801b168
 8005988:	0801b198 	.word	0x0801b198

0800598c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <MX_SPI1_Init+0x64>)
 8005992:	4a18      	ldr	r2, [pc, #96]	@ (80059f4 <MX_SPI1_Init+0x68>)
 8005994:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <MX_SPI1_Init+0x64>)
 8005998:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800599c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800599e:	4b14      	ldr	r3, [pc, #80]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80059a4:	4b12      	ldr	r3, [pc, #72]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059aa:	4b11      	ldr	r3, [pc, #68]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80059b0:	4b0f      	ldr	r3, [pc, #60]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80059b6:	4b0e      	ldr	r3, [pc, #56]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80059be:	4b0c      	ldr	r3, [pc, #48]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059c0:	2228      	movs	r2, #40	@ 0x28
 80059c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80059c4:	4b0a      	ldr	r3, [pc, #40]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80059ca:	4b09      	ldr	r3, [pc, #36]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059d0:	4b07      	ldr	r3, [pc, #28]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80059d6:	4b06      	ldr	r3, [pc, #24]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059d8:	220a      	movs	r2, #10
 80059da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80059dc:	4804      	ldr	r0, [pc, #16]	@ (80059f0 <MX_SPI1_Init+0x64>)
 80059de:	f005 fb28 	bl	800b032 <HAL_SPI_Init>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80059e8:	f7ff fb5c 	bl	80050a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80059ec:	bf00      	nop
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	20000770 	.word	0x20000770
 80059f4:	40013000 	.word	0x40013000

080059f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b08a      	sub	sp, #40	@ 0x28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a00:	f107 0314 	add.w	r3, r7, #20
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	605a      	str	r2, [r3, #4]
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	60da      	str	r2, [r3, #12]
 8005a0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a30      	ldr	r2, [pc, #192]	@ (8005ad8 <HAL_SPI_MspInit+0xe0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d159      	bne.n	8005ace <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	613b      	str	r3, [r7, #16]
 8005a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a22:	4a2e      	ldr	r2, [pc, #184]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a32:	613b      	str	r3, [r7, #16]
 8005a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]
 8005a3a:	4b28      	ldr	r3, [pc, #160]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3e:	4a27      	ldr	r2, [pc, #156]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a40:	f043 0301 	orr.w	r3, r3, #1
 8005a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a46:	4b25      	ldr	r3, [pc, #148]	@ (8005adc <HAL_SPI_MspInit+0xe4>)
 8005a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8005a52:	23a0      	movs	r3, #160	@ 0xa0
 8005a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a56:	2302      	movs	r3, #2
 8005a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005a62:	2305      	movs	r3, #5
 8005a64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a66:	f107 0314 	add.w	r3, r7, #20
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	481c      	ldr	r0, [pc, #112]	@ (8005ae0 <HAL_SPI_MspInit+0xe8>)
 8005a6e:	f002 fc85 	bl	800837c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8005a72:	4b1c      	ldr	r3, [pc, #112]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae8 <HAL_SPI_MspInit+0xf0>)
 8005a76:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8005a78:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a7a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8005a7e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a80:	4b18      	ldr	r3, [pc, #96]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a82:	2240      	movs	r2, #64	@ 0x40
 8005a84:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a86:	4b17      	ldr	r3, [pc, #92]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a8c:	4b15      	ldr	r3, [pc, #84]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a92:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a94:	4b13      	ldr	r3, [pc, #76]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a9a:	4b12      	ldr	r3, [pc, #72]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005aa0:	4b10      	ldr	r3, [pc, #64]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005aac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005ab2:	480c      	ldr	r0, [pc, #48]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005ab4:	f002 f854 	bl	8007b60 <HAL_DMA_Init>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d001      	beq.n	8005ac2 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8005abe:	f7ff faf1 	bl	80050a4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a07      	ldr	r2, [pc, #28]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005ac6:	649a      	str	r2, [r3, #72]	@ 0x48
 8005ac8:	4a06      	ldr	r2, [pc, #24]	@ (8005ae4 <HAL_SPI_MspInit+0xec>)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005ace:	bf00      	nop
 8005ad0:	3728      	adds	r7, #40	@ 0x28
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	40013000 	.word	0x40013000
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	40020000 	.word	0x40020000
 8005ae4:	200007c8 	.word	0x200007c8
 8005ae8:	40026488 	.word	0x40026488

08005aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005af2:	2300      	movs	r3, #0
 8005af4:	607b      	str	r3, [r7, #4]
 8005af6:	4b12      	ldr	r3, [pc, #72]	@ (8005b40 <HAL_MspInit+0x54>)
 8005af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afa:	4a11      	ldr	r2, [pc, #68]	@ (8005b40 <HAL_MspInit+0x54>)
 8005afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b00:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b02:	4b0f      	ldr	r3, [pc, #60]	@ (8005b40 <HAL_MspInit+0x54>)
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b0a:	607b      	str	r3, [r7, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b0e:	2300      	movs	r3, #0
 8005b10:	603b      	str	r3, [r7, #0]
 8005b12:	4b0b      	ldr	r3, [pc, #44]	@ (8005b40 <HAL_MspInit+0x54>)
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	4a0a      	ldr	r2, [pc, #40]	@ (8005b40 <HAL_MspInit+0x54>)
 8005b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b1e:	4b08      	ldr	r3, [pc, #32]	@ (8005b40 <HAL_MspInit+0x54>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b26:	603b      	str	r3, [r7, #0]
 8005b28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	210f      	movs	r1, #15
 8005b2e:	f06f 0001 	mvn.w	r0, #1
 8005b32:	f001 ffeb 	bl	8007b0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b36:	bf00      	nop
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	40023800 	.word	0x40023800

08005b44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08e      	sub	sp, #56	@ 0x38
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005b50:	2300      	movs	r3, #0
 8005b52:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005b54:	2300      	movs	r3, #0
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	4b33      	ldr	r3, [pc, #204]	@ (8005c28 <HAL_InitTick+0xe4>)
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5c:	4a32      	ldr	r2, [pc, #200]	@ (8005c28 <HAL_InitTick+0xe4>)
 8005b5e:	f043 0304 	orr.w	r3, r3, #4
 8005b62:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b64:	4b30      	ldr	r3, [pc, #192]	@ (8005c28 <HAL_InitTick+0xe4>)
 8005b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b68:	f003 0304 	and.w	r3, r3, #4
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005b70:	f107 0210 	add.w	r2, r7, #16
 8005b74:	f107 0314 	add.w	r3, r7, #20
 8005b78:	4611      	mov	r1, r2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f002 ffb6 	bl	8008aec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d103      	bne.n	8005b92 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005b8a:	f002 ff87 	bl	8008a9c <HAL_RCC_GetPCLK1Freq>
 8005b8e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005b90:	e004      	b.n	8005b9c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005b92:	f002 ff83 	bl	8008a9c <HAL_RCC_GetPCLK1Freq>
 8005b96:	4603      	mov	r3, r0
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b9e:	4a23      	ldr	r2, [pc, #140]	@ (8005c2c <HAL_InitTick+0xe8>)
 8005ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba4:	0c9b      	lsrs	r3, r3, #18
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8005baa:	4b21      	ldr	r3, [pc, #132]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bac:	4a21      	ldr	r2, [pc, #132]	@ (8005c34 <HAL_InitTick+0xf0>)
 8005bae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8005bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005bb6:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8005bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbc:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8005bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bca:	4b19      	ldr	r3, [pc, #100]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8005bd0:	4817      	ldr	r0, [pc, #92]	@ (8005c30 <HAL_InitTick+0xec>)
 8005bd2:	f005 fab7 	bl	800b144 <HAL_TIM_Base_Init>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8005bdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d11b      	bne.n	8005c1c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8005be4:	4812      	ldr	r0, [pc, #72]	@ (8005c30 <HAL_InitTick+0xec>)
 8005be6:	f005 fb65 	bl	800b2b4 <HAL_TIM_Base_Start_IT>
 8005bea:	4603      	mov	r3, r0
 8005bec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8005bf0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d111      	bne.n	8005c1c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005bf8:	201e      	movs	r0, #30
 8005bfa:	f001 ffa3 	bl	8007b44 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2b0f      	cmp	r3, #15
 8005c02:	d808      	bhi.n	8005c16 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8005c04:	2200      	movs	r2, #0
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	201e      	movs	r0, #30
 8005c0a:	f001 ff7f 	bl	8007b0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c38 <HAL_InitTick+0xf4>)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6013      	str	r3, [r2, #0]
 8005c14:	e002      	b.n	8005c1c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005c1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3738      	adds	r7, #56	@ 0x38
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	40023800 	.word	0x40023800
 8005c2c:	431bde83 	.word	0x431bde83
 8005c30:	20000828 	.word	0x20000828
 8005c34:	40000800 	.word	0x40000800
 8005c38:	20000008 	.word	0x20000008

08005c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005c40:	bf00      	nop
 8005c42:	e7fd      	b.n	8005c40 <NMI_Handler+0x4>

08005c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c48:	bf00      	nop
 8005c4a:	e7fd      	b.n	8005c48 <HardFault_Handler+0x4>

08005c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c50:	bf00      	nop
 8005c52:	e7fd      	b.n	8005c50 <MemManage_Handler+0x4>

08005c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c54:	b480      	push	{r7}
 8005c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c58:	bf00      	nop
 8005c5a:	e7fd      	b.n	8005c58 <BusFault_Handler+0x4>

08005c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <UsageFault_Handler+0x4>

08005c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c68:	bf00      	nop
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EC_KEY_Pin);
 8005c76:	2008      	movs	r0, #8
 8005c78:	f002 fd40 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005c7c:	bf00      	nop
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EC_A_Pin);
 8005c84:	2040      	movs	r0, #64	@ 0x40
 8005c86:	f002 fd39 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005c8a:	bf00      	nop
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005c94:	4802      	ldr	r0, [pc, #8]	@ (8005ca0 <TIM4_IRQHandler+0x10>)
 8005c96:	f005 fb7d 	bl	800b394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005c9a:	bf00      	nop
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20000828 	.word	0x20000828

08005ca4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005ca8:	4802      	ldr	r0, [pc, #8]	@ (8005cb4 <USART1_IRQHandler+0x10>)
 8005caa:	f006 f939 	bl	800bf20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005cae:	bf00      	nop
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	200008bc 	.word	0x200008bc

08005cb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005cbc:	4802      	ldr	r0, [pc, #8]	@ (8005cc8 <USART2_IRQHandler+0x10>)
 8005cbe:	f006 f92f 	bl	800bf20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005cc2:	bf00      	nop
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20000904 	.word	0x20000904

08005ccc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HR_INT_Pin);
 8005cd0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005cd4:	f002 fd12 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005cd8:	bf00      	nop
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8005ce0:	4802      	ldr	r0, [pc, #8]	@ (8005cec <SDIO_IRQHandler+0x10>)
 8005ce2:	f004 f8fb 	bl	8009edc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8005ce6:	bf00      	nop
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	2000062c 	.word	0x2000062c

08005cf0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005cf4:	4802      	ldr	r0, [pc, #8]	@ (8005d00 <DMA2_Stream2_IRQHandler+0x10>)
 8005cf6:	f002 f8cb 	bl	8007e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005cfa:	bf00      	nop
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	2000094c 	.word	0x2000094c

08005d04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8005d08:	4802      	ldr	r0, [pc, #8]	@ (8005d14 <DMA2_Stream3_IRQHandler+0x10>)
 8005d0a:	f002 f8c1 	bl	8007e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005d0e:	bf00      	nop
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	200006b0 	.word	0x200006b0

08005d18 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005d1c:	4802      	ldr	r0, [pc, #8]	@ (8005d28 <DMA2_Stream5_IRQHandler+0x10>)
 8005d1e:	f002 f8b7 	bl	8007e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8005d22:	bf00      	nop
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	200007c8 	.word	0x200007c8

08005d2c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8005d30:	4802      	ldr	r0, [pc, #8]	@ (8005d3c <DMA2_Stream6_IRQHandler+0x10>)
 8005d32:	f002 f8ad 	bl	8007e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005d36:	bf00      	nop
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000710 	.word	0x20000710

08005d40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d40:	b480      	push	{r7}
 8005d42:	af00      	add	r7, sp, #0
  return 1;
 8005d44:	2301      	movs	r3, #1
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <_kill>:

int _kill(int pid, int sig)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d5a:	f011 ff23 	bl	8017ba4 <__errno>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2216      	movs	r2, #22
 8005d62:	601a      	str	r2, [r3, #0]
  return -1;
 8005d64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <_exit>:

void _exit (int status)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d78:	f04f 31ff 	mov.w	r1, #4294967295
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7ff ffe7 	bl	8005d50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d82:	bf00      	nop
 8005d84:	e7fd      	b.n	8005d82 <_exit+0x12>

08005d86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b086      	sub	sp, #24
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	60f8      	str	r0, [r7, #12]
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	e00a      	b.n	8005dae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005d98:	f7ff f950 	bl	800503c <__io_getchar>
 8005d9c:	4601      	mov	r1, r0
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	60ba      	str	r2, [r7, #8]
 8005da4:	b2ca      	uxtb	r2, r1
 8005da6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	3301      	adds	r3, #1
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	dbf0      	blt.n	8005d98 <_read+0x12>
  }

  return len;
 8005db6:	687b      	ldr	r3, [r7, #4]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	e009      	b.n	8005de6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	60ba      	str	r2, [r7, #8]
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff f91c 	bl	8005018 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	3301      	adds	r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	dbf1      	blt.n	8005dd2 <_write+0x12>
  }
  return len;
 8005dee:	687b      	ldr	r3, [r7, #4]
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3718      	adds	r7, #24
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <_close>:

int _close(int file)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005e00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e20:	605a      	str	r2, [r3, #4]
  return 0;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <_isatty>:

int _isatty(int file)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005e38:	2301      	movs	r3, #1
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b085      	sub	sp, #20
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e68:	4a14      	ldr	r2, [pc, #80]	@ (8005ebc <_sbrk+0x5c>)
 8005e6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ec0 <_sbrk+0x60>)
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e74:	4b13      	ldr	r3, [pc, #76]	@ (8005ec4 <_sbrk+0x64>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d102      	bne.n	8005e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e7c:	4b11      	ldr	r3, [pc, #68]	@ (8005ec4 <_sbrk+0x64>)
 8005e7e:	4a12      	ldr	r2, [pc, #72]	@ (8005ec8 <_sbrk+0x68>)
 8005e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e82:	4b10      	ldr	r3, [pc, #64]	@ (8005ec4 <_sbrk+0x64>)
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4413      	add	r3, r2
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d207      	bcs.n	8005ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e90:	f011 fe88 	bl	8017ba4 <__errno>
 8005e94:	4603      	mov	r3, r0
 8005e96:	220c      	movs	r2, #12
 8005e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e9e:	e009      	b.n	8005eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ea0:	4b08      	ldr	r3, [pc, #32]	@ (8005ec4 <_sbrk+0x64>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005ea6:	4b07      	ldr	r3, [pc, #28]	@ (8005ec4 <_sbrk+0x64>)
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4413      	add	r3, r2
 8005eae:	4a05      	ldr	r2, [pc, #20]	@ (8005ec4 <_sbrk+0x64>)
 8005eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20040000 	.word	0x20040000
 8005ec0:	00000400 	.word	0x00000400
 8005ec4:	20000870 	.word	0x20000870
 8005ec8:	2000dda8 	.word	0x2000dda8

08005ecc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ed0:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <SystemInit+0x20>)
 8005ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed6:	4a05      	ldr	r2, [pc, #20]	@ (8005eec <SystemInit+0x20>)
 8005ed8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ee0:	bf00      	nop
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	e000ed00 	.word	0xe000ed00

08005ef0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ef6:	f107 0308 	add.w	r3, r7, #8
 8005efa:	2200      	movs	r2, #0
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	605a      	str	r2, [r3, #4]
 8005f00:	609a      	str	r2, [r3, #8]
 8005f02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f04:	463b      	mov	r3, r7
 8005f06:	2200      	movs	r2, #0
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f0e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005f12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8005f14:	4b1b      	ldr	r3, [pc, #108]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f16:	225f      	movs	r2, #95	@ 0x5f
 8005f18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005f20:	4b18      	ldr	r3, [pc, #96]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f22:	f04f 32ff 	mov.w	r2, #4294967295
 8005f26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f28:	4b16      	ldr	r3, [pc, #88]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f2e:	4b15      	ldr	r3, [pc, #84]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005f34:	4813      	ldr	r0, [pc, #76]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f36:	f005 f905 	bl	800b144 <HAL_TIM_Base_Init>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005f40:	f7ff f8b0 	bl	80050a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005f44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005f4a:	f107 0308 	add.w	r3, r7, #8
 8005f4e:	4619      	mov	r1, r3
 8005f50:	480c      	ldr	r0, [pc, #48]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f52:	f005 fb0f 	bl	800b574 <HAL_TIM_ConfigClockSource>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d001      	beq.n	8005f60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005f5c:	f7ff f8a2 	bl	80050a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f60:	2300      	movs	r3, #0
 8005f62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f64:	2300      	movs	r3, #0
 8005f66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f68:	463b      	mov	r3, r7
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4805      	ldr	r0, [pc, #20]	@ (8005f84 <MX_TIM2_Init+0x94>)
 8005f6e:	f005 fd31 	bl	800b9d4 <HAL_TIMEx_MasterConfigSynchronization>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d001      	beq.n	8005f7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005f78:	f7ff f894 	bl	80050a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005f7c:	bf00      	nop
 8005f7e:	3718      	adds	r7, #24
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20000874 	.word	0x20000874

08005f88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f98:	d10d      	bne.n	8005fb6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60fb      	str	r3, [r7, #12]
 8005f9e:	4b09      	ldr	r3, [pc, #36]	@ (8005fc4 <HAL_TIM_Base_MspInit+0x3c>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	4a08      	ldr	r2, [pc, #32]	@ (8005fc4 <HAL_TIM_Base_MspInit+0x3c>)
 8005fa4:	f043 0301 	orr.w	r3, r3, #1
 8005fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005faa:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <HAL_TIM_Base_MspInit+0x3c>)
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005fb6:	bf00      	nop
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40023800 	.word	0x40023800

08005fc8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005fcc:	4b11      	ldr	r3, [pc, #68]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fce:	4a12      	ldr	r2, [pc, #72]	@ (8006018 <MX_USART1_UART_Init+0x50>)
 8005fd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005fd2:	4b10      	ldr	r3, [pc, #64]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005fd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005fda:	4b0e      	ldr	r3, [pc, #56]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005fec:	4b09      	ldr	r3, [pc, #36]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005fee:	220c      	movs	r2, #12
 8005ff0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ff2:	4b08      	ldr	r3, [pc, #32]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ff8:	4b06      	ldr	r3, [pc, #24]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005ffe:	4805      	ldr	r0, [pc, #20]	@ (8006014 <MX_USART1_UART_Init+0x4c>)
 8006000:	f005 fd78 	bl	800baf4 <HAL_UART_Init>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800600a:	f7ff f84b 	bl	80050a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800600e:	bf00      	nop
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	200008bc 	.word	0x200008bc
 8006018:	40011000 	.word	0x40011000

0800601c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006020:	4b11      	ldr	r3, [pc, #68]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006022:	4a12      	ldr	r2, [pc, #72]	@ (800606c <MX_USART2_UART_Init+0x50>)
 8006024:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8006026:	4b10      	ldr	r3, [pc, #64]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006028:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800602c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800602e:	4b0e      	ldr	r3, [pc, #56]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006030:	2200      	movs	r2, #0
 8006032:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006034:	4b0c      	ldr	r3, [pc, #48]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006036:	2200      	movs	r2, #0
 8006038:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800603a:	4b0b      	ldr	r3, [pc, #44]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 800603c:	2200      	movs	r2, #0
 800603e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006040:	4b09      	ldr	r3, [pc, #36]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006042:	220c      	movs	r2, #12
 8006044:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006046:	4b08      	ldr	r3, [pc, #32]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006048:	2200      	movs	r2, #0
 800604a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800604c:	4b06      	ldr	r3, [pc, #24]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 800604e:	2200      	movs	r2, #0
 8006050:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006052:	4805      	ldr	r0, [pc, #20]	@ (8006068 <MX_USART2_UART_Init+0x4c>)
 8006054:	f005 fd4e 	bl	800baf4 <HAL_UART_Init>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d001      	beq.n	8006062 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800605e:	f7ff f821 	bl	80050a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006062:	bf00      	nop
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20000904 	.word	0x20000904
 800606c:	40004400 	.word	0x40004400

08006070 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08c      	sub	sp, #48	@ 0x30
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006078:	f107 031c 	add.w	r3, r7, #28
 800607c:	2200      	movs	r2, #0
 800607e:	601a      	str	r2, [r3, #0]
 8006080:	605a      	str	r2, [r3, #4]
 8006082:	609a      	str	r2, [r3, #8]
 8006084:	60da      	str	r2, [r3, #12]
 8006086:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a52      	ldr	r2, [pc, #328]	@ (80061d8 <HAL_UART_MspInit+0x168>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d165      	bne.n	800615e <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006092:	2300      	movs	r3, #0
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	4b51      	ldr	r3, [pc, #324]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 8006098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800609a:	4a50      	ldr	r2, [pc, #320]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 800609c:	f043 0310 	orr.w	r3, r3, #16
 80060a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80060a2:	4b4e      	ldr	r3, [pc, #312]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	61bb      	str	r3, [r7, #24]
 80060ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060ae:	2300      	movs	r3, #0
 80060b0:	617b      	str	r3, [r7, #20]
 80060b2:	4b4a      	ldr	r3, [pc, #296]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 80060b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b6:	4a49      	ldr	r2, [pc, #292]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 80060b8:	f043 0301 	orr.w	r3, r3, #1
 80060bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80060be:	4b47      	ldr	r3, [pc, #284]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 80060c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80060ca:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80060ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d0:	2302      	movs	r3, #2
 80060d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d4:	2300      	movs	r3, #0
 80060d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d8:	2303      	movs	r3, #3
 80060da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80060dc:	2307      	movs	r3, #7
 80060de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060e0:	f107 031c 	add.w	r3, r7, #28
 80060e4:	4619      	mov	r1, r3
 80060e6:	483e      	ldr	r0, [pc, #248]	@ (80061e0 <HAL_UART_MspInit+0x170>)
 80060e8:	f002 f948 	bl	800837c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80060ec:	4b3d      	ldr	r3, [pc, #244]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 80060ee:	4a3e      	ldr	r2, [pc, #248]	@ (80061e8 <HAL_UART_MspInit+0x178>)
 80060f0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80060f2:	4b3c      	ldr	r3, [pc, #240]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 80060f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80060f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80060fa:	4b3a      	ldr	r3, [pc, #232]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006100:	4b38      	ldr	r3, [pc, #224]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006102:	2200      	movs	r2, #0
 8006104:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006106:	4b37      	ldr	r3, [pc, #220]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006108:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800610c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800610e:	4b35      	ldr	r3, [pc, #212]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006110:	2200      	movs	r2, #0
 8006112:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006114:	4b33      	ldr	r3, [pc, #204]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006116:	2200      	movs	r2, #0
 8006118:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800611a:	4b32      	ldr	r3, [pc, #200]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 800611c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006120:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8006122:	4b30      	ldr	r3, [pc, #192]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006124:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006128:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800612a:	4b2e      	ldr	r3, [pc, #184]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 800612c:	2200      	movs	r2, #0
 800612e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006130:	482c      	ldr	r0, [pc, #176]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006132:	f001 fd15 	bl	8007b60 <HAL_DMA_Init>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 800613c:	f7fe ffb2 	bl	80050a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a28      	ldr	r2, [pc, #160]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006144:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006146:	4a27      	ldr	r2, [pc, #156]	@ (80061e4 <HAL_UART_MspInit+0x174>)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800614c:	2200      	movs	r2, #0
 800614e:	2101      	movs	r1, #1
 8006150:	2025      	movs	r0, #37	@ 0x25
 8006152:	f001 fcdb 	bl	8007b0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006156:	2025      	movs	r0, #37	@ 0x25
 8006158:	f001 fcf4 	bl	8007b44 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800615c:	e038      	b.n	80061d0 <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART2)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a22      	ldr	r2, [pc, #136]	@ (80061ec <HAL_UART_MspInit+0x17c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d133      	bne.n	80061d0 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006168:	2300      	movs	r3, #0
 800616a:	613b      	str	r3, [r7, #16]
 800616c:	4b1b      	ldr	r3, [pc, #108]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	4a1a      	ldr	r2, [pc, #104]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 8006172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006176:	6413      	str	r3, [r2, #64]	@ 0x40
 8006178:	4b18      	ldr	r3, [pc, #96]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006184:	2300      	movs	r3, #0
 8006186:	60fb      	str	r3, [r7, #12]
 8006188:	4b14      	ldr	r3, [pc, #80]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 800618a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618c:	4a13      	ldr	r2, [pc, #76]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 800618e:	f043 0301 	orr.w	r3, r3, #1
 8006192:	6313      	str	r3, [r2, #48]	@ 0x30
 8006194:	4b11      	ldr	r3, [pc, #68]	@ (80061dc <HAL_UART_MspInit+0x16c>)
 8006196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006198:	f003 0301 	and.w	r3, r3, #1
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80061a0:	230c      	movs	r3, #12
 80061a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061a4:	2302      	movs	r3, #2
 80061a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a8:	2300      	movs	r3, #0
 80061aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061ac:	2303      	movs	r3, #3
 80061ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061b0:	2307      	movs	r3, #7
 80061b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061b4:	f107 031c 	add.w	r3, r7, #28
 80061b8:	4619      	mov	r1, r3
 80061ba:	4809      	ldr	r0, [pc, #36]	@ (80061e0 <HAL_UART_MspInit+0x170>)
 80061bc:	f002 f8de 	bl	800837c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80061c0:	2200      	movs	r2, #0
 80061c2:	2102      	movs	r1, #2
 80061c4:	2026      	movs	r0, #38	@ 0x26
 80061c6:	f001 fca1 	bl	8007b0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80061ca:	2026      	movs	r0, #38	@ 0x26
 80061cc:	f001 fcba 	bl	8007b44 <HAL_NVIC_EnableIRQ>
}
 80061d0:	bf00      	nop
 80061d2:	3730      	adds	r7, #48	@ 0x30
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	40011000 	.word	0x40011000
 80061dc:	40023800 	.word	0x40023800
 80061e0:	40020000 	.word	0x40020000
 80061e4:	2000094c 	.word	0x2000094c
 80061e8:	40026440 	.word	0x40026440
 80061ec:	40004400 	.word	0x40004400

080061f0 <UART1_Start_DMA_Reception>:
// 
static uint32_t total_bytes_received = 0;
static uint32_t bytes_received = 0;

// DMA
void UART1_Start_DMA_Reception(void) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
  // DMA
  HAL_UART_Receive_DMA(&huart1, dma_rx_buffers[0], DMA_BUFFER_SIZE);
 80061f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80061f8:	4902      	ldr	r1, [pc, #8]	@ (8006204 <UART1_Start_DMA_Reception+0x14>)
 80061fa:	4803      	ldr	r0, [pc, #12]	@ (8006208 <UART1_Start_DMA_Reception+0x18>)
 80061fc:	f005 fdec 	bl	800bdd8 <HAL_UART_Receive_DMA>
}
 8006200:	bf00      	nop
 8006202:	bd80      	pop	{r7, pc}
 8006204:	200009ac 	.word	0x200009ac
 8006208:	200008bc 	.word	0x200008bc

0800620c <Process_DMA_Data>:

// DMA
void Process_DMA_Data(void) {
 800620c:	b580      	push	{r7, lr}
 800620e:	b0a0      	sub	sp, #128	@ 0x80
 8006210:	af00      	add	r7, sp, #0
  static uint32_t last_print_count = 0;
  
  // DMA
  uint32_t dma_current_pos = DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8006212:	4ba1      	ldr	r3, [pc, #644]	@ (8006498 <Process_DMA_Data+0x28c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800621c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  
  // 
  uint32_t available_bytes;
  if (dma_current_pos >= dma_read_pos) {
 800621e:	4b9f      	ldr	r3, [pc, #636]	@ (800649c <Process_DMA_Data+0x290>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006224:	429a      	cmp	r2, r3
 8006226:	d305      	bcc.n	8006234 <Process_DMA_Data+0x28>
    available_bytes = dma_current_pos - dma_read_pos;
 8006228:	4b9c      	ldr	r3, [pc, #624]	@ (800649c <Process_DMA_Data+0x290>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006232:	e127      	b.n	8006484 <Process_DMA_Data+0x278>
  } else {
    available_bytes = DMA_BUFFER_SIZE - dma_read_pos + dma_current_pos;
 8006234:	4b99      	ldr	r3, [pc, #612]	@ (800649c <Process_DMA_Data+0x290>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006240:	67fb      	str	r3, [r7, #124]	@ 0x7c
  }
  
  // 
  while (available_bytes > 0) {
 8006242:	e11f      	b.n	8006484 <Process_DMA_Data+0x278>
    uint8_t recv_byte = dma_rx_buffers[0][dma_read_pos];
 8006244:	4b95      	ldr	r3, [pc, #596]	@ (800649c <Process_DMA_Data+0x290>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a95      	ldr	r2, [pc, #596]	@ (80064a0 <Process_DMA_Data+0x294>)
 800624a:	5cd3      	ldrb	r3, [r2, r3]
 800624c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    dma_read_pos = (dma_read_pos + 1) % DMA_BUFFER_SIZE;
 8006250:	4b92      	ldr	r3, [pc, #584]	@ (800649c <Process_DMA_Data+0x290>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	3301      	adds	r3, #1
 8006256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800625a:	4a90      	ldr	r2, [pc, #576]	@ (800649c <Process_DMA_Data+0x290>)
 800625c:	6013      	str	r3, [r2, #0]
    available_bytes--;
 800625e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006260:	3b01      	subs	r3, #1
 8006262:	67fb      	str	r3, [r7, #124]	@ 0x7c
    
    total_bytes_received++;
 8006264:	4b8f      	ldr	r3, [pc, #572]	@ (80064a4 <Process_DMA_Data+0x298>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3301      	adds	r3, #1
 800626a:	4a8e      	ldr	r2, [pc, #568]	@ (80064a4 <Process_DMA_Data+0x298>)
 800626c:	6013      	str	r3, [r2, #0]
    
    // 
    end_sequence_buffer[end_sequence_index] = recv_byte;
 800626e:	4b8e      	ldr	r3, [pc, #568]	@ (80064a8 <Process_DMA_Data+0x29c>)
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	b2db      	uxtb	r3, r3
 8006274:	4619      	mov	r1, r3
 8006276:	4a8d      	ldr	r2, [pc, #564]	@ (80064ac <Process_DMA_Data+0x2a0>)
 8006278:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800627c:	5453      	strb	r3, [r2, r1]
    end_sequence_index = (end_sequence_index + 1) % END_SEQUENCE_LENGTH;
 800627e:	4b8a      	ldr	r3, [pc, #552]	@ (80064a8 <Process_DMA_Data+0x29c>)
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	b2db      	uxtb	r3, r3
 8006284:	1c5a      	adds	r2, r3, #1
 8006286:	4b8a      	ldr	r3, [pc, #552]	@ (80064b0 <Process_DMA_Data+0x2a4>)
 8006288:	fb83 3102 	smull	r3, r1, r3, r2
 800628c:	17d3      	asrs	r3, r2, #31
 800628e:	1ac9      	subs	r1, r1, r3
 8006290:	460b      	mov	r3, r1
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	440b      	add	r3, r1
 8006296:	1ad1      	subs	r1, r2, r3
 8006298:	b2ca      	uxtb	r2, r1
 800629a:	4b83      	ldr	r3, [pc, #524]	@ (80064a8 <Process_DMA_Data+0x29c>)
 800629c:	701a      	strb	r2, [r3, #0]
    
    // 
    uint8_t is_end_sequence = 1;
 800629e:	2301      	movs	r3, #1
 80062a0:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 80062a4:	2300      	movs	r3, #0
 80062a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80062a8:	e03d      	b.n	8006326 <Process_DMA_Data+0x11a>
      int buffer_pos = (end_sequence_index - i - 1 + END_SEQUENCE_LENGTH) % END_SEQUENCE_LENGTH;
 80062aa:	4b7f      	ldr	r3, [pc, #508]	@ (80064a8 <Process_DMA_Data+0x29c>)
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	461a      	mov	r2, r3
 80062b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	1c9a      	adds	r2, r3, #2
 80062b8:	4b7d      	ldr	r3, [pc, #500]	@ (80064b0 <Process_DMA_Data+0x2a4>)
 80062ba:	fb83 3102 	smull	r3, r1, r3, r2
 80062be:	17d3      	asrs	r3, r2, #31
 80062c0:	1ac9      	subs	r1, r1, r3
 80062c2:	460b      	mov	r3, r1
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	440b      	add	r3, r1
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	667b      	str	r3, [r7, #100]	@ 0x64
      if (i == 0 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_1) {
 80062cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10a      	bne.n	80062e8 <Process_DMA_Data+0xdc>
 80062d2:	4a76      	ldr	r2, [pc, #472]	@ (80064ac <Process_DMA_Data+0x2a0>)
 80062d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062d6:	4413      	add	r3, r2
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2bff      	cmp	r3, #255	@ 0xff
 80062de:	d003      	beq.n	80062e8 <Process_DMA_Data+0xdc>
        is_end_sequence = 0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 80062e6:	e021      	b.n	800632c <Process_DMA_Data+0x120>
      } else if (i == 1 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_2) {
 80062e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d10a      	bne.n	8006304 <Process_DMA_Data+0xf8>
 80062ee:	4a6f      	ldr	r2, [pc, #444]	@ (80064ac <Process_DMA_Data+0x2a0>)
 80062f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062f2:	4413      	add	r3, r2
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2bff      	cmp	r3, #255	@ 0xff
 80062fa:	d003      	beq.n	8006304 <Process_DMA_Data+0xf8>
        is_end_sequence = 0;
 80062fc:	2300      	movs	r3, #0
 80062fe:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 8006302:	e013      	b.n	800632c <Process_DMA_Data+0x120>
      } else if (i == 2 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_3) {
 8006304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006306:	2b02      	cmp	r3, #2
 8006308:	d10a      	bne.n	8006320 <Process_DMA_Data+0x114>
 800630a:	4a68      	ldr	r2, [pc, #416]	@ (80064ac <Process_DMA_Data+0x2a0>)
 800630c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800630e:	4413      	add	r3, r2
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2bff      	cmp	r3, #255	@ 0xff
 8006316:	d003      	beq.n	8006320 <Process_DMA_Data+0x114>
        is_end_sequence = 0;
 8006318:	2300      	movs	r3, #0
 800631a:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 800631e:	e005      	b.n	800632c <Process_DMA_Data+0x120>
    for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8006320:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006322:	3301      	adds	r3, #1
 8006324:	677b      	str	r3, [r7, #116]	@ 0x74
 8006326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006328:	2b02      	cmp	r3, #2
 800632a:	ddbe      	ble.n	80062aa <Process_DMA_Data+0x9e>
      }
    }
    
    if (!is_end_sequence) {
 800632c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8006330:	2b00      	cmp	r3, #0
 8006332:	d157      	bne.n	80063e4 <Process_DMA_Data+0x1d8>
      // 
      if (app_buffer_index[current_app_buffer] >= APP_BUFFER_SIZE) {
 8006334:	4b5f      	ldr	r3, [pc, #380]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	b2db      	uxtb	r3, r3
 800633a:	461a      	mov	r2, r3
 800633c:	4b5e      	ldr	r3, [pc, #376]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 800633e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006342:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006346:	d32b      	bcc.n	80063a0 <Process_DMA_Data+0x194>
        // 
        app_buffer_full[current_app_buffer] = 1;
 8006348:	4b5a      	ldr	r3, [pc, #360]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	461a      	mov	r2, r3
 8006350:	4b5a      	ldr	r3, [pc, #360]	@ (80064bc <Process_DMA_Data+0x2b0>)
 8006352:	2101      	movs	r1, #1
 8006354:	5499      	strb	r1, [r3, r2]
        current_app_buffer = (current_app_buffer + 1) % NUM_BUFFERS;
 8006356:	4b57      	ldr	r3, [pc, #348]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	b2db      	uxtb	r3, r3
 800635c:	3301      	adds	r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	bfb8      	it	lt
 8006366:	425b      	neglt	r3, r3
 8006368:	b2da      	uxtb	r2, r3
 800636a:	4b52      	ldr	r3, [pc, #328]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 800636c:	701a      	strb	r2, [r3, #0]
        app_buffer_index[current_app_buffer] = 0;
 800636e:	4b51      	ldr	r3, [pc, #324]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	4619      	mov	r1, r3
 8006376:	4b50      	ldr	r3, [pc, #320]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 8006378:	2200      	movs	r2, #0
 800637a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        app_buffer_full[current_app_buffer] = 0;
 800637e:	4b4d      	ldr	r3, [pc, #308]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	b2db      	uxtb	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	4b4d      	ldr	r3, [pc, #308]	@ (80064bc <Process_DMA_Data+0x2b0>)
 8006388:	2100      	movs	r1, #0
 800638a:	5499      	strb	r1, [r3, r2]
        
        // 
        if (app_buffer_index[current_app_buffer] >= APP_BUFFER_SIZE) {
 800638c:	4b49      	ldr	r3, [pc, #292]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	b2db      	uxtb	r3, r3
 8006392:	461a      	mov	r2, r3
 8006394:	4b48      	ldr	r3, [pc, #288]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 8006396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800639a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800639e:	d270      	bcs.n	8006482 <Process_DMA_Data+0x276>
          continue;
        }
      }
      
      // 
      app_buffers[current_app_buffer][app_buffer_index[current_app_buffer]] = recv_byte;
 80063a0:	4b44      	ldr	r3, [pc, #272]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	461a      	mov	r2, r3
 80063a8:	4b42      	ldr	r3, [pc, #264]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	4619      	mov	r1, r3
 80063b0:	4b41      	ldr	r3, [pc, #260]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 80063b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80063b6:	4942      	ldr	r1, [pc, #264]	@ (80064c0 <Process_DMA_Data+0x2b4>)
 80063b8:	0312      	lsls	r2, r2, #12
 80063ba:	440a      	add	r2, r1
 80063bc:	4413      	add	r3, r2
 80063be:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80063c2:	701a      	strb	r2, [r3, #0]
      app_buffer_index[current_app_buffer]++;
 80063c4:	4b3b      	ldr	r3, [pc, #236]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	4a3b      	ldr	r2, [pc, #236]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 80063cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80063d0:	3201      	adds	r2, #1
 80063d2:	4939      	ldr	r1, [pc, #228]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 80063d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      bytes_received++;
 80063d8:	4b3a      	ldr	r3, [pc, #232]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3301      	adds	r3, #1
 80063de:	4a39      	ldr	r2, [pc, #228]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e04f      	b.n	8006484 <Process_DMA_Data+0x278>
      //   HAL_UART_Transmit(&huart1, progress_msg, strlen((char*)progress_msg), 100);
      //   last_print_count = total_bytes_received;
      // }
    } else {
      // 
      transfer_complete = 1;
 80063e4:	4b38      	ldr	r3, [pc, #224]	@ (80064c8 <Process_DMA_Data+0x2bc>)
 80063e6:	2201      	movs	r2, #1
 80063e8:	701a      	strb	r2, [r3, #0]
      kml_transfer_active = 0;
 80063ea:	4b38      	ldr	r3, [pc, #224]	@ (80064cc <Process_DMA_Data+0x2c0>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	701a      	strb	r2, [r3, #0]
      
      // 
      if (bytes_received >= 2) {
 80063f0:	4b34      	ldr	r3, [pc, #208]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d910      	bls.n	800641a <Process_DMA_Data+0x20e>
        app_buffer_index[current_app_buffer] -= 2;
 80063f8:	4b2e      	ldr	r3, [pc, #184]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	4611      	mov	r1, r2
 8006400:	4b2d      	ldr	r3, [pc, #180]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 8006402:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006406:	4611      	mov	r1, r2
 8006408:	3b02      	subs	r3, #2
 800640a:	4a2b      	ldr	r2, [pc, #172]	@ (80064b8 <Process_DMA_Data+0x2ac>)
 800640c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        bytes_received -= 2;
 8006410:	4b2c      	ldr	r3, [pc, #176]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3b02      	subs	r3, #2
 8006416:	4a2b      	ldr	r2, [pc, #172]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 8006418:	6013      	str	r3, [r2, #0]
      }
      
      // 
      app_buffer_full[current_app_buffer] = 1;
 800641a:	4b26      	ldr	r3, [pc, #152]	@ (80064b4 <Process_DMA_Data+0x2a8>)
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	b2db      	uxtb	r3, r3
 8006420:	461a      	mov	r2, r3
 8006422:	4b26      	ldr	r3, [pc, #152]	@ (80064bc <Process_DMA_Data+0x2b0>)
 8006424:	2101      	movs	r1, #1
 8006426:	5499      	strb	r1, [r3, r2]
      
      // 
      uint8_t complete_msg[100];
      sprintf((char*)complete_msg, "\r\n=== Transfer Complete ===\r\nTotal: %ld bytes\r\n", total_bytes_received);
 8006428:	4b1e      	ldr	r3, [pc, #120]	@ (80064a4 <Process_DMA_Data+0x298>)
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	463b      	mov	r3, r7
 800642e:	4928      	ldr	r1, [pc, #160]	@ (80064d0 <Process_DMA_Data+0x2c4>)
 8006430:	4618      	mov	r0, r3
 8006432:	f011 f9dd 	bl	80177f0 <siprintf>
      HAL_UART_Transmit(&huart1, complete_msg, strlen((char*)complete_msg), 100);
 8006436:	463b      	mov	r3, r7
 8006438:	4618      	mov	r0, r3
 800643a:	f7f9 ff39 	bl	80002b0 <strlen>
 800643e:	4603      	mov	r3, r0
 8006440:	b29a      	uxth	r2, r3
 8006442:	4639      	mov	r1, r7
 8006444:	2364      	movs	r3, #100	@ 0x64
 8006446:	4823      	ldr	r0, [pc, #140]	@ (80064d4 <Process_DMA_Data+0x2c8>)
 8006448:	f005 fba4 	bl	800bb94 <HAL_UART_Transmit>
      
      // 
      bytes_received = 0;
 800644c:	4b1d      	ldr	r3, [pc, #116]	@ (80064c4 <Process_DMA_Data+0x2b8>)
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
      last_print_count = 0;
 8006452:	4b21      	ldr	r3, [pc, #132]	@ (80064d8 <Process_DMA_Data+0x2cc>)
 8006454:	2200      	movs	r2, #0
 8006456:	601a      	str	r2, [r3, #0]
      for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8006458:	2300      	movs	r3, #0
 800645a:	673b      	str	r3, [r7, #112]	@ 0x70
 800645c:	e007      	b.n	800646e <Process_DMA_Data+0x262>
        end_sequence_buffer[i] = 0;
 800645e:	4a13      	ldr	r2, [pc, #76]	@ (80064ac <Process_DMA_Data+0x2a0>)
 8006460:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006462:	4413      	add	r3, r2
 8006464:	2200      	movs	r2, #0
 8006466:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8006468:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800646a:	3301      	adds	r3, #1
 800646c:	673b      	str	r3, [r7, #112]	@ 0x70
 800646e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006470:	2b02      	cmp	r3, #2
 8006472:	ddf4      	ble.n	800645e <Process_DMA_Data+0x252>
      }
      end_sequence_index = 0;
 8006474:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <Process_DMA_Data+0x29c>)
 8006476:	2200      	movs	r2, #0
 8006478:	701a      	strb	r2, [r3, #0]
      
      // DMA
      HAL_UART_DMAStop(&huart1);
 800647a:	4816      	ldr	r0, [pc, #88]	@ (80064d4 <Process_DMA_Data+0x2c8>)
 800647c:	f005 fcd1 	bl	800be22 <HAL_UART_DMAStop>
      break;
 8006480:	e005      	b.n	800648e <Process_DMA_Data+0x282>
          continue;
 8006482:	bf00      	nop
  while (available_bytes > 0) {
 8006484:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006486:	2b00      	cmp	r3, #0
 8006488:	f47f aedc 	bne.w	8006244 <Process_DMA_Data+0x38>
    }
  }
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	3780      	adds	r7, #128	@ 0x80
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	2000094c 	.word	0x2000094c
 800649c:	200029ac 	.word	0x200029ac
 80064a0:	200009ac 	.word	0x200009ac
 80064a4:	200049c0 	.word	0x200049c0
 80064a8:	200049bf 	.word	0x200049bf
 80064ac:	200049bc 	.word	0x200049bc
 80064b0:	55555556 	.word	0x55555556
 80064b4:	200049ba 	.word	0x200049ba
 80064b8:	200049b0 	.word	0x200049b0
 80064bc:	200049b8 	.word	0x200049b8
 80064c0:	200029b0 	.word	0x200029b0
 80064c4:	200049c4 	.word	0x200049c4
 80064c8:	200049bb 	.word	0x200049bb
 80064cc:	200005f9 	.word	0x200005f9
 80064d0:	0801b1b8 	.word	0x0801b1b8
 80064d4:	200008bc 	.word	0x200008bc
 80064d8:	200049c8 	.word	0x200049c8

080064dc <HAL_UART_RxHalfCpltCallback>:

// DMA
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  if (huart == &huart1) {
    // DMA
    // 
  }
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_UART_RxCpltCallback>:

// DMA
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  if (huart == &huart1) {
    // DMA
    // 
  }
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8006504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800653c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006508:	f7ff fce0 	bl	8005ecc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800650c:	480c      	ldr	r0, [pc, #48]	@ (8006540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800650e:	490d      	ldr	r1, [pc, #52]	@ (8006544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006510:	4a0d      	ldr	r2, [pc, #52]	@ (8006548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006514:	e002      	b.n	800651c <LoopCopyDataInit>

08006516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800651a:	3304      	adds	r3, #4

0800651c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800651c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800651e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006520:	d3f9      	bcc.n	8006516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006522:	4a0a      	ldr	r2, [pc, #40]	@ (800654c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006524:	4c0a      	ldr	r4, [pc, #40]	@ (8006550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006528:	e001      	b.n	800652e <LoopFillZerobss>

0800652a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800652a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800652c:	3204      	adds	r2, #4

0800652e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800652e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006530:	d3fb      	bcc.n	800652a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006532:	f011 fb3d 	bl	8017bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006536:	f7fe fba9 	bl	8004c8c <main>
  bx  lr    
 800653a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800653c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8006540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006544:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8006548:	08046350 	.word	0x08046350
  ldr r2, =_sbss
 800654c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8006550:	2000dda4 	.word	0x2000dda4

08006554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006554:	e7fe      	b.n	8006554 <ADC_IRQHandler>

08006556 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8006556:	b580      	push	{r7, lr}
 8006558:	b084      	sub	sp, #16
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f000 f896 	bl	8006694 <_ZNSt15__new_allocatorI14RawCoordinatesED1Ev>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4618      	mov	r0, r3
 800657e:	f000 f812 	bl	80065a6 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implC1Ev>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4618      	mov	r0, r3
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <_ZNSt6vectorI14RawCoordinatesSaIS0_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff ffeb 	bl	8006572 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EEC1Ev>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	60fb      	str	r3, [r7, #12]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f000 f857 	bl	800666c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	109b      	asrs	r3, r3, #2
 80065e0:	4a07      	ldr	r2, [pc, #28]	@ (8006600 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev+0x38>)
 80065e2:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 80065e6:	461a      	mov	r2, r3
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 f85e 	bl	80066aa <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>
      }
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff ffb0 	bl	8006556 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implD1Ev>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4618      	mov	r0, r3
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	aaaaaaab 	.word	0xaaaaaaab

08006604 <_ZNSt6vectorI14RawCoordinatesSaIS0_EED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 8006604:	b5b0      	push	{r4, r5, r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681d      	ldr	r5, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 f860 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 800661c:	4603      	mov	r3, r0
 800661e:	617d      	str	r5, [r7, #20]
 8006620:	613c      	str	r4, [r7, #16]
 8006622:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8006624:	6939      	ldr	r1, [r7, #16]
 8006626:	6978      	ldr	r0, [r7, #20]
 8006628:	f000 f863 	bl	80066f2 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>
    }
 800662c:	bf00      	nop
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4618      	mov	r0, r3
 8006632:	f7ff ffc9 	bl	80065c8 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4618      	mov	r0, r3
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bdb0      	pop	{r4, r5, r7, pc}

08006640 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>:

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	109b      	asrs	r3, r3, #2
 8006654:	4a04      	ldr	r2, [pc, #16]	@ (8006668 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv+0x28>)
 8006656:	fb02 f303 	mul.w	r3, r2, r3
 800665a:	4618      	mov	r0, r3
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	aaaaaaab 	.word	0xaaaaaaab

0800666c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	605a      	str	r2, [r3, #4]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	609a      	str	r2, [r3, #8]
	{ }
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4618      	mov	r0, r3
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <_ZNSt15__new_allocatorI14RawCoordinatesED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b088      	sub	sp, #32
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	60f8      	str	r0, [r7, #12]
 80066b2:	60b9      	str	r1, [r7, #8]
 80066b4:	607a      	str	r2, [r7, #4]
	if (__p)
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00b      	beq.n	80066d4 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	61fb      	str	r3, [r7, #28]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	61bb      	str	r3, [r7, #24]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	69b9      	ldr	r1, [r7, #24]
 80066cc:	69f8      	ldr	r0, [r7, #28]
 80066ce:	f000 f81d 	bl	800670c <_ZNSt15__new_allocatorI14RawCoordinatesE10deallocateEPS0_j>
 80066d2:	bf00      	nop
      }
 80066d4:	bf00      	nop
 80066d6:	3720      	adds	r7, #32
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4618      	mov	r0, r3
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b082      	sub	sp, #8
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80066fc:	6839      	ldr	r1, [r7, #0]
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f817 	bl	8006732 <_ZNSt12_Destroy_auxILb1EE9__destroyIP14RawCoordinatesEEvT_S4_>
    }
 8006704:	bf00      	nop
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <_ZNSt15__new_allocatorI14RawCoordinatesE10deallocateEPS0_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	005b      	lsls	r3, r3, #1
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4619      	mov	r1, r3
 8006724:	68b8      	ldr	r0, [r7, #8]
 8006726:	f00f f967 	bl	80159f8 <_ZdlPvj>
      }
 800672a:	bf00      	nop
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <_ZNSt12_Destroy_auxILb1EE9__destroyIP14RawCoordinatesEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
 800673a:	6039      	str	r1, [r7, #0]
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	4618      	mov	r0, r3
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <_ZN18TestCoordinateInit3addEfff>:


static std::vector<RawCoordinates> TestCoordinate;
static struct TestCoordinateInit
{
    static void add(float lat, float lon, float alt)
 8006760:	b580      	push	{r7, lr}
 8006762:	b088      	sub	sp, #32
 8006764:	af00      	add	r7, sp, #0
 8006766:	ed87 0a03 	vstr	s0, [r7, #12]
 800676a:	edc7 0a02 	vstr	s1, [r7, #8]
 800676e:	ed87 1a01 	vstr	s2, [r7, #4]
    {
        RawCoordinates rc;
        rc.latitude = lat;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	617b      	str	r3, [r7, #20]
        rc.longitude = lon;
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	61bb      	str	r3, [r7, #24]
        rc.altitude = alt;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	61fb      	str	r3, [r7, #28]
        TestCoordinate.push_back(rc);
 800677e:	f107 0314 	add.w	r3, r7, #20
 8006782:	4619      	mov	r1, r3
 8006784:	4803      	ldr	r0, [pc, #12]	@ (8006794 <_ZN18TestCoordinateInit3addEfff+0x34>)
 8006786:	f000 fa33 	bl	8006bf0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_>
    }
 800678a:	bf00      	nop
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	200049cc 	.word	0x200049cc

08006798 <_ZN18TestCoordinateInitC1Ev>:
    TestCoordinateInit()
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
    {
        add(23.184323f, 113.266400f, 9.014f);
 80067a0:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 8006a1c <_ZN18TestCoordinateInitC1Ev+0x284>
 80067a4:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8006a20 <_ZN18TestCoordinateInitC1Ev+0x288>
 80067a8:	ed9f 0a9e 	vldr	s0, [pc, #632]	@ 8006a24 <_ZN18TestCoordinateInitC1Ev+0x28c>
 80067ac:	f7ff ffd8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.183718f, 113.267541f, 10.101f);
 80067b0:	ed9f 1a9d 	vldr	s2, [pc, #628]	@ 8006a28 <_ZN18TestCoordinateInitC1Ev+0x290>
 80067b4:	eddf 0a9d 	vldr	s1, [pc, #628]	@ 8006a2c <_ZN18TestCoordinateInitC1Ev+0x294>
 80067b8:	ed9f 0a9d 	vldr	s0, [pc, #628]	@ 8006a30 <_ZN18TestCoordinateInitC1Ev+0x298>
 80067bc:	f7ff ffd0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.183450f, 113.268075f, 11.078f);
 80067c0:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 8006a34 <_ZN18TestCoordinateInitC1Ev+0x29c>
 80067c4:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 8006a38 <_ZN18TestCoordinateInitC1Ev+0x2a0>
 80067c8:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 8006a3c <_ZN18TestCoordinateInitC1Ev+0x2a4>
 80067cc:	f7ff ffc8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.182809f, 113.269273f, 12.505f);
 80067d0:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 8006a40 <_ZN18TestCoordinateInitC1Ev+0x2a8>
 80067d4:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 8006a44 <_ZN18TestCoordinateInitC1Ev+0x2ac>
 80067d8:	ed9f 0a9b 	vldr	s0, [pc, #620]	@ 8006a48 <_ZN18TestCoordinateInitC1Ev+0x2b0>
 80067dc:	f7ff ffc0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.181913f, 113.271203f, 17.427f);
 80067e0:	ed9f 1a9a 	vldr	s2, [pc, #616]	@ 8006a4c <_ZN18TestCoordinateInitC1Ev+0x2b4>
 80067e4:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8006a50 <_ZN18TestCoordinateInitC1Ev+0x2b8>
 80067e8:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8006a54 <_ZN18TestCoordinateInitC1Ev+0x2bc>
 80067ec:	f7ff ffb8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.182001f, 113.272198f, 18.955f);
 80067f0:	ed9f 1a99 	vldr	s2, [pc, #612]	@ 8006a58 <_ZN18TestCoordinateInitC1Ev+0x2c0>
 80067f4:	eddf 0a99 	vldr	s1, [pc, #612]	@ 8006a5c <_ZN18TestCoordinateInitC1Ev+0x2c4>
 80067f8:	ed9f 0a99 	vldr	s0, [pc, #612]	@ 8006a60 <_ZN18TestCoordinateInitC1Ev+0x2c8>
 80067fc:	f7ff ffb0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.182846f, 113.272349f, 17.847f);
 8006800:	ed9f 1a98 	vldr	s2, [pc, #608]	@ 8006a64 <_ZN18TestCoordinateInitC1Ev+0x2cc>
 8006804:	eddf 0a98 	vldr	s1, [pc, #608]	@ 8006a68 <_ZN18TestCoordinateInitC1Ev+0x2d0>
 8006808:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8006a6c <_ZN18TestCoordinateInitC1Ev+0x2d4>
 800680c:	f7ff ffa8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.183490f, 113.271986f, 16.184f);
 8006810:	ed9f 1a97 	vldr	s2, [pc, #604]	@ 8006a70 <_ZN18TestCoordinateInitC1Ev+0x2d8>
 8006814:	eddf 0a97 	vldr	s1, [pc, #604]	@ 8006a74 <_ZN18TestCoordinateInitC1Ev+0x2dc>
 8006818:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8006a78 <_ZN18TestCoordinateInitC1Ev+0x2e0>
 800681c:	f7ff ffa0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184104f, 113.272324f, 17.339f);
 8006820:	ed9f 1a96 	vldr	s2, [pc, #600]	@ 8006a7c <_ZN18TestCoordinateInitC1Ev+0x2e4>
 8006824:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8006a80 <_ZN18TestCoordinateInitC1Ev+0x2e8>
 8006828:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 8006a84 <_ZN18TestCoordinateInitC1Ev+0x2ec>
 800682c:	f7ff ff98 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184415f, 113.272790f, 17.345f);
 8006830:	ed9f 1a95 	vldr	s2, [pc, #596]	@ 8006a88 <_ZN18TestCoordinateInitC1Ev+0x2f0>
 8006834:	eddf 0a95 	vldr	s1, [pc, #596]	@ 8006a8c <_ZN18TestCoordinateInitC1Ev+0x2f4>
 8006838:	ed9f 0a95 	vldr	s0, [pc, #596]	@ 8006a90 <_ZN18TestCoordinateInitC1Ev+0x2f8>
 800683c:	f7ff ff90 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184654f, 113.273093f, 18.336f);
 8006840:	ed9f 1a94 	vldr	s2, [pc, #592]	@ 8006a94 <_ZN18TestCoordinateInitC1Ev+0x2fc>
 8006844:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8006a98 <_ZN18TestCoordinateInitC1Ev+0x300>
 8006848:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8006a9c <_ZN18TestCoordinateInitC1Ev+0x304>
 800684c:	f7ff ff88 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184756f, 113.273609f, 22.866f);
 8006850:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 8006aa0 <_ZN18TestCoordinateInitC1Ev+0x308>
 8006854:	eddf 0a93 	vldr	s1, [pc, #588]	@ 8006aa4 <_ZN18TestCoordinateInitC1Ev+0x30c>
 8006858:	ed9f 0a93 	vldr	s0, [pc, #588]	@ 8006aa8 <_ZN18TestCoordinateInitC1Ev+0x310>
 800685c:	f7ff ff80 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184512f, 113.274102f, 24.671f);
 8006860:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 8006aac <_ZN18TestCoordinateInitC1Ev+0x314>
 8006864:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8006ab0 <_ZN18TestCoordinateInitC1Ev+0x318>
 8006868:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8006ab4 <_ZN18TestCoordinateInitC1Ev+0x31c>
 800686c:	f7ff ff78 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184573f, 113.274209f, 24.145f);
 8006870:	ed9f 1a91 	vldr	s2, [pc, #580]	@ 8006ab8 <_ZN18TestCoordinateInitC1Ev+0x320>
 8006874:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8006abc <_ZN18TestCoordinateInitC1Ev+0x324>
 8006878:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 8006ac0 <_ZN18TestCoordinateInitC1Ev+0x328>
 800687c:	f7ff ff70 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.184561f, 113.273973f, 25.734f);
 8006880:	ed9f 1a90 	vldr	s2, [pc, #576]	@ 8006ac4 <_ZN18TestCoordinateInitC1Ev+0x32c>
 8006884:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8006ac8 <_ZN18TestCoordinateInitC1Ev+0x330>
 8006888:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 8006acc <_ZN18TestCoordinateInitC1Ev+0x334>
 800688c:	f7ff ff68 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.183787f, 113.273743f, 19.917f);
 8006890:	ed9f 1a8f 	vldr	s2, [pc, #572]	@ 8006ad0 <_ZN18TestCoordinateInitC1Ev+0x338>
 8006894:	eddf 0a8f 	vldr	s1, [pc, #572]	@ 8006ad4 <_ZN18TestCoordinateInitC1Ev+0x33c>
 8006898:	ed9f 0a8f 	vldr	s0, [pc, #572]	@ 8006ad8 <_ZN18TestCoordinateInitC1Ev+0x340>
 800689c:	f7ff ff60 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.182888f, 113.273467f, 19.950f);
 80068a0:	ed9f 1a8e 	vldr	s2, [pc, #568]	@ 8006adc <_ZN18TestCoordinateInitC1Ev+0x344>
 80068a4:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 8006ae0 <_ZN18TestCoordinateInitC1Ev+0x348>
 80068a8:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 8006ae4 <_ZN18TestCoordinateInitC1Ev+0x34c>
 80068ac:	f7ff ff58 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.181711f, 113.273119f, 21.858f);
 80068b0:	ed9f 1a8d 	vldr	s2, [pc, #564]	@ 8006ae8 <_ZN18TestCoordinateInitC1Ev+0x350>
 80068b4:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 8006aec <_ZN18TestCoordinateInitC1Ev+0x354>
 80068b8:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8006af0 <_ZN18TestCoordinateInitC1Ev+0x358>
 80068bc:	f7ff ff50 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.181335f, 113.273313f, 28.674f);
 80068c0:	ed9f 1a8c 	vldr	s2, [pc, #560]	@ 8006af4 <_ZN18TestCoordinateInitC1Ev+0x35c>
 80068c4:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8006af8 <_ZN18TestCoordinateInitC1Ev+0x360>
 80068c8:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 8006afc <_ZN18TestCoordinateInitC1Ev+0x364>
 80068cc:	f7ff ff48 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.180725f, 113.273432f, 20.875f);
 80068d0:	ed9f 1a8b 	vldr	s2, [pc, #556]	@ 8006b00 <_ZN18TestCoordinateInitC1Ev+0x368>
 80068d4:	eddf 0a8b 	vldr	s1, [pc, #556]	@ 8006b04 <_ZN18TestCoordinateInitC1Ev+0x36c>
 80068d8:	ed9f 0a8b 	vldr	s0, [pc, #556]	@ 8006b08 <_ZN18TestCoordinateInitC1Ev+0x370>
 80068dc:	f7ff ff40 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.180304f, 113.273515f, 36.323f);
 80068e0:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 8006b0c <_ZN18TestCoordinateInitC1Ev+0x374>
 80068e4:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 8006b10 <_ZN18TestCoordinateInitC1Ev+0x378>
 80068e8:	ed9f 0a8a 	vldr	s0, [pc, #552]	@ 8006b14 <_ZN18TestCoordinateInitC1Ev+0x37c>
 80068ec:	f7ff ff38 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179790f, 113.273412f, 36.369f);
 80068f0:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8006b18 <_ZN18TestCoordinateInitC1Ev+0x380>
 80068f4:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8006b1c <_ZN18TestCoordinateInitC1Ev+0x384>
 80068f8:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8006b20 <_ZN18TestCoordinateInitC1Ev+0x388>
 80068fc:	f7ff ff30 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179436f, 113.273601f, 29.718f);
 8006900:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 8006b24 <_ZN18TestCoordinateInitC1Ev+0x38c>
 8006904:	eddf 0a88 	vldr	s1, [pc, #544]	@ 8006b28 <_ZN18TestCoordinateInitC1Ev+0x390>
 8006908:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 8006b2c <_ZN18TestCoordinateInitC1Ev+0x394>
 800690c:	f7ff ff28 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179443f, 113.274014f, 37.189f);
 8006910:	ed9f 1a87 	vldr	s2, [pc, #540]	@ 8006b30 <_ZN18TestCoordinateInitC1Ev+0x398>
 8006914:	eddf 0a87 	vldr	s1, [pc, #540]	@ 8006b34 <_ZN18TestCoordinateInitC1Ev+0x39c>
 8006918:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8006b38 <_ZN18TestCoordinateInitC1Ev+0x3a0>
 800691c:	f7ff ff20 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179603f, 113.274420f, 34.470f);
 8006920:	ed9f 1a86 	vldr	s2, [pc, #536]	@ 8006b3c <_ZN18TestCoordinateInitC1Ev+0x3a4>
 8006924:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8006b40 <_ZN18TestCoordinateInitC1Ev+0x3a8>
 8006928:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 8006b44 <_ZN18TestCoordinateInitC1Ev+0x3ac>
 800692c:	f7ff ff18 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179817f, 113.274929f, 33.288f);
 8006930:	ed9f 1a85 	vldr	s2, [pc, #532]	@ 8006b48 <_ZN18TestCoordinateInitC1Ev+0x3b0>
 8006934:	eddf 0a85 	vldr	s1, [pc, #532]	@ 8006b4c <_ZN18TestCoordinateInitC1Ev+0x3b4>
 8006938:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 8006b50 <_ZN18TestCoordinateInitC1Ev+0x3b8>
 800693c:	f7ff ff10 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179945f, 113.275343f, 32.471f);
 8006940:	ed9f 1a84 	vldr	s2, [pc, #528]	@ 8006b54 <_ZN18TestCoordinateInitC1Ev+0x3bc>
 8006944:	eddf 0a84 	vldr	s1, [pc, #528]	@ 8006b58 <_ZN18TestCoordinateInitC1Ev+0x3c0>
 8006948:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 8006b5c <_ZN18TestCoordinateInitC1Ev+0x3c4>
 800694c:	f7ff ff08 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.179598f, 113.275585f, 27.372f);
 8006950:	ed9f 1a83 	vldr	s2, [pc, #524]	@ 8006b60 <_ZN18TestCoordinateInitC1Ev+0x3c8>
 8006954:	eddf 0a83 	vldr	s1, [pc, #524]	@ 8006b64 <_ZN18TestCoordinateInitC1Ev+0x3cc>
 8006958:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 8006b68 <_ZN18TestCoordinateInitC1Ev+0x3d0>
 800695c:	f7ff ff00 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178963f, 113.275012f, 23.881f);
 8006960:	ed9f 1a82 	vldr	s2, [pc, #520]	@ 8006b6c <_ZN18TestCoordinateInitC1Ev+0x3d4>
 8006964:	eddf 0a82 	vldr	s1, [pc, #520]	@ 8006b70 <_ZN18TestCoordinateInitC1Ev+0x3d8>
 8006968:	ed9f 0a82 	vldr	s0, [pc, #520]	@ 8006b74 <_ZN18TestCoordinateInitC1Ev+0x3dc>
 800696c:	f7ff fef8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178532f, 113.274894f, 23.909f);
 8006970:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 8006b78 <_ZN18TestCoordinateInitC1Ev+0x3e0>
 8006974:	eddf 0a81 	vldr	s1, [pc, #516]	@ 8006b7c <_ZN18TestCoordinateInitC1Ev+0x3e4>
 8006978:	ed9f 0a81 	vldr	s0, [pc, #516]	@ 8006b80 <_ZN18TestCoordinateInitC1Ev+0x3e8>
 800697c:	f7ff fef0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.177758f, 113.275005f, 25.338f);
 8006980:	ed9f 1a80 	vldr	s2, [pc, #512]	@ 8006b84 <_ZN18TestCoordinateInitC1Ev+0x3ec>
 8006984:	eddf 0a80 	vldr	s1, [pc, #512]	@ 8006b88 <_ZN18TestCoordinateInitC1Ev+0x3f0>
 8006988:	ed9f 0a80 	vldr	s0, [pc, #512]	@ 8006b8c <_ZN18TestCoordinateInitC1Ev+0x3f4>
 800698c:	f7ff fee8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.177734f, 113.275168f, 32.418f);
 8006990:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 8006b90 <_ZN18TestCoordinateInitC1Ev+0x3f8>
 8006994:	eddf 0a7f 	vldr	s1, [pc, #508]	@ 8006b94 <_ZN18TestCoordinateInitC1Ev+0x3fc>
 8006998:	ed9f 0a7f 	vldr	s0, [pc, #508]	@ 8006b98 <_ZN18TestCoordinateInitC1Ev+0x400>
 800699c:	f7ff fee0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178198f, 113.275385f, 51.184f);
 80069a0:	ed9f 1a7e 	vldr	s2, [pc, #504]	@ 8006b9c <_ZN18TestCoordinateInitC1Ev+0x404>
 80069a4:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8006ba0 <_ZN18TestCoordinateInitC1Ev+0x408>
 80069a8:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 8006ba4 <_ZN18TestCoordinateInitC1Ev+0x40c>
 80069ac:	f7ff fed8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178224f, 113.275858f, 68.117f);
 80069b0:	ed9f 1a7d 	vldr	s2, [pc, #500]	@ 8006ba8 <_ZN18TestCoordinateInitC1Ev+0x410>
 80069b4:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 8006bac <_ZN18TestCoordinateInitC1Ev+0x414>
 80069b8:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8006bb0 <_ZN18TestCoordinateInitC1Ev+0x418>
 80069bc:	f7ff fed0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178357f, 113.276249f, 83.905f);
 80069c0:	ed9f 1a7c 	vldr	s2, [pc, #496]	@ 8006bb4 <_ZN18TestCoordinateInitC1Ev+0x41c>
 80069c4:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8006bb8 <_ZN18TestCoordinateInitC1Ev+0x420>
 80069c8:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8006bbc <_ZN18TestCoordinateInitC1Ev+0x424>
 80069cc:	f7ff fec8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178679f, 113.276836f, 89.619f);
 80069d0:	ed9f 1a7b 	vldr	s2, [pc, #492]	@ 8006bc0 <_ZN18TestCoordinateInitC1Ev+0x428>
 80069d4:	eddf 0a7b 	vldr	s1, [pc, #492]	@ 8006bc4 <_ZN18TestCoordinateInitC1Ev+0x42c>
 80069d8:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 8006bc8 <_ZN18TestCoordinateInitC1Ev+0x430>
 80069dc:	f7ff fec0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178264f, 113.277517f, 95.651f);
 80069e0:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 8006bcc <_ZN18TestCoordinateInitC1Ev+0x434>
 80069e4:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 8006bd0 <_ZN18TestCoordinateInitC1Ev+0x438>
 80069e8:	ed9f 0a7a 	vldr	s0, [pc, #488]	@ 8006bd4 <_ZN18TestCoordinateInitC1Ev+0x43c>
 80069ec:	f7ff feb8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178298f, 113.278313f, 97.996f);
 80069f0:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 8006bd8 <_ZN18TestCoordinateInitC1Ev+0x440>
 80069f4:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8006bdc <_ZN18TestCoordinateInitC1Ev+0x444>
 80069f8:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 8006be0 <_ZN18TestCoordinateInitC1Ev+0x448>
 80069fc:	f7ff feb0 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
        add(23.178453f, 113.279315f, 131.425f);
 8006a00:	ed9f 1a78 	vldr	s2, [pc, #480]	@ 8006be4 <_ZN18TestCoordinateInitC1Ev+0x44c>
 8006a04:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8006be8 <_ZN18TestCoordinateInitC1Ev+0x450>
 8006a08:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 8006bec <_ZN18TestCoordinateInitC1Ev+0x454>
 8006a0c:	f7ff fea8 	bl	8006760 <_ZN18TestCoordinateInit3addEfff>
    }
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4618      	mov	r0, r3
 8006a14:	3708      	adds	r7, #8
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	41103958 	.word	0x41103958
 8006a20:	42e28866 	.word	0x42e28866
 8006a24:	41b9797e 	.word	0x41b9797e
 8006a28:	41219db2 	.word	0x41219db2
 8006a2c:	42e288fb 	.word	0x42e288fb
 8006a30:	41b97841 	.word	0x41b97841
 8006a34:	41313f7d 	.word	0x41313f7d
 8006a38:	42e28941 	.word	0x42e28941
 8006a3c:	41b977b5 	.word	0x41b977b5
 8006a40:	4148147b 	.word	0x4148147b
 8006a44:	42e289de 	.word	0x42e289de
 8006a48:	41b97665 	.word	0x41b97665
 8006a4c:	418b6a7f 	.word	0x418b6a7f
 8006a50:	42e28adb 	.word	0x42e28adb
 8006a54:	41b9748f 	.word	0x41b9748f
 8006a58:	4197a3d7 	.word	0x4197a3d7
 8006a5c:	42e28b5e 	.word	0x42e28b5e
 8006a60:	41b974bd 	.word	0x41b974bd
 8006a64:	418ec6a8 	.word	0x418ec6a8
 8006a68:	42e28b71 	.word	0x42e28b71
 8006a6c:	41b97678 	.word	0x41b97678
 8006a70:	418178d5 	.word	0x418178d5
 8006a74:	42e28b42 	.word	0x42e28b42
 8006a78:	41b977ca 	.word	0x41b977ca
 8006a7c:	418ab646 	.word	0x418ab646
 8006a80:	42e28b6e 	.word	0x42e28b6e
 8006a84:	41b9790c 	.word	0x41b9790c
 8006a88:	418ac28f 	.word	0x418ac28f
 8006a8c:	42e28bab 	.word	0x42e28bab
 8006a90:	41b979af 	.word	0x41b979af
 8006a94:	4192b021 	.word	0x4192b021
 8006a98:	42e28bd3 	.word	0x42e28bd3
 8006a9c:	41b97a2c 	.word	0x41b97a2c
 8006aa0:	41b6ed91 	.word	0x41b6ed91
 8006aa4:	42e28c16 	.word	0x42e28c16
 8006aa8:	41b97a61 	.word	0x41b97a61
 8006aac:	41c55e35 	.word	0x41c55e35
 8006ab0:	42e28c57 	.word	0x42e28c57
 8006ab4:	41b979e1 	.word	0x41b979e1
 8006ab8:	41c128f6 	.word	0x41c128f6
 8006abc:	42e28c65 	.word	0x42e28c65
 8006ac0:	41b97a01 	.word	0x41b97a01
 8006ac4:	41cddf3b 	.word	0x41cddf3b
 8006ac8:	42e28c46 	.word	0x42e28c46
 8006acc:	41b979fb 	.word	0x41b979fb
 8006ad0:	419f5604 	.word	0x419f5604
 8006ad4:	42e28c28 	.word	0x42e28c28
 8006ad8:	41b97865 	.word	0x41b97865
 8006adc:	419f999a 	.word	0x419f999a
 8006ae0:	42e28c04 	.word	0x42e28c04
 8006ae4:	41b9768e 	.word	0x41b9768e
 8006ae8:	41aedd2f 	.word	0x41aedd2f
 8006aec:	42e28bd6 	.word	0x42e28bd6
 8006af0:	41b97425 	.word	0x41b97425
 8006af4:	41e5645a 	.word	0x41e5645a
 8006af8:	42e28bf0 	.word	0x42e28bf0
 8006afc:	41b97360 	.word	0x41b97360
 8006b00:	41a70000 	.word	0x41a70000
 8006b04:	42e28bff 	.word	0x42e28bff
 8006b08:	41b97220 	.word	0x41b97220
 8006b0c:	42114ac1 	.word	0x42114ac1
 8006b10:	42e28c0a 	.word	0x42e28c0a
 8006b14:	41b97143 	.word	0x41b97143
 8006b18:	421179db 	.word	0x421179db
 8006b1c:	42e28bfd 	.word	0x42e28bfd
 8006b20:	41b97036 	.word	0x41b97036
 8006b24:	41edbe77 	.word	0x41edbe77
 8006b28:	42e28c15 	.word	0x42e28c15
 8006b2c:	41b96f7c 	.word	0x41b96f7c
 8006b30:	4214c189 	.word	0x4214c189
 8006b34:	42e28c4c 	.word	0x42e28c4c
 8006b38:	41b96f80 	.word	0x41b96f80
 8006b3c:	4209e148 	.word	0x4209e148
 8006b40:	42e28c81 	.word	0x42e28c81
 8006b44:	41b96fd4 	.word	0x41b96fd4
 8006b48:	420526e9 	.word	0x420526e9
 8006b4c:	42e28cc3 	.word	0x42e28cc3
 8006b50:	41b97044 	.word	0x41b97044
 8006b54:	4201e24e 	.word	0x4201e24e
 8006b58:	42e28cfa 	.word	0x42e28cfa
 8006b5c:	41b97087 	.word	0x41b97087
 8006b60:	41daf9db 	.word	0x41daf9db
 8006b64:	42e28d19 	.word	0x42e28d19
 8006b68:	41b96fd1 	.word	0x41b96fd1
 8006b6c:	41bf0c4a 	.word	0x41bf0c4a
 8006b70:	42e28cce 	.word	0x42e28cce
 8006b74:	41b96e84 	.word	0x41b96e84
 8006b78:	41bf45a2 	.word	0x41bf45a2
 8006b7c:	42e28cbf 	.word	0x42e28cbf
 8006b80:	41b96da2 	.word	0x41b96da2
 8006b84:	41cab439 	.word	0x41cab439
 8006b88:	42e28ccd 	.word	0x42e28ccd
 8006b8c:	41b96c0c 	.word	0x41b96c0c
 8006b90:	4201ac08 	.word	0x4201ac08
 8006b94:	42e28ce3 	.word	0x42e28ce3
 8006b98:	41b96c00 	.word	0x41b96c00
 8006b9c:	424cbc6a 	.word	0x424cbc6a
 8006ba0:	42e28cff 	.word	0x42e28cff
 8006ba4:	41b96cf3 	.word	0x41b96cf3
 8006ba8:	42883be7 	.word	0x42883be7
 8006bac:	42e28d3d 	.word	0x42e28d3d
 8006bb0:	41b96d01 	.word	0x41b96d01
 8006bb4:	42a7cf5c 	.word	0x42a7cf5c
 8006bb8:	42e28d71 	.word	0x42e28d71
 8006bbc:	41b96d46 	.word	0x41b96d46
 8006bc0:	42b33cee 	.word	0x42b33cee
 8006bc4:	42e28dbd 	.word	0x42e28dbd
 8006bc8:	41b96def 	.word	0x41b96def
 8006bcc:	42bf4d50 	.word	0x42bf4d50
 8006bd0:	42e28e17 	.word	0x42e28e17
 8006bd4:	41b96d16 	.word	0x41b96d16
 8006bd8:	42c3fdf4 	.word	0x42c3fdf4
 8006bdc:	42e28e7f 	.word	0x42e28e7f
 8006be0:	41b96d28 	.word	0x41b96d28
 8006be4:	43036ccd 	.word	0x43036ccd
 8006be8:	42e28f02 	.word	0x42e28f02
 8006bec:	41b96d79 	.word	0x41b96d79

08006bf0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_>:
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      _GLIBCXX20_CONSTEXPR
      void
      push_back(const value_type& __x)
 8006bf0:	b590      	push	{r4, r7, lr}
 8006bf2:	b089      	sub	sp, #36	@ 0x24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d026      	beq.n	8006c54 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_+0x64>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	61fa      	str	r2, [r7, #28]
 8006c0e:	61bb      	str	r3, [r7, #24]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8006c14:	6978      	ldr	r0, [r7, #20]
 8006c16:	f000 f935 	bl	8006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	613b      	str	r3, [r7, #16]
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	200c      	movs	r0, #12
 8006c2c:	f7ff fd8c 	bl	8006748 <_ZnwjPv>
 8006c30:	4604      	mov	r4, r0
 8006c32:	68b8      	ldr	r0, [r7, #8]
 8006c34:	f000 f926 	bl	8006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	4623      	mov	r3, r4
 8006c3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8006c3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006c42:	bf00      	nop
	}
 8006c44:	bf00      	nop
				     __x);
	    ++this->_M_impl._M_finish;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f103 020c 	add.w	r2, r3, #12
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 8006c52:	e008      	b.n	8006c66 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_+0x76>
	  _M_realloc_insert(end(), __x);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f80a 	bl	8006c6e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE3endEv>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 f82b 	bl	8006cbc <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_>
      }
 8006c66:	bf00      	nop
 8006c68:	3724      	adds	r7, #36	@ 0x24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd90      	pop	{r4, r7, pc}

08006c6e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b084      	sub	sp, #16
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	1d1a      	adds	r2, r3, #4
 8006c7a:	f107 030c 	add.w	r3, r7, #12
 8006c7e:	4611      	mov	r1, r2
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 f90a 	bl	8006e9a <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8006c96:	4618      	mov	r0, r3
 8006c98:	f000 f805 	bl	8006ca6 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8006c9c:	4603      	mov	r3, r0
      }
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3708      	adds	r7, #8
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8006cae:	2301      	movs	r3, #1
      }
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8006cbc:	b5b0      	push	{r4, r5, r7, lr}
 8006cbe:	b094      	sub	sp, #80	@ 0x50
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8006cc8:	4a6c      	ldr	r2, [pc, #432]	@ (8006e7c <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x1c0>)
 8006cca:	2101      	movs	r1, #1
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f000 f8f4 	bl	8006eba <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc>
 8006cd2:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f931 	bl	8006f48 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE5beginEv>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	613b      	str	r3, [r7, #16]
 8006cea:	f107 0210 	add.w	r2, r7, #16
 8006cee:	f107 0308 	add.w	r3, r7, #8
 8006cf2:	4611      	mov	r1, r2
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f000 f937 	bl	8006f68 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 f94a 	bl	8006f9c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj>
 8006d08:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8006d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8006d0e:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8006d10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d12:	4613      	mov	r3, r2
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	4413      	add	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 8006d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1e:	189c      	adds	r4, r3, r2
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f8af 	bl	8006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8006d26:	4603      	mov	r3, r0
 8006d28:	637d      	str	r5, [r7, #52]	@ 0x34
 8006d2a:	633c      	str	r4, [r7, #48]	@ 0x30
 8006d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8006d2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d30:	f000 f8a8 	bl	8006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8006d34:	4602      	mov	r2, r0
 8006d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d3e:	623a      	str	r2, [r7, #32]
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	4619      	mov	r1, r3
 8006d44:	200c      	movs	r0, #12
 8006d46:	f7ff fcff 	bl	8006748 <_ZnwjPv>
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	6a38      	ldr	r0, [r7, #32]
 8006d4e:	f000 f899 	bl	8006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8006d52:	4602      	mov	r2, r0
 8006d54:	4623      	mov	r3, r4
 8006d56:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006d5c:	bf00      	nop
	}
 8006d5e:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8006d60:	2300      	movs	r3, #0
 8006d62:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8006d64:	f7ff ff94 	bl	8006c90 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d027      	beq.n	8006dbe <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x102>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8006d6e:	f107 0308 	add.w	r3, r7, #8
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 f93f 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff fcac 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8006d84:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8006d86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d88:	4621      	mov	r1, r4
 8006d8a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8006d8c:	f000 f91f 	bl	8006fce <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>
 8006d90:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8006d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d94:	330c      	adds	r3, #12
 8006d96:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8006d98:	f107 0308 	add.w	r3, r7, #8
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f000 f92a 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006da2:	4603      	mov	r3, r0
 8006da4:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f7ff fc97 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8006dae:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8006db0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006db2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006db4:	4620      	mov	r0, r4
 8006db6:	f000 f90a 	bl	8006fce <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>
 8006dba:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8006dbc:	e026      	b.n	8006e0c <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x150>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8006dbe:	f107 0308 	add.w	r3, r7, #8
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 f917 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fc84 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8006dd4:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8006dd6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006dd8:	4621      	mov	r1, r4
 8006dda:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8006ddc:	f000 f916 	bl	800700c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 8006de0:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8006de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006de4:	330c      	adds	r3, #12
 8006de6:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8006de8:	f107 0308 	add.w	r3, r7, #8
 8006dec:	4618      	mov	r0, r3
 8006dee:	f000 f902 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006df2:	4603      	mov	r3, r0
 8006df4:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7ff fc6f 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8006dfe:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8006e00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 f901 	bl	800700c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 8006e0a:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8006e0c:	f7ff ff40 	bl	8006c90 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>
 8006e10:	4603      	mov	r3, r0
 8006e12:	f083 0301 	eor.w	r3, r3, #1
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00e      	beq.n	8006e3a <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x17e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7ff fc5c 	bl	80066dc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8006e24:	4602      	mov	r2, r0
 8006e26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e28:	61fb      	str	r3, [r7, #28]
 8006e2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e2c:	61bb      	str	r3, [r7, #24]
 8006e2e:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 8006e30:	69b9      	ldr	r1, [r7, #24]
 8006e32:	69f8      	ldr	r0, [r7, #28]
 8006e34:	f7ff fc5d 	bl	80066f2 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>
    }
 8006e38:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8006e3a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	689a      	ldr	r2, [r3, #8]
 8006e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	109b      	asrs	r3, r3, #2
 8006e46:	4a0e      	ldr	r2, [pc, #56]	@ (8006e80 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x1c4>)
 8006e48:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e50:	f7ff fc2b 	bl	80066aa <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>
      this->_M_impl._M_start = __new_start;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e58:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e5e:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8006e60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e62:	4613      	mov	r3, r2
 8006e64:	005b      	lsls	r3, r3, #1
 8006e66:	4413      	add	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e6e:	441a      	add	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	609a      	str	r2, [r3, #8]
    }
 8006e74:	bf00      	nop
 8006e76:	3750      	adds	r7, #80	@ 0x50
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bdb0      	pop	{r4, r5, r7, pc}
 8006e7c:	0801b244 	.word	0x0801b244
 8006e80:	aaaaaaab 	.word	0xaaaaaaab

08006e84 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	370c      	adds	r7, #12
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr

08006e9a <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8006e9a:	b480      	push	{r7}
 8006e9c:	b083      	sub	sp, #12
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
 8006ea2:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8006eba:	b590      	push	{r4, r7, lr}
 8006ebc:	b087      	sub	sp, #28
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	60f8      	str	r0, [r7, #12]
 8006ec2:	60b9      	str	r1, [r7, #8]
 8006ec4:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 f8cd 	bl	8007066 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 8006ecc:	4604      	mov	r4, r0
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f7ff fbb6 	bl	8006640 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	1ae2      	subs	r2, r4, r3
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	bf34      	ite	cc
 8006ede:	2301      	movcc	r3, #1
 8006ee0:	2300      	movcs	r3, #0
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f00e fd9e 	bl	8015a2a <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7ff fba6 	bl	8006640 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f7ff fba2 	bl	8006640 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8006efc:	4603      	mov	r3, r0
 8006efe:	613b      	str	r3, [r7, #16]
 8006f00:	f107 0208 	add.w	r2, r7, #8
 8006f04:	f107 0310 	add.w	r3, r7, #16
 8006f08:	4611      	mov	r1, r2
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f000 f8bc 	bl	8007088 <_ZSt3maxIjERKT_S2_S2_>
 8006f10:	4603      	mov	r3, r0
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4423      	add	r3, r4
 8006f16:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f7ff fb91 	bl	8006640 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d306      	bcc.n	8006f34 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x7a>
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 f89d 	bl	8007066 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d904      	bls.n	8006f3e <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x84>
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 f896 	bl	8007066 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	e000      	b.n	8006f40 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x86>
 8006f3e:	697b      	ldr	r3, [r7, #20]
      }
 8006f40:	4618      	mov	r0, r3
 8006f42:	371c      	adds	r7, #28
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd90      	pop	{r4, r7, pc}

08006f48 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	f107 030c 	add.w	r3, r7, #12
 8006f56:	4611      	mov	r1, r2
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff ff9e 	bl	8006e9a <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8006f68:	b590      	push	{r4, r7, lr}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f83f 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	681c      	ldr	r4, [r3, #0]
 8006f7c:	6838      	ldr	r0, [r7, #0]
 8006f7e:	f000 f83a 	bl	8006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8006f82:	4603      	mov	r3, r0
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	1ae3      	subs	r3, r4, r3
 8006f88:	109b      	asrs	r3, r3, #2
 8006f8a:	4a03      	ldr	r2, [pc, #12]	@ (8006f98 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_+0x30>)
 8006f8c:	fb02 f303 	mul.w	r3, r2, r3
 8006f90:	4618      	mov	r0, r3
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd90      	pop	{r4, r7, pc}
 8006f98:	aaaaaaab 	.word	0xaaaaaaab

08006f9c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00b      	beq.n	8006fc4 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj+0x28>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	60fb      	str	r3, [r7, #12]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 f8d7 	bl	800716c <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	bf00      	nop
 8006fc2:	e000      	b.n	8006fc6 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj+0x2a>
 8006fc4:	2300      	movs	r3, #0
      }
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8006fce:	b590      	push	{r4, r7, lr}
 8006fd0:	b087      	sub	sp, #28
 8006fd2:	af02      	add	r7, sp, #8
 8006fd4:	60f8      	str	r0, [r7, #12]
 8006fd6:	60b9      	str	r1, [r7, #8]
 8006fd8:	607a      	str	r2, [r7, #4]
 8006fda:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8006fdc:	f88d 4000 	strb.w	r4, [sp]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	68b9      	ldr	r1, [r7, #8]
 8006fe6:	68f8      	ldr	r0, [r7, #12]
 8006fe8:	f000 f862 	bl	80070b0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE14_S_do_relocateEPS0_S3_S3_RS1_St17integral_constantIbLb1EE>
 8006fec:	4603      	mov	r3, r0
      }
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3714      	adds	r7, #20
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd90      	pop	{r4, r7, pc}

08006ff6 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4618      	mov	r0, r3
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800700c:	b590      	push	{r4, r7, lr}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f000 f85a 	bl	80070d4 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>
 8007020:	4604      	mov	r4, r0
 8007022:	68b8      	ldr	r0, [r7, #8]
 8007024:	f000 f856 	bl	80070d4 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>
 8007028:	4601      	mov	r1, r0
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	4620      	mov	r0, r4
 8007030:	f000 f85f 	bl	80070f2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIP14RawCoordinatesES2_S1_ET0_T_S5_S4_RSaIT1_E>
 8007034:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8007036:	4618      	mov	r0, r3
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	bd90      	pop	{r4, r7, pc}

0800703e <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 800703e:	b480      	push	{r7}
 8007040:	b083      	sub	sp, #12
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	429a      	cmp	r2, r3
 8007052:	d201      	bcs.n	8007058 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	e000      	b.n	800705a <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8007058:	687b      	ldr	r3, [r7, #4]
    }
 800705a:	4618      	mov	r0, r3
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8007066:	b580      	push	{r7, lr}
 8007068:	b082      	sub	sp, #8
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4618      	mov	r0, r3
 8007072:	f000 f86f 	bl	8007154 <_ZNKSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8007076:	4603      	mov	r3, r0
 8007078:	4618      	mov	r0, r3
 800707a:	f000 f84b 	bl	8007114 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_>
 800707e:	4603      	mov	r3, r0
 8007080:	4618      	mov	r0, r3
 8007082:	3708      	adds	r7, #8
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d201      	bcs.n	80070a2 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	e000      	b.n	80070a4 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80070a2:	687b      	ldr	r3, [r7, #4]
    }
 80070a4:	4618      	mov	r0, r3
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE14_S_do_relocateEPS0_S3_S3_RS1_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 f881 	bl	80071cc <_ZSt12__relocate_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 80070ca:	4603      	mov	r3, r0
      }
 80070cc:	4618      	mov	r0, r3
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80070dc:	f107 030c 	add.w	r3, r7, #12
 80070e0:	6879      	ldr	r1, [r7, #4]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 f88f 	bl	8007206 <_ZNSt13move_iteratorIP14RawCoordinatesEC1ES1_>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	4618      	mov	r0, r3
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIP14RawCoordinatesES2_S1_ET0_T_S5_S4_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b084      	sub	sp, #16
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	607a      	str	r2, [r7, #4]
 80070fe:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f000 f890 	bl	800722a <_ZSt18uninitialized_copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>
 800710a:	4603      	mov	r3, r0
    }
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8007114:	b580      	push	{r7, lr}
 8007116:	b088      	sub	sp, #32
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 800711c:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_+0x3c>)
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	61fb      	str	r3, [r7, #28]
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	61bb      	str	r3, [r7, #24]
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800712c:	4b08      	ldr	r3, [pc, #32]	@ (8007150 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_+0x3c>)
      { return _M_max_size(); }
 800712e:	bf00      	nop
	return __a.max_size();
 8007130:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8007132:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8007134:	f107 020c 	add.w	r2, r7, #12
 8007138:	f107 0310 	add.w	r3, r7, #16
 800713c:	4611      	mov	r1, r2
 800713e:	4618      	mov	r0, r3
 8007140:	f7ff ff7d 	bl	800703e <_ZSt3minIjERKT_S2_S2_>
 8007144:	4603      	mov	r3, r0
 8007146:	681b      	ldr	r3, [r3, #0]
      }
 8007148:	4618      	mov	r0, r3
 800714a:	3720      	adds	r7, #32
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	0aaaaaaa 	.word	0x0aaaaaaa

08007154 <_ZNKSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4618      	mov	r0, r3
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
	...

0800716c <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800717c:	4a11      	ldr	r2, [pc, #68]	@ (80071c4 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x58>)
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	4293      	cmp	r3, r2
 8007182:	bf8c      	ite	hi
 8007184:	2301      	movhi	r3, #1
 8007186:	2300      	movls	r3, #0
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	bf14      	ite	ne
 800718e:	2301      	movne	r3, #1
 8007190:	2300      	moveq	r3, #0
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b00      	cmp	r3, #0
 8007196:	d007      	beq.n	80071a8 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	4a0b      	ldr	r2, [pc, #44]	@ (80071c8 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x5c>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d901      	bls.n	80071a4 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 80071a0:	f00e fc40 	bl	8015a24 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80071a4:	f00e fc3b 	bl	8015a1e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	4613      	mov	r3, r2
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4618      	mov	r0, r3
 80071b4:	f00e fc22 	bl	80159fc <_Znwj>
 80071b8:	4603      	mov	r3, r0
      }
 80071ba:	4618      	mov	r0, r3
 80071bc:	3718      	adds	r7, #24
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	0aaaaaaa 	.word	0x0aaaaaaa
 80071c8:	15555555 	.word	0x15555555

080071cc <_ZSt12__relocate_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80071cc:	b5b0      	push	{r4, r5, r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
 80071d8:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f000 f839 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 80071e0:	4604      	mov	r4, r0
 80071e2:	68b8      	ldr	r0, [r7, #8]
 80071e4:	f000 f835 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 80071e8:	4605      	mov	r5, r0
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 f831 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 80071f0:	4602      	mov	r2, r0
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	4629      	mov	r1, r5
 80071f6:	4620      	mov	r0, r4
 80071f8:	f000 f836 	bl	8007268 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E>
 80071fc:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bdb0      	pop	{r4, r5, r7, pc}

08007206 <_ZNSt13move_iteratorIP14RawCoordinatesEC1ES1_>:
      move_iterator(iterator_type __i)
 8007206:	b580      	push	{r7, lr}
 8007208:	b082      	sub	sp, #8
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
 800720e:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8007210:	463b      	mov	r3, r7
 8007212:	4618      	mov	r0, r3
 8007214:	f000 f852 	bl	80072bc <_ZSt4moveIRP14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS4_>
 8007218:	4603      	mov	r3, r0
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4618      	mov	r0, r3
 8007224:	3708      	adds	r7, #8
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <_ZSt18uninitialized_copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800722a:	b580      	push	{r7, lr}
 800722c:	b086      	sub	sp, #24
 800722e:	af00      	add	r7, sp, #0
 8007230:	60f8      	str	r0, [r7, #12]
 8007232:	60b9      	str	r1, [r7, #8]
 8007234:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8007236:	2301      	movs	r3, #1
 8007238:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 800723a:	2301      	movs	r3, #1
 800723c:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	68b9      	ldr	r1, [r7, #8]
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f000 f845 	bl	80072d2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP14RawCoordinatesES4_EET0_T_S7_S6_>
 8007248:	4603      	mov	r3, r0
    }
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8007252:	b480      	push	{r7}
 8007254:	b083      	sub	sp, #12
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4618      	mov	r0, r3
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	109b      	asrs	r3, r3, #2
 800727e:	4a0e      	ldr	r2, [pc, #56]	@ (80072b8 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E+0x50>)
 8007280:	fb02 f303 	mul.w	r3, r2, r3
 8007284:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	2b00      	cmp	r3, #0
 800728a:	dd09      	ble.n	80072a0 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E+0x38>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	4613      	mov	r3, r2
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	4413      	add	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	461a      	mov	r2, r3
 8007298:	68f9      	ldr	r1, [r7, #12]
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f010 fba2 	bl	80179e4 <memmove>
      return __result + __count;
 80072a0:	697a      	ldr	r2, [r7, #20]
 80072a2:	4613      	mov	r3, r2
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	4413      	add	r3, r2
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	461a      	mov	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4413      	add	r3, r2
    }
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	aaaaaaab 	.word	0xaaaaaaab

080072bc <_ZSt4moveIRP14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4618      	mov	r0, r3
 80072c8:	370c      	adds	r7, #12
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP14RawCoordinatesES4_EET0_T_S7_S6_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80072d2:	b580      	push	{r7, lr}
 80072d4:	b084      	sub	sp, #16
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	60f8      	str	r0, [r7, #12]
 80072da:	60b9      	str	r1, [r7, #8]
 80072dc:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	68b9      	ldr	r1, [r7, #8]
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f000 f805 	bl	80072f2 <_ZSt4copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>
 80072e8:	4603      	mov	r3, r0
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <_ZSt4copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80072f2:	b590      	push	{r4, r7, lr}
 80072f4:	b085      	sub	sp, #20
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	60f8      	str	r0, [r7, #12]
 80072fa:	60b9      	str	r1, [r7, #8]
 80072fc:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f80f 	bl	8007322 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8007304:	4604      	mov	r4, r0
 8007306:	68b8      	ldr	r0, [r7, #8]
 8007308:	f000 f80b 	bl	8007322 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800730c:	4603      	mov	r3, r0
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	4619      	mov	r1, r3
 8007312:	4620      	mov	r0, r4
 8007314:	f000 f816 	bl	8007344 <_ZSt13__copy_move_aILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 8007318:	4603      	mov	r3, r0
    }
 800731a:	4618      	mov	r0, r3
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	bd90      	pop	{r4, r7, pc}

08007322 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8007322:	b580      	push	{r7, lr}
 8007324:	b082      	sub	sp, #8
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 800732a:	1d3b      	adds	r3, r7, #4
 800732c:	4618      	mov	r0, r3
 800732e:	f000 f82c 	bl	800738a <_ZNKSt13move_iteratorIP14RawCoordinatesE4baseEv>
 8007332:	4603      	mov	r3, r0
 8007334:	4618      	mov	r0, r3
 8007336:	f000 f834 	bl	80073a2 <_ZSt12__miter_baseIP14RawCoordinatesET_S2_>
 800733a:	4603      	mov	r3, r0
 800733c:	4618      	mov	r0, r3
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <_ZSt13__copy_move_aILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8007344:	b5b0      	push	{r4, r5, r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f7ff ff7e 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8007356:	4604      	mov	r4, r0
 8007358:	68b8      	ldr	r0, [r7, #8]
 800735a:	f7ff ff7a 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 800735e:	4605      	mov	r5, r0
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4618      	mov	r0, r3
 8007364:	f7ff ff75 	bl	8007252 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8007368:	4603      	mov	r3, r0
 800736a:	461a      	mov	r2, r3
 800736c:	4629      	mov	r1, r5
 800736e:	4620      	mov	r0, r4
 8007370:	f000 f822 	bl	80073b8 <_ZSt14__copy_move_a1ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 8007374:	4602      	mov	r2, r0
 8007376:	1d3b      	adds	r3, r7, #4
 8007378:	4611      	mov	r1, r2
 800737a:	4618      	mov	r0, r3
 800737c:	f000 f82c 	bl	80073d8 <_ZSt12__niter_wrapIP14RawCoordinatesET_RKS2_S2_>
 8007380:	4603      	mov	r3, r0
    }
 8007382:	4618      	mov	r0, r3
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bdb0      	pop	{r4, r5, r7, pc}

0800738a <_ZNKSt13move_iteratorIP14RawCoordinatesE4baseEv>:
      base() const
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <_ZSt12__miter_baseIP14RawCoordinatesET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
    { return __it; }
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4618      	mov	r0, r3
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <_ZSt14__copy_move_a1ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	68b9      	ldr	r1, [r7, #8]
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 f811 	bl	80073f0 <_ZSt14__copy_move_a2ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 80073ce:	4603      	mov	r3, r0
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <_ZSt12__niter_wrapIP14RawCoordinatesET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
    { return __res; }
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	4618      	mov	r0, r3
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <_ZSt14__copy_move_a2ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f805 	bl	8007410 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_>
 8007406:	4603      	mov	r3, r0
    }
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8007410:	b580      	push	{r7, lr}
 8007412:	b086      	sub	sp, #24
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	109b      	asrs	r3, r3, #2
 8007424:	4a14      	ldr	r2, [pc, #80]	@ (8007478 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x68>)
 8007426:	fb02 f303 	mul.w	r3, r2, r3
 800742a:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	2b01      	cmp	r3, #1
 8007430:	bfcc      	ite	gt
 8007432:	2301      	movgt	r3, #1
 8007434:	2300      	movle	r3, #0
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00a      	beq.n	8007452 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x42>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	4613      	mov	r3, r2
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	4413      	add	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	461a      	mov	r2, r3
 8007448:	68f9      	ldr	r1, [r7, #12]
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f010 faca 	bl	80179e4 <memmove>
 8007450:	e006      	b.n	8007460 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x50>
	  else if (_Num == 1)
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d103      	bne.n	8007460 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x50>
	      __assign_one(__result, __first);
 8007458:	68f9      	ldr	r1, [r7, #12]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f80e 	bl	800747c <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneI14RawCoordinatesS3_EEvPT_PT0_>
	  return __result + _Num;
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	4613      	mov	r3, r2
 8007464:	005b      	lsls	r3, r3, #1
 8007466:	4413      	add	r3, r2
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	461a      	mov	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4413      	add	r3, r2
	}
 8007470:	4618      	mov	r0, r3
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	aaaaaaab 	.word	0xaaaaaaab

0800747c <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneI14RawCoordinatesS3_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8007486:	6838      	ldr	r0, [r7, #0]
 8007488:	f000 f809 	bl	800749e <_ZSt4moveIR14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS3_>
 800748c:	4602      	mov	r2, r0
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	ca07      	ldmia	r2, {r0, r1, r2}
 8007492:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007496:	bf00      	nop
 8007498:	3708      	adds	r7, #8
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <_ZSt4moveIR14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800749e:	b480      	push	{r7}
 80074a0:	b083      	sub	sp, #12
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4618      	mov	r0, r3
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <_Z41__static_initialization_and_destruction_0v>:
        if (deltaDistance >= gpsDistance) {
            gpsCoordinate.current_latitude = info->latitude;
            gpsCoordinate.current_longitude = info->longitude;
        }
    }*/
}
 80074b4:	b580      	push	{r7, lr}
 80074b6:	af00      	add	r7, sp, #0
static std::vector<RawCoordinates> TestCoordinate;
 80074b8:	4803      	ldr	r0, [pc, #12]	@ (80074c8 <_Z41__static_initialization_and_destruction_0v+0x14>)
 80074ba:	f7ff f867 	bl	800658c <_ZNSt6vectorI14RawCoordinatesSaIS0_EEC1Ev>
} _testInit;
 80074be:	4803      	ldr	r0, [pc, #12]	@ (80074cc <_Z41__static_initialization_and_destruction_0v+0x18>)
 80074c0:	f7ff f96a 	bl	8006798 <_ZN18TestCoordinateInitC1Ev>
}
 80074c4:	bf00      	nop
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	200049cc 	.word	0x200049cc
 80074cc:	200049d8 	.word	0x200049d8

080074d0 <_Z41__static_initialization_and_destruction_1v>:
 80074d0:	b580      	push	{r7, lr}
 80074d2:	af00      	add	r7, sp, #0
static std::vector<RawCoordinates> TestCoordinate;
 80074d4:	4802      	ldr	r0, [pc, #8]	@ (80074e0 <_Z41__static_initialization_and_destruction_1v+0x10>)
 80074d6:	f7ff f895 	bl	8006604 <_ZNSt6vectorI14RawCoordinatesSaIS0_EED1Ev>
}
 80074da:	bf00      	nop
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	200049cc 	.word	0x200049cc

080074e4 <_GLOBAL__sub_I__ZN4Page13TemplateModel7GetDataEv>:
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	f7ff ffe4 	bl	80074b4 <_Z41__static_initialization_and_destruction_0v>
 80074ec:	bd80      	pop	{r7, pc}

080074ee <_GLOBAL__sub_D__ZN4Page13TemplateModel7GetDataEv>:
 80074ee:	b580      	push	{r7, lr}
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	f7ff ffed 	bl	80074d0 <_Z41__static_initialization_and_destruction_1v>
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	60fb      	str	r3, [r7, #12]
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f898 	bl	800763a <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEED1Ev>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>:
      _Vector_base() = default;
 8007514:	b580      	push	{r7, lr}
 8007516:	b082      	sub	sp, #8
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4618      	mov	r0, r3
 8007520:	f000 f82f 	bl	8007582 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implC1Ev>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4618      	mov	r0, r3
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>:
      vector() = default;
 800752e:	b580      	push	{r7, lr}
 8007530:	b082      	sub	sp, #8
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff ffeb 	bl	8007514 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4618      	mov	r0, r3
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <_ZN15ResourceManagerC1Ev>:

#define RES_LOG_INFO  LV_LOG_INFO
#define RES_LOG_WARN  LV_LOG_WARN
#define RES_LOG_ERROR LV_LOG_ERROR

ResourceManager::ResourceManager()
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff ffeb 	bl	800752e <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>
{
    DefaultPtr = nullptr;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	60da      	str	r2, [r3, #12]
}
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4618      	mov	r0, r3
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <_ZN15ResourceManagerD1Ev>:

ResourceManager::~ResourceManager()
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
{
}
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4618      	mov	r0, r3
 8007574:	f000 f82f 	bl	80075d6 <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4618      	mov	r0, r3
 800757c:	3708      	adds	r7, #8
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}

08007582 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8007582:	b580      	push	{r7, lr}
 8007584:	b084      	sub	sp, #16
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	60fb      	str	r3, [r7, #12]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4618      	mov	r0, r3
 8007596:	f000 f83c 	bl	8007612 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689a      	ldr	r2, [r3, #8]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 80075bc:	461a      	mov	r2, r3
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f846 	bl	8007650 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j>
      }
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7ff ff96 	bl	80074f8 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implD1Ev>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4618      	mov	r0, r3
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80075d6:	b5b0      	push	{r4, r5, r7, lr}
 80075d8:	b086      	sub	sp, #24
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681d      	ldr	r5, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 f84a 	bl	8007682 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE19_M_get_Tp_allocatorEv>
 80075ee:	4603      	mov	r3, r0
 80075f0:	617d      	str	r5, [r7, #20]
 80075f2:	613c      	str	r4, [r7, #16]
 80075f4:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 80075f6:	6939      	ldr	r1, [r7, #16]
 80075f8:	6978      	ldr	r0, [r7, #20]
 80075fa:	f000 f84d 	bl	8007698 <_ZSt8_DestroyIPN15ResourceManager12ResourceNodeEEvT_S3_>
    }
 80075fe:	bf00      	nop
      }
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff ffce 	bl	80075a4 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4618      	mov	r0, r3
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bdb0      	pop	{r4, r5, r7, pc}

08007612 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	605a      	str	r2, [r3, #4]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	609a      	str	r2, [r3, #8]
	{ }
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4618      	mov	r0, r3
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr

0800763a <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800763a:	b480      	push	{r7}
 800763c:	b083      	sub	sp, #12
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4618      	mov	r0, r3
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8007650:	b580      	push	{r7, lr}
 8007652:	b088      	sub	sp, #32
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
	if (__p)
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00b      	beq.n	800767a <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	61fb      	str	r3, [r7, #28]
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	61bb      	str	r3, [r7, #24]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	69b9      	ldr	r1, [r7, #24]
 8007672:	69f8      	ldr	r0, [r7, #28]
 8007674:	f000 f81d 	bl	80076b2 <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEE10deallocateEPS1_j>
 8007678:	bf00      	nop
      }
 800767a:	bf00      	nop
 800767c:	3720      	adds	r7, #32
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4618      	mov	r0, r3
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <_ZSt8_DestroyIPN15ResourceManager12ResourceNodeEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80076a2:	6839      	ldr	r1, [r7, #0]
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 f814 	bl	80076d2 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN15ResourceManager12ResourceNodeEEEvT_S5_>
    }
 80076aa:	bf00      	nop
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b084      	sub	sp, #16
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	60f8      	str	r0, [r7, #12]
 80076ba:	60b9      	str	r1, [r7, #8]
 80076bc:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	00db      	lsls	r3, r3, #3
 80076c2:	4619      	mov	r1, r3
 80076c4:	68b8      	ldr	r0, [r7, #8]
 80076c6:	f00e f997 	bl	80159f8 <_ZdlPvj>
      }
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN15ResourceManager12ResourceNodeEEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80076d2:	b480      	push	{r7}
 80076d4:	b083      	sub	sp, #12
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
 80076da:	6039      	str	r1, [r7, #0]
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <_Z41__static_initialization_and_destruction_0v>:
    return (lv_font_t*)Font_.GetResource(name);
}
const void* ResourcePool::GetImage(const char* name)
{
    return Image_.GetResource(name);
}
 80076e8:	b580      	push	{r7, lr}
 80076ea:	af00      	add	r7, sp, #0
static ResourceManager Font_;
 80076ec:	4803      	ldr	r0, [pc, #12]	@ (80076fc <_Z41__static_initialization_and_destruction_0v+0x14>)
 80076ee:	f7ff ff2b 	bl	8007548 <_ZN15ResourceManagerC1Ev>
static ResourceManager Image_;
 80076f2:	4803      	ldr	r0, [pc, #12]	@ (8007700 <_Z41__static_initialization_and_destruction_0v+0x18>)
 80076f4:	f7ff ff28 	bl	8007548 <_ZN15ResourceManagerC1Ev>
}
 80076f8:	bf00      	nop
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	200049dc 	.word	0x200049dc
 8007700:	200049ec 	.word	0x200049ec

08007704 <_Z41__static_initialization_and_destruction_1v>:
 8007704:	b580      	push	{r7, lr}
 8007706:	af00      	add	r7, sp, #0
static ResourceManager Image_;
 8007708:	4803      	ldr	r0, [pc, #12]	@ (8007718 <_Z41__static_initialization_and_destruction_1v+0x14>)
 800770a:	f7ff ff2d 	bl	8007568 <_ZN15ResourceManagerD1Ev>
static ResourceManager Font_;
 800770e:	4803      	ldr	r0, [pc, #12]	@ (800771c <_Z41__static_initialization_and_destruction_1v+0x18>)
 8007710:	f7ff ff2a 	bl	8007568 <_ZN15ResourceManagerD1Ev>
}
 8007714:	bf00      	nop
 8007716:	bd80      	pop	{r7, pc}
 8007718:	200049ec 	.word	0x200049ec
 800771c:	200049dc 	.word	0x200049dc

08007720 <_GLOBAL__sub_I__ZN12ResourcePool4InitEv>:
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0
 8007724:	f7ff ffe0 	bl	80076e8 <_Z41__static_initialization_and_destruction_0v>
 8007728:	bd80      	pop	{r7, pc}

0800772a <_GLOBAL__sub_D__ZN12ResourcePool4InitEv>:
 800772a:	b580      	push	{r7, lr}
 800772c:	af00      	add	r7, sp, #0
 800772e:	f7ff ffe9 	bl	8007704 <_Z41__static_initialization_and_destruction_1v>
 8007732:	bd80      	pop	{r7, pc}

08007734 <Encoder_Rotate_IRQHandler>:
	
}

//
void Encoder_Rotate_IRQHandler()
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
	if(!EncoderEnable || EncoderDiffDisable)
 800773a:	4b11      	ldr	r3, [pc, #68]	@ (8007780 <Encoder_Rotate_IRQHandler+0x4c>)
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	f083 0301 	eor.w	r3, r3, #1
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b00      	cmp	r3, #0
 8007746:	d116      	bne.n	8007776 <Encoder_Rotate_IRQHandler+0x42>
 8007748:	4b0e      	ldr	r3, [pc, #56]	@ (8007784 <Encoder_Rotate_IRQHandler+0x50>)
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d112      	bne.n	8007776 <Encoder_Rotate_IRQHandler+0x42>
    {
        return;
    }
    int dir = (HAL_GPIO_ReadPin(EC_B_GPIO_Port,EC_B_Pin) == GPIO_PIN_RESET ? -1 : +1);
 8007750:	2180      	movs	r1, #128	@ 0x80
 8007752:	480d      	ldr	r0, [pc, #52]	@ (8007788 <Encoder_Rotate_IRQHandler+0x54>)
 8007754:	f000 ff86 	bl	8008664 <HAL_GPIO_ReadPin>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d102      	bne.n	8007764 <Encoder_Rotate_IRQHandler+0x30>
 800775e:	f04f 33ff 	mov.w	r3, #4294967295
 8007762:	e000      	b.n	8007766 <Encoder_Rotate_IRQHandler+0x32>
 8007764:	2301      	movs	r3, #1
 8007766:	607b      	str	r3, [r7, #4]
    EncoderDiff += dir;
 8007768:	4b08      	ldr	r3, [pc, #32]	@ (800778c <Encoder_Rotate_IRQHandler+0x58>)
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4413      	add	r3, r2
 8007770:	4a06      	ldr	r2, [pc, #24]	@ (800778c <Encoder_Rotate_IRQHandler+0x58>)
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	e000      	b.n	8007778 <Encoder_Rotate_IRQHandler+0x44>
        return;
 8007776:	bf00      	nop
}	
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20000004 	.word	0x20000004
 8007784:	20004a00 	.word	0x20004a00
 8007788:	40020400 	.word	0x40020400
 800778c:	200049fc 	.word	0x200049fc

08007790 <Encoder_Press_IRQHandler>:

//
void Encoder_Press_IRQHandler()
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
	uint32_t current_time = HAL_GetTick();  // 
 8007796:	f000 f8d1 	bl	800793c <HAL_GetTick>
 800779a:	60f8      	str	r0, [r7, #12]
    uint16_t pin_level = HAL_GPIO_ReadPin(EC_KEY_GPIO_Port,EC_KEY_Pin);  // 
 800779c:	2108      	movs	r1, #8
 800779e:	4826      	ldr	r0, [pc, #152]	@ (8007838 <Encoder_Press_IRQHandler+0xa8>)
 80077a0:	f000 ff60 	bl	8008664 <HAL_GPIO_ReadPin>
 80077a4:	4603      	mov	r3, r0
 80077a6:	817b      	strh	r3, [r7, #10]

    // 1. 20ms

    if (current_time - last_irq_time < DEBOUNCE_MS) {
 80077a8:	4b24      	ldr	r3, [pc, #144]	@ (800783c <Encoder_Press_IRQHandler+0xac>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	2b13      	cmp	r3, #19
 80077b2:	d803      	bhi.n	80077bc <Encoder_Press_IRQHandler+0x2c>
        last_irq_time = current_time;
 80077b4:	4a21      	ldr	r2, [pc, #132]	@ (800783c <Encoder_Press_IRQHandler+0xac>)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6013      	str	r3, [r2, #0]
        return;
 80077ba:	e03a      	b.n	8007832 <Encoder_Press_IRQHandler+0xa2>
    }
    last_irq_time = current_time;  // 
 80077bc:	4a1f      	ldr	r2, [pc, #124]	@ (800783c <Encoder_Press_IRQHandler+0xac>)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6013      	str	r3, [r2, #0]


    // 2. 
    if (pin_level == GPIO_PIN_RESET && !is_pressed) {
 80077c2:	897b      	ldrh	r3, [r7, #10]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d10e      	bne.n	80077e6 <Encoder_Press_IRQHandler+0x56>
 80077c8:	4b1d      	ldr	r3, [pc, #116]	@ (8007840 <Encoder_Press_IRQHandler+0xb0>)
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	f083 0301 	eor.w	r3, r3, #1
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d006      	beq.n	80077e6 <Encoder_Press_IRQHandler+0x56>
        is_pressed = true;                  // 
 80077d8:	4b19      	ldr	r3, [pc, #100]	@ (8007840 <Encoder_Press_IRQHandler+0xb0>)
 80077da:	2201      	movs	r2, #1
 80077dc:	701a      	strb	r2, [r3, #0]
        press_start_time = current_time;    // 
 80077de:	4a19      	ldr	r2, [pc, #100]	@ (8007844 <Encoder_Press_IRQHandler+0xb4>)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	e025      	b.n	8007832 <Encoder_Press_IRQHandler+0xa2>
    }

    // 3. 
    else if (pin_level == GPIO_PIN_SET && is_pressed) {
 80077e6:	897b      	ldrh	r3, [r7, #10]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d122      	bne.n	8007832 <Encoder_Press_IRQHandler+0xa2>
 80077ec:	4b14      	ldr	r3, [pc, #80]	@ (8007840 <Encoder_Press_IRQHandler+0xb0>)
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d01d      	beq.n	8007832 <Encoder_Press_IRQHandler+0xa2>
//        is_pressed = false;                 // 
        uint32_t press_duration = current_time - press_start_time;  // 
 80077f6:	4b13      	ldr	r3, [pc, #76]	@ (8007844 <Encoder_Press_IRQHandler+0xb4>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	607b      	str	r3, [r7, #4]

        // 
        if (press_duration >= LONG_PRESS_MS) {  // 
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f241 3287 	movw	r2, #4999	@ 0x1387
 8007806:	4293      	cmp	r3, r2
 8007808:	d908      	bls.n	800781c <Encoder_Press_IRQHandler+0x8c>
            if (press_cb != NULL) {
 800780a:	4b0f      	ldr	r3, [pc, #60]	@ (8007848 <Encoder_Press_IRQHandler+0xb8>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00f      	beq.n	8007832 <Encoder_Press_IRQHandler+0xa2>
                press_cb(ENC_PRESS_LONG);
 8007812:	4b0d      	ldr	r3, [pc, #52]	@ (8007848 <Encoder_Press_IRQHandler+0xb8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2001      	movs	r0, #1
 8007818:	4798      	blx	r3
 800781a:	e00a      	b.n	8007832 <Encoder_Press_IRQHandler+0xa2>
            }
        } else if(press_duration >= DEBOUNCE_MS){  // 
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b13      	cmp	r3, #19
 8007820:	d907      	bls.n	8007832 <Encoder_Press_IRQHandler+0xa2>
            if (press_cb != NULL) {
 8007822:	4b09      	ldr	r3, [pc, #36]	@ (8007848 <Encoder_Press_IRQHandler+0xb8>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d003      	beq.n	8007832 <Encoder_Press_IRQHandler+0xa2>
                press_cb(ENC_PRESS_SHORT);
 800782a:	4b07      	ldr	r3, [pc, #28]	@ (8007848 <Encoder_Press_IRQHandler+0xb8>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2000      	movs	r0, #0
 8007830:	4798      	blx	r3
            }
        }
    }
}
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	40020400 	.word	0x40020400
 800783c:	20004a08 	.word	0x20004a08
 8007840:	20004a01 	.word	0x20004a01
 8007844:	20004a04 	.word	0x20004a04
 8007848:	20004a0c 	.word	0x20004a0c

0800784c <fat_GetFatTimeFromRTC>:
#include "SD_opera.h"

DWORD fat_GetFatTimeFromRTC() {
 800784c:	b580      	push	{r7, lr}
 800784e:	b088      	sub	sp, #32
 8007850:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) == HAL_OK) {
 8007852:	1d3b      	adds	r3, r7, #4
 8007854:	2200      	movs	r2, #0
 8007856:	4619      	mov	r1, r3
 8007858:	481c      	ldr	r0, [pc, #112]	@ (80078cc <fat_GetFatTimeFromRTC+0x80>)
 800785a:	f001 fee6 	bl	800962a <HAL_RTC_GetTime>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d12d      	bne.n	80078c0 <fat_GetFatTimeFromRTC+0x74>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8007864:	463b      	mov	r3, r7
 8007866:	2200      	movs	r2, #0
 8007868:	4619      	mov	r1, r3
 800786a:	4818      	ldr	r0, [pc, #96]	@ (80078cc <fat_GetFatTimeFromRTC+0x80>)
 800786c:	f001 ffbf 	bl	80097ee <HAL_RTC_GetDate>
		WORD date = ((2000 + sDate.Year - 1980) << 9) | (sDate.Month << 5)
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	3314      	adds	r3, #20
 8007874:	b21b      	sxth	r3, r3
 8007876:	025b      	lsls	r3, r3, #9
 8007878:	b21a      	sxth	r2, r3
 800787a:	787b      	ldrb	r3, [r7, #1]
 800787c:	b21b      	sxth	r3, r3
 800787e:	015b      	lsls	r3, r3, #5
 8007880:	b21b      	sxth	r3, r3
 8007882:	4313      	orrs	r3, r2
 8007884:	b21a      	sxth	r2, r3
				| sDate.Date;
 8007886:	78bb      	ldrb	r3, [r7, #2]
 8007888:	b21b      	sxth	r3, r3
 800788a:	4313      	orrs	r3, r2
 800788c:	b21b      	sxth	r3, r3
		WORD date = ((2000 + sDate.Year - 1980) << 9) | (sDate.Month << 5)
 800788e:	83fb      	strh	r3, [r7, #30]
		WORD time = (sTime.Hours << 11) | (sTime.Minutes << 5)
 8007890:	793b      	ldrb	r3, [r7, #4]
 8007892:	b21b      	sxth	r3, r3
 8007894:	02db      	lsls	r3, r3, #11
 8007896:	b21a      	sxth	r2, r3
 8007898:	797b      	ldrb	r3, [r7, #5]
 800789a:	b21b      	sxth	r3, r3
 800789c:	015b      	lsls	r3, r3, #5
 800789e:	b21b      	sxth	r3, r3
 80078a0:	4313      	orrs	r3, r2
 80078a2:	b21a      	sxth	r2, r3
				| (sTime.Seconds >> 1);
 80078a4:	79bb      	ldrb	r3, [r7, #6]
 80078a6:	085b      	lsrs	r3, r3, #1
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	b21b      	sxth	r3, r3
 80078ac:	4313      	orrs	r3, r2
 80078ae:	b21b      	sxth	r3, r3
		WORD time = (sTime.Hours << 11) | (sTime.Minutes << 5)
 80078b0:	83bb      	strh	r3, [r7, #28]

		DWORD fatTime = ((DWORD) date << 16) | time;
 80078b2:	8bfb      	ldrh	r3, [r7, #30]
 80078b4:	041a      	lsls	r2, r3, #16
 80078b6:	8bbb      	ldrh	r3, [r7, #28]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	61bb      	str	r3, [r7, #24]
		return fatTime;
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	e000      	b.n	80078c2 <fat_GetFatTimeFromRTC+0x76>
	} else {
		return 0;
 80078c0:	2300      	movs	r3, #0
	}
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3720      	adds	r7, #32
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	2000060c 	.word	0x2000060c

080078d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80078d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007910 <HAL_Init+0x40>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a0d      	ldr	r2, [pc, #52]	@ (8007910 <HAL_Init+0x40>)
 80078da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80078de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80078e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007910 <HAL_Init+0x40>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007910 <HAL_Init+0x40>)
 80078e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80078ec:	4b08      	ldr	r3, [pc, #32]	@ (8007910 <HAL_Init+0x40>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a07      	ldr	r2, [pc, #28]	@ (8007910 <HAL_Init+0x40>)
 80078f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80078f8:	2003      	movs	r0, #3
 80078fa:	f000 f8fc 	bl	8007af6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80078fe:	2000      	movs	r0, #0
 8007900:	f7fe f920 	bl	8005b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007904:	f7fe f8f2 	bl	8005aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	40023c00 	.word	0x40023c00

08007914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007914:	b480      	push	{r7}
 8007916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007918:	4b06      	ldr	r3, [pc, #24]	@ (8007934 <HAL_IncTick+0x20>)
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	461a      	mov	r2, r3
 800791e:	4b06      	ldr	r3, [pc, #24]	@ (8007938 <HAL_IncTick+0x24>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4413      	add	r3, r2
 8007924:	4a04      	ldr	r2, [pc, #16]	@ (8007938 <HAL_IncTick+0x24>)
 8007926:	6013      	str	r3, [r2, #0]
}
 8007928:	bf00      	nop
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	2000000c 	.word	0x2000000c
 8007938:	20004a10 	.word	0x20004a10

0800793c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800793c:	b480      	push	{r7}
 800793e:	af00      	add	r7, sp, #0
  return uwTick;
 8007940:	4b03      	ldr	r3, [pc, #12]	@ (8007950 <HAL_GetTick+0x14>)
 8007942:	681b      	ldr	r3, [r3, #0]
}
 8007944:	4618      	mov	r0, r3
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	20004a10 	.word	0x20004a10

08007954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800795c:	f7ff ffee 	bl	800793c <HAL_GetTick>
 8007960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796c:	d005      	beq.n	800797a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800796e:	4b0a      	ldr	r3, [pc, #40]	@ (8007998 <HAL_Delay+0x44>)
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	461a      	mov	r2, r3
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4413      	add	r3, r2
 8007978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800797a:	bf00      	nop
 800797c:	f7ff ffde 	bl	800793c <HAL_GetTick>
 8007980:	4602      	mov	r2, r0
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	429a      	cmp	r2, r3
 800798a:	d8f7      	bhi.n	800797c <HAL_Delay+0x28>
  {
  }
}
 800798c:	bf00      	nop
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	2000000c 	.word	0x2000000c

0800799c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f003 0307 	and.w	r3, r3, #7
 80079aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079ac:	4b0c      	ldr	r3, [pc, #48]	@ (80079e0 <__NVIC_SetPriorityGrouping+0x44>)
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80079b8:	4013      	ands	r3, r2
 80079ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80079c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80079c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80079ce:	4a04      	ldr	r2, [pc, #16]	@ (80079e0 <__NVIC_SetPriorityGrouping+0x44>)
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	60d3      	str	r3, [r2, #12]
}
 80079d4:	bf00      	nop
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	e000ed00 	.word	0xe000ed00

080079e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80079e4:	b480      	push	{r7}
 80079e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80079e8:	4b04      	ldr	r3, [pc, #16]	@ (80079fc <__NVIC_GetPriorityGrouping+0x18>)
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	0a1b      	lsrs	r3, r3, #8
 80079ee:	f003 0307 	and.w	r3, r3, #7
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	e000ed00 	.word	0xe000ed00

08007a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	4603      	mov	r3, r0
 8007a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	db0b      	blt.n	8007a2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	f003 021f 	and.w	r2, r3, #31
 8007a18:	4907      	ldr	r1, [pc, #28]	@ (8007a38 <__NVIC_EnableIRQ+0x38>)
 8007a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a1e:	095b      	lsrs	r3, r3, #5
 8007a20:	2001      	movs	r0, #1
 8007a22:	fa00 f202 	lsl.w	r2, r0, r2
 8007a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	e000e100 	.word	0xe000e100

08007a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	4603      	mov	r3, r0
 8007a44:	6039      	str	r1, [r7, #0]
 8007a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db0a      	blt.n	8007a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	490c      	ldr	r1, [pc, #48]	@ (8007a88 <__NVIC_SetPriority+0x4c>)
 8007a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5a:	0112      	lsls	r2, r2, #4
 8007a5c:	b2d2      	uxtb	r2, r2
 8007a5e:	440b      	add	r3, r1
 8007a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a64:	e00a      	b.n	8007a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	4908      	ldr	r1, [pc, #32]	@ (8007a8c <__NVIC_SetPriority+0x50>)
 8007a6c:	79fb      	ldrb	r3, [r7, #7]
 8007a6e:	f003 030f 	and.w	r3, r3, #15
 8007a72:	3b04      	subs	r3, #4
 8007a74:	0112      	lsls	r2, r2, #4
 8007a76:	b2d2      	uxtb	r2, r2
 8007a78:	440b      	add	r3, r1
 8007a7a:	761a      	strb	r2, [r3, #24]
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	e000e100 	.word	0xe000e100
 8007a8c:	e000ed00 	.word	0xe000ed00

08007a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b089      	sub	sp, #36	@ 0x24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	f1c3 0307 	rsb	r3, r3, #7
 8007aaa:	2b04      	cmp	r3, #4
 8007aac:	bf28      	it	cs
 8007aae:	2304      	movcs	r3, #4
 8007ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	3304      	adds	r3, #4
 8007ab6:	2b06      	cmp	r3, #6
 8007ab8:	d902      	bls.n	8007ac0 <NVIC_EncodePriority+0x30>
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	3b03      	subs	r3, #3
 8007abe:	e000      	b.n	8007ac2 <NVIC_EncodePriority+0x32>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	fa02 f303 	lsl.w	r3, r2, r3
 8007ace:	43da      	mvns	r2, r3
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	401a      	ands	r2, r3
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	fa01 f303 	lsl.w	r3, r1, r3
 8007ae2:	43d9      	mvns	r1, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ae8:	4313      	orrs	r3, r2
         );
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3724      	adds	r7, #36	@ 0x24
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr

08007af6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b082      	sub	sp, #8
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f7ff ff4c 	bl	800799c <__NVIC_SetPriorityGrouping>
}
 8007b04:	bf00      	nop
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	4603      	mov	r3, r0
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
 8007b18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007b1e:	f7ff ff61 	bl	80079e4 <__NVIC_GetPriorityGrouping>
 8007b22:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	68b9      	ldr	r1, [r7, #8]
 8007b28:	6978      	ldr	r0, [r7, #20]
 8007b2a:	f7ff ffb1 	bl	8007a90 <NVIC_EncodePriority>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b34:	4611      	mov	r1, r2
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff ff80 	bl	8007a3c <__NVIC_SetPriority>
}
 8007b3c:	bf00      	nop
 8007b3e:	3718      	adds	r7, #24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7ff ff54 	bl	8007a00 <__NVIC_EnableIRQ>
}
 8007b58:	bf00      	nop
 8007b5a:	3708      	adds	r7, #8
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b086      	sub	sp, #24
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007b6c:	f7ff fee6 	bl	800793c <HAL_GetTick>
 8007b70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e099      	b.n	8007cb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2202      	movs	r2, #2
 8007b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0201 	bic.w	r2, r2, #1
 8007b9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b9c:	e00f      	b.n	8007bbe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b9e:	f7ff fecd 	bl	800793c <HAL_GetTick>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	2b05      	cmp	r3, #5
 8007baa:	d908      	bls.n	8007bbe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2203      	movs	r2, #3
 8007bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e078      	b.n	8007cb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e8      	bne.n	8007b9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4b38      	ldr	r3, [pc, #224]	@ (8007cb8 <HAL_DMA_Init+0x158>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007bea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	691b      	ldr	r3, [r3, #16]
 8007bf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a1b      	ldr	r3, [r3, #32]
 8007c08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c14:	2b04      	cmp	r3, #4
 8007c16:	d107      	bne.n	8007c28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c20:	4313      	orrs	r3, r2
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	f023 0307 	bic.w	r3, r3, #7
 8007c3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c44:	697a      	ldr	r2, [r7, #20]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4e:	2b04      	cmp	r3, #4
 8007c50:	d117      	bne.n	8007c82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00e      	beq.n	8007c82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f000 fb0d 	bl	8008284 <DMA_CheckFifoParam>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d008      	beq.n	8007c82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2240      	movs	r2, #64	@ 0x40
 8007c74:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e016      	b.n	8007cb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 fac4 	bl	8008218 <DMA_CalcBaseAndBitshift>
 8007c90:	4603      	mov	r3, r0
 8007c92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c98:	223f      	movs	r2, #63	@ 0x3f
 8007c9a:	409a      	lsls	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3718      	adds	r7, #24
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	f010803f 	.word	0xf010803f

08007cbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	607a      	str	r2, [r7, #4]
 8007cc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d101      	bne.n	8007ce2 <HAL_DMA_Start_IT+0x26>
 8007cde:	2302      	movs	r3, #2
 8007ce0:	e040      	b.n	8007d64 <HAL_DMA_Start_IT+0xa8>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d12f      	bne.n	8007d56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2202      	movs	r2, #2
 8007cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	68b9      	ldr	r1, [r7, #8]
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	f000 fa56 	bl	80081bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d14:	223f      	movs	r2, #63	@ 0x3f
 8007d16:	409a      	lsls	r2, r3
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f042 0216 	orr.w	r2, r2, #22
 8007d2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d007      	beq.n	8007d44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f042 0208 	orr.w	r2, r2, #8
 8007d42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0201 	orr.w	r2, r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	e005      	b.n	8007d62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007d5e:	2302      	movs	r3, #2
 8007d60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3718      	adds	r7, #24
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007d7a:	f7ff fddf 	bl	800793c <HAL_GetTick>
 8007d7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d008      	beq.n	8007d9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2280      	movs	r2, #128	@ 0x80
 8007d90:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e052      	b.n	8007e44 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 0216 	bic.w	r2, r2, #22
 8007dac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	695a      	ldr	r2, [r3, #20]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d103      	bne.n	8007dce <HAL_DMA_Abort+0x62>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d007      	beq.n	8007dde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 0208 	bic.w	r2, r2, #8
 8007ddc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 0201 	bic.w	r2, r2, #1
 8007dec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007dee:	e013      	b.n	8007e18 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007df0:	f7ff fda4 	bl	800793c <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	2b05      	cmp	r3, #5
 8007dfc:	d90c      	bls.n	8007e18 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2220      	movs	r2, #32
 8007e02:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2203      	movs	r2, #3
 8007e08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e015      	b.n	8007e44 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1e4      	bne.n	8007df0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e2a:	223f      	movs	r2, #63	@ 0x3f
 8007e2c:	409a      	lsls	r2, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2201      	movs	r2, #1
 8007e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	d004      	beq.n	8007e6a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2280      	movs	r2, #128	@ 0x80
 8007e64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e00c      	b.n	8007e84 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2205      	movs	r2, #5
 8007e6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f022 0201 	bic.w	r2, r2, #1
 8007e80:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007e82:	2300      	movs	r3, #0
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b086      	sub	sp, #24
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007e9c:	4b8e      	ldr	r3, [pc, #568]	@ (80080d8 <HAL_DMA_IRQHandler+0x248>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a8e      	ldr	r2, [pc, #568]	@ (80080dc <HAL_DMA_IRQHandler+0x24c>)
 8007ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea6:	0a9b      	lsrs	r3, r3, #10
 8007ea8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007eba:	2208      	movs	r2, #8
 8007ebc:	409a      	lsls	r2, r3
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d01a      	beq.n	8007efc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d013      	beq.n	8007efc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f022 0204 	bic.w	r2, r2, #4
 8007ee2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ee8:	2208      	movs	r2, #8
 8007eea:	409a      	lsls	r2, r3
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ef4:	f043 0201 	orr.w	r2, r3, #1
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f00:	2201      	movs	r2, #1
 8007f02:	409a      	lsls	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4013      	ands	r3, r2
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d012      	beq.n	8007f32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	695b      	ldr	r3, [r3, #20]
 8007f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00b      	beq.n	8007f32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f1e:	2201      	movs	r2, #1
 8007f20:	409a      	lsls	r2, r3
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f2a:	f043 0202 	orr.w	r2, r3, #2
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f36:	2204      	movs	r2, #4
 8007f38:	409a      	lsls	r2, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d012      	beq.n	8007f68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0302 	and.w	r3, r3, #2
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00b      	beq.n	8007f68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f54:	2204      	movs	r2, #4
 8007f56:	409a      	lsls	r2, r3
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f60:	f043 0204 	orr.w	r2, r3, #4
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f6c:	2210      	movs	r2, #16
 8007f6e:	409a      	lsls	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	4013      	ands	r3, r2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d043      	beq.n	8008000 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 0308 	and.w	r3, r3, #8
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d03c      	beq.n	8008000 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f8a:	2210      	movs	r2, #16
 8007f8c:	409a      	lsls	r2, r3
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d018      	beq.n	8007fd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d108      	bne.n	8007fc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d024      	beq.n	8008000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
 8007fbe:	e01f      	b.n	8008000 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d01b      	beq.n	8008000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	4798      	blx	r3
 8007fd0:	e016      	b.n	8008000 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d107      	bne.n	8007ff0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f022 0208 	bic.w	r2, r2, #8
 8007fee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d003      	beq.n	8008000 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008004:	2220      	movs	r2, #32
 8008006:	409a      	lsls	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	4013      	ands	r3, r2
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 808f 	beq.w	8008130 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0310 	and.w	r3, r3, #16
 800801c:	2b00      	cmp	r3, #0
 800801e:	f000 8087 	beq.w	8008130 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008026:	2220      	movs	r2, #32
 8008028:	409a      	lsls	r2, r3
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008034:	b2db      	uxtb	r3, r3
 8008036:	2b05      	cmp	r3, #5
 8008038:	d136      	bne.n	80080a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 0216 	bic.w	r2, r2, #22
 8008048:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	695a      	ldr	r2, [r3, #20]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008058:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	2b00      	cmp	r3, #0
 8008060:	d103      	bne.n	800806a <HAL_DMA_IRQHandler+0x1da>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008066:	2b00      	cmp	r3, #0
 8008068:	d007      	beq.n	800807a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f022 0208 	bic.w	r2, r2, #8
 8008078:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800807e:	223f      	movs	r2, #63	@ 0x3f
 8008080:	409a      	lsls	r2, r3
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800809a:	2b00      	cmp	r3, #0
 800809c:	d07e      	beq.n	800819c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	4798      	blx	r3
        }
        return;
 80080a6:	e079      	b.n	800819c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d01d      	beq.n	80080f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10d      	bne.n	80080e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d031      	beq.n	8008130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	4798      	blx	r3
 80080d4:	e02c      	b.n	8008130 <HAL_DMA_IRQHandler+0x2a0>
 80080d6:	bf00      	nop
 80080d8:	20000000 	.word	0x20000000
 80080dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d023      	beq.n	8008130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	4798      	blx	r3
 80080f0:	e01e      	b.n	8008130 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10f      	bne.n	8008120 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f022 0210 	bic.w	r2, r2, #16
 800810e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008124:	2b00      	cmp	r3, #0
 8008126:	d003      	beq.n	8008130 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008134:	2b00      	cmp	r3, #0
 8008136:	d032      	beq.n	800819e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800813c:	f003 0301 	and.w	r3, r3, #1
 8008140:	2b00      	cmp	r3, #0
 8008142:	d022      	beq.n	800818a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2205      	movs	r2, #5
 8008148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f022 0201 	bic.w	r2, r2, #1
 800815a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	3301      	adds	r3, #1
 8008160:	60bb      	str	r3, [r7, #8]
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	429a      	cmp	r2, r3
 8008166:	d307      	bcc.n	8008178 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0301 	and.w	r3, r3, #1
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1f2      	bne.n	800815c <HAL_DMA_IRQHandler+0x2cc>
 8008176:	e000      	b.n	800817a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008178:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800818e:	2b00      	cmp	r3, #0
 8008190:	d005      	beq.n	800819e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
 800819a:	e000      	b.n	800819e <HAL_DMA_IRQHandler+0x30e>
        return;
 800819c:	bf00      	nop
    }
  }
}
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b083      	sub	sp, #12
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80081d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	2b40      	cmp	r3, #64	@ 0x40
 80081e8:	d108      	bne.n	80081fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68ba      	ldr	r2, [r7, #8]
 80081f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80081fa:	e007      	b.n	800820c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68ba      	ldr	r2, [r7, #8]
 8008202:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	60da      	str	r2, [r3, #12]
}
 800820c:	bf00      	nop
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	b2db      	uxtb	r3, r3
 8008226:	3b10      	subs	r3, #16
 8008228:	4a14      	ldr	r2, [pc, #80]	@ (800827c <DMA_CalcBaseAndBitshift+0x64>)
 800822a:	fba2 2303 	umull	r2, r3, r2, r3
 800822e:	091b      	lsrs	r3, r3, #4
 8008230:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008232:	4a13      	ldr	r2, [pc, #76]	@ (8008280 <DMA_CalcBaseAndBitshift+0x68>)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	4413      	add	r3, r2
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2b03      	cmp	r3, #3
 8008244:	d909      	bls.n	800825a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800824e:	f023 0303 	bic.w	r3, r3, #3
 8008252:	1d1a      	adds	r2, r3, #4
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	659a      	str	r2, [r3, #88]	@ 0x58
 8008258:	e007      	b.n	800826a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008262:	f023 0303 	bic.w	r3, r3, #3
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800826e:	4618      	mov	r0, r3
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	aaaaaaab 	.word	0xaaaaaaab
 8008280:	0801b320 	.word	0x0801b320

08008284 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800828c:	2300      	movs	r3, #0
 800828e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008294:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d11f      	bne.n	80082de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	2b03      	cmp	r3, #3
 80082a2:	d856      	bhi.n	8008352 <DMA_CheckFifoParam+0xce>
 80082a4:	a201      	add	r2, pc, #4	@ (adr r2, 80082ac <DMA_CheckFifoParam+0x28>)
 80082a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082aa:	bf00      	nop
 80082ac:	080082bd 	.word	0x080082bd
 80082b0:	080082cf 	.word	0x080082cf
 80082b4:	080082bd 	.word	0x080082bd
 80082b8:	08008353 	.word	0x08008353
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d046      	beq.n	8008356 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082cc:	e043      	b.n	8008356 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80082d6:	d140      	bne.n	800835a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082dc:	e03d      	b.n	800835a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082e6:	d121      	bne.n	800832c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d837      	bhi.n	800835e <DMA_CheckFifoParam+0xda>
 80082ee:	a201      	add	r2, pc, #4	@ (adr r2, 80082f4 <DMA_CheckFifoParam+0x70>)
 80082f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f4:	08008305 	.word	0x08008305
 80082f8:	0800830b 	.word	0x0800830b
 80082fc:	08008305 	.word	0x08008305
 8008300:	0800831d 	.word	0x0800831d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	73fb      	strb	r3, [r7, #15]
      break;
 8008308:	e030      	b.n	800836c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008312:	2b00      	cmp	r3, #0
 8008314:	d025      	beq.n	8008362 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800831a:	e022      	b.n	8008362 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008320:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008324:	d11f      	bne.n	8008366 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800832a:	e01c      	b.n	8008366 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	2b02      	cmp	r3, #2
 8008330:	d903      	bls.n	800833a <DMA_CheckFifoParam+0xb6>
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	2b03      	cmp	r3, #3
 8008336:	d003      	beq.n	8008340 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008338:	e018      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800833a:	2301      	movs	r3, #1
 800833c:	73fb      	strb	r3, [r7, #15]
      break;
 800833e:	e015      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008344:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00e      	beq.n	800836a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	73fb      	strb	r3, [r7, #15]
      break;
 8008350:	e00b      	b.n	800836a <DMA_CheckFifoParam+0xe6>
      break;
 8008352:	bf00      	nop
 8008354:	e00a      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;
 8008356:	bf00      	nop
 8008358:	e008      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;
 800835a:	bf00      	nop
 800835c:	e006      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;
 800835e:	bf00      	nop
 8008360:	e004      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;
 8008362:	bf00      	nop
 8008364:	e002      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;   
 8008366:	bf00      	nop
 8008368:	e000      	b.n	800836c <DMA_CheckFifoParam+0xe8>
      break;
 800836a:	bf00      	nop
    }
  } 
  
  return status; 
 800836c:	7bfb      	ldrb	r3, [r7, #15]
}
 800836e:	4618      	mov	r0, r3
 8008370:	3714      	adds	r7, #20
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop

0800837c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800837c:	b480      	push	{r7}
 800837e:	b089      	sub	sp, #36	@ 0x24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008386:	2300      	movs	r3, #0
 8008388:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800838a:	2300      	movs	r3, #0
 800838c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800838e:	2300      	movs	r3, #0
 8008390:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008392:	2300      	movs	r3, #0
 8008394:	61fb      	str	r3, [r7, #28]
 8008396:	e14d      	b.n	8008634 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008398:	2201      	movs	r2, #1
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	fa02 f303 	lsl.w	r3, r2, r3
 80083a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	4013      	ands	r3, r2
 80083aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80083ac:	693a      	ldr	r2, [r7, #16]
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	f040 813c 	bne.w	800862e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f003 0303 	and.w	r3, r3, #3
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d005      	beq.n	80083ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d130      	bne.n	8008430 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	005b      	lsls	r3, r3, #1
 80083d8:	2203      	movs	r2, #3
 80083da:	fa02 f303 	lsl.w	r3, r2, r3
 80083de:	43db      	mvns	r3, r3
 80083e0:	69ba      	ldr	r2, [r7, #24]
 80083e2:	4013      	ands	r3, r2
 80083e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	68da      	ldr	r2, [r3, #12]
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	005b      	lsls	r3, r3, #1
 80083ee:	fa02 f303 	lsl.w	r3, r2, r3
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	69ba      	ldr	r2, [r7, #24]
 80083fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008404:	2201      	movs	r2, #1
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	43db      	mvns	r3, r3
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	4013      	ands	r3, r2
 8008412:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	091b      	lsrs	r3, r3, #4
 800841a:	f003 0201 	and.w	r2, r3, #1
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	fa02 f303 	lsl.w	r3, r2, r3
 8008424:	69ba      	ldr	r2, [r7, #24]
 8008426:	4313      	orrs	r3, r2
 8008428:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	69ba      	ldr	r2, [r7, #24]
 800842e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	f003 0303 	and.w	r3, r3, #3
 8008438:	2b03      	cmp	r3, #3
 800843a:	d017      	beq.n	800846c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008442:	69fb      	ldr	r3, [r7, #28]
 8008444:	005b      	lsls	r3, r3, #1
 8008446:	2203      	movs	r2, #3
 8008448:	fa02 f303 	lsl.w	r3, r2, r3
 800844c:	43db      	mvns	r3, r3
 800844e:	69ba      	ldr	r2, [r7, #24]
 8008450:	4013      	ands	r3, r2
 8008452:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	689a      	ldr	r2, [r3, #8]
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	005b      	lsls	r3, r3, #1
 800845c:	fa02 f303 	lsl.w	r3, r2, r3
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	4313      	orrs	r3, r2
 8008464:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	69ba      	ldr	r2, [r7, #24]
 800846a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f003 0303 	and.w	r3, r3, #3
 8008474:	2b02      	cmp	r3, #2
 8008476:	d123      	bne.n	80084c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	08da      	lsrs	r2, r3, #3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	3208      	adds	r2, #8
 8008480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008484:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	f003 0307 	and.w	r3, r3, #7
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	220f      	movs	r2, #15
 8008490:	fa02 f303 	lsl.w	r3, r2, r3
 8008494:	43db      	mvns	r3, r3
 8008496:	69ba      	ldr	r2, [r7, #24]
 8008498:	4013      	ands	r3, r2
 800849a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	691a      	ldr	r2, [r3, #16]
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	fa02 f303 	lsl.w	r3, r2, r3
 80084ac:	69ba      	ldr	r2, [r7, #24]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	08da      	lsrs	r2, r3, #3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	3208      	adds	r2, #8
 80084ba:	69b9      	ldr	r1, [r7, #24]
 80084bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	005b      	lsls	r3, r3, #1
 80084ca:	2203      	movs	r2, #3
 80084cc:	fa02 f303 	lsl.w	r3, r2, r3
 80084d0:	43db      	mvns	r3, r3
 80084d2:	69ba      	ldr	r2, [r7, #24]
 80084d4:	4013      	ands	r3, r2
 80084d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f003 0203 	and.w	r2, r3, #3
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	005b      	lsls	r3, r3, #1
 80084e4:	fa02 f303 	lsl.w	r3, r2, r3
 80084e8:	69ba      	ldr	r2, [r7, #24]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	69ba      	ldr	r2, [r7, #24]
 80084f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f000 8096 	beq.w	800862e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008502:	2300      	movs	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	4b51      	ldr	r3, [pc, #324]	@ (800864c <HAL_GPIO_Init+0x2d0>)
 8008508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800850a:	4a50      	ldr	r2, [pc, #320]	@ (800864c <HAL_GPIO_Init+0x2d0>)
 800850c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008510:	6453      	str	r3, [r2, #68]	@ 0x44
 8008512:	4b4e      	ldr	r3, [pc, #312]	@ (800864c <HAL_GPIO_Init+0x2d0>)
 8008514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800851e:	4a4c      	ldr	r2, [pc, #304]	@ (8008650 <HAL_GPIO_Init+0x2d4>)
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	089b      	lsrs	r3, r3, #2
 8008524:	3302      	adds	r3, #2
 8008526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800852a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	f003 0303 	and.w	r3, r3, #3
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	220f      	movs	r2, #15
 8008536:	fa02 f303 	lsl.w	r3, r2, r3
 800853a:	43db      	mvns	r3, r3
 800853c:	69ba      	ldr	r2, [r7, #24]
 800853e:	4013      	ands	r3, r2
 8008540:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a43      	ldr	r2, [pc, #268]	@ (8008654 <HAL_GPIO_Init+0x2d8>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d00d      	beq.n	8008566 <HAL_GPIO_Init+0x1ea>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a42      	ldr	r2, [pc, #264]	@ (8008658 <HAL_GPIO_Init+0x2dc>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d007      	beq.n	8008562 <HAL_GPIO_Init+0x1e6>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a41      	ldr	r2, [pc, #260]	@ (800865c <HAL_GPIO_Init+0x2e0>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d101      	bne.n	800855e <HAL_GPIO_Init+0x1e2>
 800855a:	2302      	movs	r3, #2
 800855c:	e004      	b.n	8008568 <HAL_GPIO_Init+0x1ec>
 800855e:	2307      	movs	r3, #7
 8008560:	e002      	b.n	8008568 <HAL_GPIO_Init+0x1ec>
 8008562:	2301      	movs	r3, #1
 8008564:	e000      	b.n	8008568 <HAL_GPIO_Init+0x1ec>
 8008566:	2300      	movs	r3, #0
 8008568:	69fa      	ldr	r2, [r7, #28]
 800856a:	f002 0203 	and.w	r2, r2, #3
 800856e:	0092      	lsls	r2, r2, #2
 8008570:	4093      	lsls	r3, r2
 8008572:	69ba      	ldr	r2, [r7, #24]
 8008574:	4313      	orrs	r3, r2
 8008576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008578:	4935      	ldr	r1, [pc, #212]	@ (8008650 <HAL_GPIO_Init+0x2d4>)
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	089b      	lsrs	r3, r3, #2
 800857e:	3302      	adds	r3, #2
 8008580:	69ba      	ldr	r2, [r7, #24]
 8008582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008586:	4b36      	ldr	r3, [pc, #216]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	43db      	mvns	r3, r3
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	4013      	ands	r3, r2
 8008594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d003      	beq.n	80085aa <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80085a2:	69ba      	ldr	r2, [r7, #24]
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80085aa:	4a2d      	ldr	r2, [pc, #180]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80085b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	43db      	mvns	r3, r3
 80085ba:	69ba      	ldr	r2, [r7, #24]
 80085bc:	4013      	ands	r3, r2
 80085be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80085d4:	4a22      	ldr	r2, [pc, #136]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80085da:	4b21      	ldr	r3, [pc, #132]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	43db      	mvns	r3, r3
 80085e4:	69ba      	ldr	r2, [r7, #24]
 80085e6:	4013      	ands	r3, r2
 80085e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d003      	beq.n	80085fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80085f6:	69ba      	ldr	r2, [r7, #24]
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80085fe:	4a18      	ldr	r2, [pc, #96]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008604:	4b16      	ldr	r3, [pc, #88]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	43db      	mvns	r3, r3
 800860e:	69ba      	ldr	r2, [r7, #24]
 8008610:	4013      	ands	r3, r2
 8008612:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d003      	beq.n	8008628 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008620:	69ba      	ldr	r2, [r7, #24]
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008628:	4a0d      	ldr	r2, [pc, #52]	@ (8008660 <HAL_GPIO_Init+0x2e4>)
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	3301      	adds	r3, #1
 8008632:	61fb      	str	r3, [r7, #28]
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	2b0f      	cmp	r3, #15
 8008638:	f67f aeae 	bls.w	8008398 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800863c:	bf00      	nop
 800863e:	bf00      	nop
 8008640:	3724      	adds	r7, #36	@ 0x24
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	40023800 	.word	0x40023800
 8008650:	40013800 	.word	0x40013800
 8008654:	40020000 	.word	0x40020000
 8008658:	40020400 	.word	0x40020400
 800865c:	40020800 	.word	0x40020800
 8008660:	40013c00 	.word	0x40013c00

08008664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691a      	ldr	r2, [r3, #16]
 8008674:	887b      	ldrh	r3, [r7, #2]
 8008676:	4013      	ands	r3, r2
 8008678:	2b00      	cmp	r3, #0
 800867a:	d002      	beq.n	8008682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800867c:	2301      	movs	r3, #1
 800867e:	73fb      	strb	r3, [r7, #15]
 8008680:	e001      	b.n	8008686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008682:	2300      	movs	r3, #0
 8008684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008686:	7bfb      	ldrb	r3, [r7, #15]
}
 8008688:	4618      	mov	r0, r3
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	807b      	strh	r3, [r7, #2]
 80086a0:	4613      	mov	r3, r2
 80086a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80086a4:	787b      	ldrb	r3, [r7, #1]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80086aa:	887a      	ldrh	r2, [r7, #2]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80086b0:	e003      	b.n	80086ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80086b2:	887b      	ldrh	r3, [r7, #2]
 80086b4:	041a      	lsls	r2, r3, #16
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	619a      	str	r2, [r3, #24]
}
 80086ba:	bf00      	nop
 80086bc:	370c      	adds	r7, #12
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b085      	sub	sp, #20
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
 80086ce:	460b      	mov	r3, r1
 80086d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80086d8:	887a      	ldrh	r2, [r7, #2]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	4013      	ands	r3, r2
 80086de:	041a      	lsls	r2, r3, #16
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	43d9      	mvns	r1, r3
 80086e4:	887b      	ldrh	r3, [r7, #2]
 80086e6:	400b      	ands	r3, r1
 80086e8:	431a      	orrs	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	619a      	str	r2, [r3, #24]
}
 80086ee:	bf00      	nop
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
	...

080086fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008706:	4b08      	ldr	r3, [pc, #32]	@ (8008728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008708:	695a      	ldr	r2, [r3, #20]
 800870a:	88fb      	ldrh	r3, [r7, #6]
 800870c:	4013      	ands	r3, r2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d006      	beq.n	8008720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008712:	4a05      	ldr	r2, [pc, #20]	@ (8008728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008714:	88fb      	ldrh	r3, [r7, #6]
 8008716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008718:	88fb      	ldrh	r3, [r7, #6]
 800871a:	4618      	mov	r0, r3
 800871c:	f7fc faa2 	bl	8004c64 <HAL_GPIO_EXTI_Callback>
  }
}
 8008720:	bf00      	nop
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	40013c00 	.word	0x40013c00

0800872c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e0cc      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008740:	4b68      	ldr	r3, [pc, #416]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0307 	and.w	r3, r3, #7
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	429a      	cmp	r2, r3
 800874c:	d90c      	bls.n	8008768 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800874e:	4b65      	ldr	r3, [pc, #404]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008750:	683a      	ldr	r2, [r7, #0]
 8008752:	b2d2      	uxtb	r2, r2
 8008754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008756:	4b63      	ldr	r3, [pc, #396]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 0307 	and.w	r3, r3, #7
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	429a      	cmp	r2, r3
 8008762:	d001      	beq.n	8008768 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e0b8      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	2b00      	cmp	r3, #0
 8008772:	d020      	beq.n	80087b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0304 	and.w	r3, r3, #4
 800877c:	2b00      	cmp	r3, #0
 800877e:	d005      	beq.n	800878c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008780:	4b59      	ldr	r3, [pc, #356]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	4a58      	ldr	r2, [pc, #352]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008786:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800878a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0308 	and.w	r3, r3, #8
 8008794:	2b00      	cmp	r3, #0
 8008796:	d005      	beq.n	80087a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008798:	4b53      	ldr	r3, [pc, #332]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	4a52      	ldr	r2, [pc, #328]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 800879e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80087a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087a4:	4b50      	ldr	r3, [pc, #320]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	494d      	ldr	r1, [pc, #308]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d044      	beq.n	800884c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d107      	bne.n	80087da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087ca:	4b47      	ldr	r3, [pc, #284]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d119      	bne.n	800880a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	e07f      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d003      	beq.n	80087ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087e6:	2b03      	cmp	r3, #3
 80087e8:	d107      	bne.n	80087fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ea:	4b3f      	ldr	r3, [pc, #252]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d109      	bne.n	800880a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e06f      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087fa:	4b3b      	ldr	r3, [pc, #236]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 0302 	and.w	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e067      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800880a:	4b37      	ldr	r3, [pc, #220]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f023 0203 	bic.w	r2, r3, #3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	4934      	ldr	r1, [pc, #208]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008818:	4313      	orrs	r3, r2
 800881a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800881c:	f7ff f88e 	bl	800793c <HAL_GetTick>
 8008820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008822:	e00a      	b.n	800883a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008824:	f7ff f88a 	bl	800793c <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008832:	4293      	cmp	r3, r2
 8008834:	d901      	bls.n	800883a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e04f      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800883a:	4b2b      	ldr	r3, [pc, #172]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	f003 020c 	and.w	r2, r3, #12
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	429a      	cmp	r2, r3
 800884a:	d1eb      	bne.n	8008824 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800884c:	4b25      	ldr	r3, [pc, #148]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	429a      	cmp	r2, r3
 8008858:	d20c      	bcs.n	8008874 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800885a:	4b22      	ldr	r3, [pc, #136]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	b2d2      	uxtb	r2, r2
 8008860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008862:	4b20      	ldr	r3, [pc, #128]	@ (80088e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f003 0307 	and.w	r3, r3, #7
 800886a:	683a      	ldr	r2, [r7, #0]
 800886c:	429a      	cmp	r2, r3
 800886e:	d001      	beq.n	8008874 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	e032      	b.n	80088da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0304 	and.w	r3, r3, #4
 800887c:	2b00      	cmp	r3, #0
 800887e:	d008      	beq.n	8008892 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008880:	4b19      	ldr	r3, [pc, #100]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	4916      	ldr	r1, [pc, #88]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 800888e:	4313      	orrs	r3, r2
 8008890:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f003 0308 	and.w	r3, r3, #8
 800889a:	2b00      	cmp	r3, #0
 800889c:	d009      	beq.n	80088b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800889e:	4b12      	ldr	r3, [pc, #72]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	00db      	lsls	r3, r3, #3
 80088ac:	490e      	ldr	r1, [pc, #56]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80088ae:	4313      	orrs	r3, r2
 80088b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80088b2:	f000 f821 	bl	80088f8 <HAL_RCC_GetSysClockFreq>
 80088b6:	4602      	mov	r2, r0
 80088b8:	4b0b      	ldr	r3, [pc, #44]	@ (80088e8 <HAL_RCC_ClockConfig+0x1bc>)
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	091b      	lsrs	r3, r3, #4
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	490a      	ldr	r1, [pc, #40]	@ (80088ec <HAL_RCC_ClockConfig+0x1c0>)
 80088c4:	5ccb      	ldrb	r3, [r1, r3]
 80088c6:	fa22 f303 	lsr.w	r3, r2, r3
 80088ca:	4a09      	ldr	r2, [pc, #36]	@ (80088f0 <HAL_RCC_ClockConfig+0x1c4>)
 80088cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80088ce:	4b09      	ldr	r3, [pc, #36]	@ (80088f4 <HAL_RCC_ClockConfig+0x1c8>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7fd f936 	bl	8005b44 <HAL_InitTick>

  return HAL_OK;
 80088d8:	2300      	movs	r3, #0
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	40023c00 	.word	0x40023c00
 80088e8:	40023800 	.word	0x40023800
 80088ec:	0801b308 	.word	0x0801b308
 80088f0:	20000000 	.word	0x20000000
 80088f4:	20000008 	.word	0x20000008

080088f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088fc:	b090      	sub	sp, #64	@ 0x40
 80088fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008900:	2300      	movs	r3, #0
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008908:	2300      	movs	r3, #0
 800890a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800890c:	2300      	movs	r3, #0
 800890e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008910:	4b59      	ldr	r3, [pc, #356]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f003 030c 	and.w	r3, r3, #12
 8008918:	2b08      	cmp	r3, #8
 800891a:	d00d      	beq.n	8008938 <HAL_RCC_GetSysClockFreq+0x40>
 800891c:	2b08      	cmp	r3, #8
 800891e:	f200 80a1 	bhi.w	8008a64 <HAL_RCC_GetSysClockFreq+0x16c>
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <HAL_RCC_GetSysClockFreq+0x34>
 8008926:	2b04      	cmp	r3, #4
 8008928:	d003      	beq.n	8008932 <HAL_RCC_GetSysClockFreq+0x3a>
 800892a:	e09b      	b.n	8008a64 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800892c:	4b53      	ldr	r3, [pc, #332]	@ (8008a7c <HAL_RCC_GetSysClockFreq+0x184>)
 800892e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008930:	e09b      	b.n	8008a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008932:	4b53      	ldr	r3, [pc, #332]	@ (8008a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8008934:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008936:	e098      	b.n	8008a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008938:	4b4f      	ldr	r3, [pc, #316]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008940:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008942:	4b4d      	ldr	r3, [pc, #308]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d028      	beq.n	80089a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800894e:	4b4a      	ldr	r3, [pc, #296]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	099b      	lsrs	r3, r3, #6
 8008954:	2200      	movs	r2, #0
 8008956:	623b      	str	r3, [r7, #32]
 8008958:	627a      	str	r2, [r7, #36]	@ 0x24
 800895a:	6a3b      	ldr	r3, [r7, #32]
 800895c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008960:	2100      	movs	r1, #0
 8008962:	4b47      	ldr	r3, [pc, #284]	@ (8008a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8008964:	fb03 f201 	mul.w	r2, r3, r1
 8008968:	2300      	movs	r3, #0
 800896a:	fb00 f303 	mul.w	r3, r0, r3
 800896e:	4413      	add	r3, r2
 8008970:	4a43      	ldr	r2, [pc, #268]	@ (8008a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8008972:	fba0 1202 	umull	r1, r2, r0, r2
 8008976:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008978:	460a      	mov	r2, r1
 800897a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800897c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800897e:	4413      	add	r3, r2
 8008980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008984:	2200      	movs	r2, #0
 8008986:	61bb      	str	r3, [r7, #24]
 8008988:	61fa      	str	r2, [r7, #28]
 800898a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800898e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008992:	f7f8 f999 	bl	8000cc8 <__aeabi_uldivmod>
 8008996:	4602      	mov	r2, r0
 8008998:	460b      	mov	r3, r1
 800899a:	4613      	mov	r3, r2
 800899c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800899e:	e053      	b.n	8008a48 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089a0:	4b35      	ldr	r3, [pc, #212]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	099b      	lsrs	r3, r3, #6
 80089a6:	2200      	movs	r2, #0
 80089a8:	613b      	str	r3, [r7, #16]
 80089aa:	617a      	str	r2, [r7, #20]
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80089b2:	f04f 0b00 	mov.w	fp, #0
 80089b6:	4652      	mov	r2, sl
 80089b8:	465b      	mov	r3, fp
 80089ba:	f04f 0000 	mov.w	r0, #0
 80089be:	f04f 0100 	mov.w	r1, #0
 80089c2:	0159      	lsls	r1, r3, #5
 80089c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80089c8:	0150      	lsls	r0, r2, #5
 80089ca:	4602      	mov	r2, r0
 80089cc:	460b      	mov	r3, r1
 80089ce:	ebb2 080a 	subs.w	r8, r2, sl
 80089d2:	eb63 090b 	sbc.w	r9, r3, fp
 80089d6:	f04f 0200 	mov.w	r2, #0
 80089da:	f04f 0300 	mov.w	r3, #0
 80089de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80089e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80089e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80089ea:	ebb2 0408 	subs.w	r4, r2, r8
 80089ee:	eb63 0509 	sbc.w	r5, r3, r9
 80089f2:	f04f 0200 	mov.w	r2, #0
 80089f6:	f04f 0300 	mov.w	r3, #0
 80089fa:	00eb      	lsls	r3, r5, #3
 80089fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008a00:	00e2      	lsls	r2, r4, #3
 8008a02:	4614      	mov	r4, r2
 8008a04:	461d      	mov	r5, r3
 8008a06:	eb14 030a 	adds.w	r3, r4, sl
 8008a0a:	603b      	str	r3, [r7, #0]
 8008a0c:	eb45 030b 	adc.w	r3, r5, fp
 8008a10:	607b      	str	r3, [r7, #4]
 8008a12:	f04f 0200 	mov.w	r2, #0
 8008a16:	f04f 0300 	mov.w	r3, #0
 8008a1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008a1e:	4629      	mov	r1, r5
 8008a20:	028b      	lsls	r3, r1, #10
 8008a22:	4621      	mov	r1, r4
 8008a24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008a28:	4621      	mov	r1, r4
 8008a2a:	028a      	lsls	r2, r1, #10
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a32:	2200      	movs	r2, #0
 8008a34:	60bb      	str	r3, [r7, #8]
 8008a36:	60fa      	str	r2, [r7, #12]
 8008a38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a3c:	f7f8 f944 	bl	8000cc8 <__aeabi_uldivmod>
 8008a40:	4602      	mov	r2, r0
 8008a42:	460b      	mov	r3, r1
 8008a44:	4613      	mov	r3, r2
 8008a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008a48:	4b0b      	ldr	r3, [pc, #44]	@ (8008a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	0c1b      	lsrs	r3, r3, #16
 8008a4e:	f003 0303 	and.w	r3, r3, #3
 8008a52:	3301      	adds	r3, #1
 8008a54:	005b      	lsls	r3, r3, #1
 8008a56:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008a58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a60:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008a62:	e002      	b.n	8008a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008a64:	4b05      	ldr	r3, [pc, #20]	@ (8008a7c <HAL_RCC_GetSysClockFreq+0x184>)
 8008a66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008a68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3740      	adds	r7, #64	@ 0x40
 8008a70:	46bd      	mov	sp, r7
 8008a72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a76:	bf00      	nop
 8008a78:	40023800 	.word	0x40023800
 8008a7c:	00f42400 	.word	0x00f42400
 8008a80:	017d7840 	.word	0x017d7840

08008a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a84:	b480      	push	{r7}
 8008a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a88:	4b03      	ldr	r3, [pc, #12]	@ (8008a98 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	20000000 	.word	0x20000000

08008a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008aa0:	f7ff fff0 	bl	8008a84 <HAL_RCC_GetHCLKFreq>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	4b05      	ldr	r3, [pc, #20]	@ (8008abc <HAL_RCC_GetPCLK1Freq+0x20>)
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	0a9b      	lsrs	r3, r3, #10
 8008aac:	f003 0307 	and.w	r3, r3, #7
 8008ab0:	4903      	ldr	r1, [pc, #12]	@ (8008ac0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ab2:	5ccb      	ldrb	r3, [r1, r3]
 8008ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	40023800 	.word	0x40023800
 8008ac0:	0801b318 	.word	0x0801b318

08008ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008ac8:	f7ff ffdc 	bl	8008a84 <HAL_RCC_GetHCLKFreq>
 8008acc:	4602      	mov	r2, r0
 8008ace:	4b05      	ldr	r3, [pc, #20]	@ (8008ae4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	0b5b      	lsrs	r3, r3, #13
 8008ad4:	f003 0307 	and.w	r3, r3, #7
 8008ad8:	4903      	ldr	r1, [pc, #12]	@ (8008ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ada:	5ccb      	ldrb	r3, [r1, r3]
 8008adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	40023800 	.word	0x40023800
 8008ae8:	0801b318 	.word	0x0801b318

08008aec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	220f      	movs	r2, #15
 8008afa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008afc:	4b12      	ldr	r3, [pc, #72]	@ (8008b48 <HAL_RCC_GetClockConfig+0x5c>)
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	f003 0203 	and.w	r2, r3, #3
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008b08:	4b0f      	ldr	r3, [pc, #60]	@ (8008b48 <HAL_RCC_GetClockConfig+0x5c>)
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008b14:	4b0c      	ldr	r3, [pc, #48]	@ (8008b48 <HAL_RCC_GetClockConfig+0x5c>)
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008b20:	4b09      	ldr	r3, [pc, #36]	@ (8008b48 <HAL_RCC_GetClockConfig+0x5c>)
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	08db      	lsrs	r3, r3, #3
 8008b26:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008b2e:	4b07      	ldr	r3, [pc, #28]	@ (8008b4c <HAL_RCC_GetClockConfig+0x60>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f003 0207 	and.w	r2, r3, #7
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	601a      	str	r2, [r3, #0]
}
 8008b3a:	bf00      	nop
 8008b3c:	370c      	adds	r7, #12
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	40023800 	.word	0x40023800
 8008b4c:	40023c00 	.word	0x40023c00

08008b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8008b60:	2300      	movs	r3, #0
 8008b62:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 0301 	and.w	r3, r3, #1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d010      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8008b70:	4b87      	ldr	r3, [pc, #540]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b76:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	695b      	ldr	r3, [r3, #20]
 8008b7e:	4984      	ldr	r1, [pc, #528]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008b80:	4313      	orrs	r3, r2
 8008b82:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d101      	bne.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 0302 	and.w	r3, r3, #2
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d010      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8008b9e:	4b7c      	ldr	r3, [pc, #496]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ba4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	4978      	ldr	r1, [pc, #480]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d101      	bne.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f003 0308 	and.w	r3, r3, #8
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 8083 	beq.w	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008bce:	2300      	movs	r3, #0
 8008bd0:	60bb      	str	r3, [r7, #8]
 8008bd2:	4b6f      	ldr	r3, [pc, #444]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd6:	4a6e      	ldr	r2, [pc, #440]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8008bde:	4b6c      	ldr	r3, [pc, #432]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008be6:	60bb      	str	r3, [r7, #8]
 8008be8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008bea:	4b6a      	ldr	r3, [pc, #424]	@ (8008d94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a69      	ldr	r2, [pc, #420]	@ (8008d94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8008bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bf4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008bf6:	f7fe fea1 	bl	800793c <HAL_GetTick>
 8008bfa:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008bfc:	e008      	b.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bfe:	f7fe fe9d 	bl	800793c <HAL_GetTick>
 8008c02:	4602      	mov	r2, r0
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	2b02      	cmp	r3, #2
 8008c0a:	d901      	bls.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e162      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008c10:	4b60      	ldr	r3, [pc, #384]	@ (8008d94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d0f0      	beq.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c1c:	4b5c      	ldr	r3, [pc, #368]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c24:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d02f      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69db      	ldr	r3, [r3, #28]
 8008c30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d028      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c3a:	4b55      	ldr	r3, [pc, #340]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c42:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c44:	4b54      	ldr	r3, [pc, #336]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008c46:	2201      	movs	r2, #1
 8008c48:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c4a:	4b53      	ldr	r3, [pc, #332]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008c50:	4a4f      	ldr	r2, [pc, #316]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008c56:	4b4e      	ldr	r3, [pc, #312]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d114      	bne.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008c62:	f7fe fe6b 	bl	800793c <HAL_GetTick>
 8008c66:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c68:	e00a      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c6a:	f7fe fe67 	bl	800793c <HAL_GetTick>
 8008c6e:	4602      	mov	r2, r0
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	1ad3      	subs	r3, r2, r3
 8008c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d901      	bls.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	e12a      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c80:	4b43      	ldr	r3, [pc, #268]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c84:	f003 0302 	and.w	r3, r3, #2
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d0ee      	beq.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	69db      	ldr	r3, [r3, #28]
 8008c90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c98:	d10d      	bne.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	69db      	ldr	r3, [r3, #28]
 8008ca6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cae:	4938      	ldr	r1, [pc, #224]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	608b      	str	r3, [r1, #8]
 8008cb4:	e005      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8008cb6:	4b36      	ldr	r3, [pc, #216]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	4a35      	ldr	r2, [pc, #212]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cbc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008cc0:	6093      	str	r3, [r2, #8]
 8008cc2:	4b33      	ldr	r3, [pc, #204]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cce:	4930      	ldr	r1, [pc, #192]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d004      	beq.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8008ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8008d9c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008ce8:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0310 	and.w	r3, r3, #16
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00a      	beq.n	8008d0c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8008cf6:	4b26      	ldr	r3, [pc, #152]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cfc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d04:	4922      	ldr	r1, [pc, #136]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008d06:	4313      	orrs	r3, r2
 8008d08:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f003 0320 	and.w	r3, r3, #32
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d011      	beq.n	8008d3c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008d18:	4b1d      	ldr	r3, [pc, #116]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d1e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d26:	491a      	ldr	r1, [pc, #104]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d36:	d101      	bne.n	8008d3c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00a      	beq.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008d48:	4b11      	ldr	r3, [pc, #68]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d4e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	490e      	ldr	r1, [pc, #56]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d004      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2b80      	cmp	r3, #128	@ 0x80
 8008d6a:	f040 8091 	bne.w	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008d74:	f7fe fde2 	bl	800793c <HAL_GetTick>
 8008d78:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008d7a:	e013      	b.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008d7c:	f7fe fdde 	bl	800793c <HAL_GetTick>
 8008d80:	4602      	mov	r2, r0
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	2b02      	cmp	r3, #2
 8008d88:	d90c      	bls.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e0a3      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8008d8e:	bf00      	nop
 8008d90:	40023800 	.word	0x40023800
 8008d94:	40007000 	.word	0x40007000
 8008d98:	42470e40 	.word	0x42470e40
 8008d9c:	424711e0 	.word	0x424711e0
 8008da0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008da4:	4b4e      	ldr	r3, [pc, #312]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d1e5      	bne.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8008db0:	4a4c      	ldr	r2, [pc, #304]	@ (8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008db6:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f003 0301 	and.w	r3, r3, #1
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d003      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	695b      	ldr	r3, [r3, #20]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d023      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d003      	beq.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	699b      	ldr	r3, [r3, #24]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d019      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d004      	beq.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008df4:	d00e      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d019      	beq.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a1b      	ldr	r3, [r3, #32]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d115      	bne.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e12:	d110      	bne.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	019b      	lsls	r3, r3, #6
 8008e1e:	431a      	orrs	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	061b      	lsls	r3, r3, #24
 8008e26:	431a      	orrs	r2, r3
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	071b      	lsls	r3, r3, #28
 8008e2e:	492c      	ldr	r1, [pc, #176]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008e30:	4313      	orrs	r3, r2
 8008e32:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d010      	beq.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685a      	ldr	r2, [r3, #4]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	019b      	lsls	r3, r3, #6
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	061b      	lsls	r3, r3, #24
 8008e54:	431a      	orrs	r2, r3
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	691b      	ldr	r3, [r3, #16]
 8008e5a:	071b      	lsls	r3, r3, #28
 8008e5c:	4920      	ldr	r1, [pc, #128]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008e64:	4b20      	ldr	r3, [pc, #128]	@ (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8008e66:	2201      	movs	r2, #1
 8008e68:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008e6a:	f7fe fd67 	bl	800793c <HAL_GetTick>
 8008e6e:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008e70:	e008      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008e72:	f7fe fd63 	bl	800793c <HAL_GetTick>
 8008e76:	4602      	mov	r2, r0
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	2b02      	cmp	r3, #2
 8008e7e:	d901      	bls.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008e80:	2303      	movs	r3, #3
 8008e82:	e028      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008e84:	4b16      	ldr	r3, [pc, #88]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d0f0      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00a      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008e9c:	4b10      	ldr	r3, [pc, #64]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008e9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ea2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eaa:	490d      	ldr	r1, [pc, #52]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00a      	beq.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008ebe:	4b08      	ldr	r3, [pc, #32]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008ec0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ec4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ecc:	4904      	ldr	r1, [pc, #16]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3718      	adds	r7, #24
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	bf00      	nop
 8008ee0:	40023800 	.word	0x40023800
 8008ee4:	424710d8 	.word	0x424710d8
 8008ee8:	42470068 	.word	0x42470068

08008eec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b086      	sub	sp, #24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e273      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 0301 	and.w	r3, r3, #1
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d075      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008f0a:	4b88      	ldr	r3, [pc, #544]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 030c 	and.w	r3, r3, #12
 8008f12:	2b04      	cmp	r3, #4
 8008f14:	d00c      	beq.n	8008f30 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f16:	4b85      	ldr	r3, [pc, #532]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f003 030c 	and.w	r3, r3, #12
        || \
 8008f1e:	2b08      	cmp	r3, #8
 8008f20:	d112      	bne.n	8008f48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f22:	4b82      	ldr	r3, [pc, #520]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f2e:	d10b      	bne.n	8008f48 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f30:	4b7e      	ldr	r3, [pc, #504]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d05b      	beq.n	8008ff4 <HAL_RCC_OscConfig+0x108>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d157      	bne.n	8008ff4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e24e      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f50:	d106      	bne.n	8008f60 <HAL_RCC_OscConfig+0x74>
 8008f52:	4b76      	ldr	r3, [pc, #472]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a75      	ldr	r2, [pc, #468]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	e01d      	b.n	8008f9c <HAL_RCC_OscConfig+0xb0>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f68:	d10c      	bne.n	8008f84 <HAL_RCC_OscConfig+0x98>
 8008f6a:	4b70      	ldr	r3, [pc, #448]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a6f      	ldr	r2, [pc, #444]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	4b6d      	ldr	r3, [pc, #436]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a6c      	ldr	r2, [pc, #432]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f80:	6013      	str	r3, [r2, #0]
 8008f82:	e00b      	b.n	8008f9c <HAL_RCC_OscConfig+0xb0>
 8008f84:	4b69      	ldr	r3, [pc, #420]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a68      	ldr	r2, [pc, #416]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f8e:	6013      	str	r3, [r2, #0]
 8008f90:	4b66      	ldr	r3, [pc, #408]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a65      	ldr	r2, [pc, #404]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d013      	beq.n	8008fcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa4:	f7fe fcca 	bl	800793c <HAL_GetTick>
 8008fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008faa:	e008      	b.n	8008fbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fac:	f7fe fcc6 	bl	800793c <HAL_GetTick>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	2b64      	cmp	r3, #100	@ 0x64
 8008fb8:	d901      	bls.n	8008fbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e213      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0f0      	beq.n	8008fac <HAL_RCC_OscConfig+0xc0>
 8008fca:	e014      	b.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fcc:	f7fe fcb6 	bl	800793c <HAL_GetTick>
 8008fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fd2:	e008      	b.n	8008fe6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fd4:	f7fe fcb2 	bl	800793c <HAL_GetTick>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	1ad3      	subs	r3, r2, r3
 8008fde:	2b64      	cmp	r3, #100	@ 0x64
 8008fe0:	d901      	bls.n	8008fe6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e1ff      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fe6:	4b51      	ldr	r3, [pc, #324]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1f0      	bne.n	8008fd4 <HAL_RCC_OscConfig+0xe8>
 8008ff2:	e000      	b.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 0302 	and.w	r3, r3, #2
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d063      	beq.n	80090ca <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009002:	4b4a      	ldr	r3, [pc, #296]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f003 030c 	and.w	r3, r3, #12
 800900a:	2b00      	cmp	r3, #0
 800900c:	d00b      	beq.n	8009026 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800900e:	4b47      	ldr	r3, [pc, #284]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f003 030c 	and.w	r3, r3, #12
        || \
 8009016:	2b08      	cmp	r3, #8
 8009018:	d11c      	bne.n	8009054 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800901a:	4b44      	ldr	r3, [pc, #272]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009022:	2b00      	cmp	r3, #0
 8009024:	d116      	bne.n	8009054 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009026:	4b41      	ldr	r3, [pc, #260]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 0302 	and.w	r3, r3, #2
 800902e:	2b00      	cmp	r3, #0
 8009030:	d005      	beq.n	800903e <HAL_RCC_OscConfig+0x152>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	68db      	ldr	r3, [r3, #12]
 8009036:	2b01      	cmp	r3, #1
 8009038:	d001      	beq.n	800903e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e1d3      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800903e:	4b3b      	ldr	r3, [pc, #236]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	691b      	ldr	r3, [r3, #16]
 800904a:	00db      	lsls	r3, r3, #3
 800904c:	4937      	ldr	r1, [pc, #220]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 800904e:	4313      	orrs	r3, r2
 8009050:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009052:	e03a      	b.n	80090ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d020      	beq.n	800909e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800905c:	4b34      	ldr	r3, [pc, #208]	@ (8009130 <HAL_RCC_OscConfig+0x244>)
 800905e:	2201      	movs	r2, #1
 8009060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009062:	f7fe fc6b 	bl	800793c <HAL_GetTick>
 8009066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009068:	e008      	b.n	800907c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800906a:	f7fe fc67 	bl	800793c <HAL_GetTick>
 800906e:	4602      	mov	r2, r0
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	2b02      	cmp	r3, #2
 8009076:	d901      	bls.n	800907c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009078:	2303      	movs	r3, #3
 800907a:	e1b4      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800907c:	4b2b      	ldr	r3, [pc, #172]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b00      	cmp	r3, #0
 8009086:	d0f0      	beq.n	800906a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009088:	4b28      	ldr	r3, [pc, #160]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	00db      	lsls	r3, r3, #3
 8009096:	4925      	ldr	r1, [pc, #148]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009098:	4313      	orrs	r3, r2
 800909a:	600b      	str	r3, [r1, #0]
 800909c:	e015      	b.n	80090ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800909e:	4b24      	ldr	r3, [pc, #144]	@ (8009130 <HAL_RCC_OscConfig+0x244>)
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090a4:	f7fe fc4a 	bl	800793c <HAL_GetTick>
 80090a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090aa:	e008      	b.n	80090be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090ac:	f7fe fc46 	bl	800793c <HAL_GetTick>
 80090b0:	4602      	mov	r2, r0
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d901      	bls.n	80090be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e193      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090be:	4b1b      	ldr	r3, [pc, #108]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0302 	and.w	r3, r3, #2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1f0      	bne.n	80090ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 0308 	and.w	r3, r3, #8
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d036      	beq.n	8009144 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d016      	beq.n	800910c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090de:	4b15      	ldr	r3, [pc, #84]	@ (8009134 <HAL_RCC_OscConfig+0x248>)
 80090e0:	2201      	movs	r2, #1
 80090e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090e4:	f7fe fc2a 	bl	800793c <HAL_GetTick>
 80090e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090ea:	e008      	b.n	80090fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80090ec:	f7fe fc26 	bl	800793c <HAL_GetTick>
 80090f0:	4602      	mov	r2, r0
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	d901      	bls.n	80090fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e173      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090fe:	4b0b      	ldr	r3, [pc, #44]	@ (800912c <HAL_RCC_OscConfig+0x240>)
 8009100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009102:	f003 0302 	and.w	r3, r3, #2
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f0      	beq.n	80090ec <HAL_RCC_OscConfig+0x200>
 800910a:	e01b      	b.n	8009144 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800910c:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <HAL_RCC_OscConfig+0x248>)
 800910e:	2200      	movs	r2, #0
 8009110:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009112:	f7fe fc13 	bl	800793c <HAL_GetTick>
 8009116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009118:	e00e      	b.n	8009138 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800911a:	f7fe fc0f 	bl	800793c <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	2b02      	cmp	r3, #2
 8009126:	d907      	bls.n	8009138 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009128:	2303      	movs	r3, #3
 800912a:	e15c      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
 800912c:	40023800 	.word	0x40023800
 8009130:	42470000 	.word	0x42470000
 8009134:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009138:	4b8a      	ldr	r3, [pc, #552]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800913a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800913c:	f003 0302 	and.w	r3, r3, #2
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1ea      	bne.n	800911a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 0304 	and.w	r3, r3, #4
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 8097 	beq.w	8009280 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009152:	2300      	movs	r3, #0
 8009154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009156:	4b83      	ldr	r3, [pc, #524]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10f      	bne.n	8009182 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009162:	2300      	movs	r3, #0
 8009164:	60bb      	str	r3, [r7, #8]
 8009166:	4b7f      	ldr	r3, [pc, #508]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916a:	4a7e      	ldr	r2, [pc, #504]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800916c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009170:	6413      	str	r3, [r2, #64]	@ 0x40
 8009172:	4b7c      	ldr	r3, [pc, #496]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800917a:	60bb      	str	r3, [r7, #8]
 800917c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800917e:	2301      	movs	r3, #1
 8009180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009182:	4b79      	ldr	r3, [pc, #484]	@ (8009368 <HAL_RCC_OscConfig+0x47c>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800918a:	2b00      	cmp	r3, #0
 800918c:	d118      	bne.n	80091c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800918e:	4b76      	ldr	r3, [pc, #472]	@ (8009368 <HAL_RCC_OscConfig+0x47c>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a75      	ldr	r2, [pc, #468]	@ (8009368 <HAL_RCC_OscConfig+0x47c>)
 8009194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800919a:	f7fe fbcf 	bl	800793c <HAL_GetTick>
 800919e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091a0:	e008      	b.n	80091b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091a2:	f7fe fbcb 	bl	800793c <HAL_GetTick>
 80091a6:	4602      	mov	r2, r0
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	1ad3      	subs	r3, r2, r3
 80091ac:	2b02      	cmp	r3, #2
 80091ae:	d901      	bls.n	80091b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80091b0:	2303      	movs	r3, #3
 80091b2:	e118      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091b4:	4b6c      	ldr	r3, [pc, #432]	@ (8009368 <HAL_RCC_OscConfig+0x47c>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d0f0      	beq.n	80091a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d106      	bne.n	80091d6 <HAL_RCC_OscConfig+0x2ea>
 80091c8:	4b66      	ldr	r3, [pc, #408]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091cc:	4a65      	ldr	r2, [pc, #404]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091ce:	f043 0301 	orr.w	r3, r3, #1
 80091d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80091d4:	e01c      	b.n	8009210 <HAL_RCC_OscConfig+0x324>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	2b05      	cmp	r3, #5
 80091dc:	d10c      	bne.n	80091f8 <HAL_RCC_OscConfig+0x30c>
 80091de:	4b61      	ldr	r3, [pc, #388]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091e2:	4a60      	ldr	r2, [pc, #384]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091e4:	f043 0304 	orr.w	r3, r3, #4
 80091e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80091ea:	4b5e      	ldr	r3, [pc, #376]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091ee:	4a5d      	ldr	r2, [pc, #372]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091f0:	f043 0301 	orr.w	r3, r3, #1
 80091f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80091f6:	e00b      	b.n	8009210 <HAL_RCC_OscConfig+0x324>
 80091f8:	4b5a      	ldr	r3, [pc, #360]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091fc:	4a59      	ldr	r2, [pc, #356]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80091fe:	f023 0301 	bic.w	r3, r3, #1
 8009202:	6713      	str	r3, [r2, #112]	@ 0x70
 8009204:	4b57      	ldr	r3, [pc, #348]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009208:	4a56      	ldr	r2, [pc, #344]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800920a:	f023 0304 	bic.w	r3, r3, #4
 800920e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d015      	beq.n	8009244 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009218:	f7fe fb90 	bl	800793c <HAL_GetTick>
 800921c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800921e:	e00a      	b.n	8009236 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009220:	f7fe fb8c 	bl	800793c <HAL_GetTick>
 8009224:	4602      	mov	r2, r0
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	1ad3      	subs	r3, r2, r3
 800922a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800922e:	4293      	cmp	r3, r2
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e0d7      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009236:	4b4b      	ldr	r3, [pc, #300]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800923a:	f003 0302 	and.w	r3, r3, #2
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0ee      	beq.n	8009220 <HAL_RCC_OscConfig+0x334>
 8009242:	e014      	b.n	800926e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009244:	f7fe fb7a 	bl	800793c <HAL_GetTick>
 8009248:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800924a:	e00a      	b.n	8009262 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800924c:	f7fe fb76 	bl	800793c <HAL_GetTick>
 8009250:	4602      	mov	r2, r0
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	1ad3      	subs	r3, r2, r3
 8009256:	f241 3288 	movw	r2, #5000	@ 0x1388
 800925a:	4293      	cmp	r3, r2
 800925c:	d901      	bls.n	8009262 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e0c1      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009262:	4b40      	ldr	r3, [pc, #256]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009266:	f003 0302 	and.w	r3, r3, #2
 800926a:	2b00      	cmp	r3, #0
 800926c:	d1ee      	bne.n	800924c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800926e:	7dfb      	ldrb	r3, [r7, #23]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d105      	bne.n	8009280 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009274:	4b3b      	ldr	r3, [pc, #236]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 8009276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009278:	4a3a      	ldr	r2, [pc, #232]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800927a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800927e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	699b      	ldr	r3, [r3, #24]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 80ad 	beq.w	80093e4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800928a:	4b36      	ldr	r3, [pc, #216]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f003 030c 	and.w	r3, r3, #12
 8009292:	2b08      	cmp	r3, #8
 8009294:	d060      	beq.n	8009358 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	2b02      	cmp	r3, #2
 800929c:	d145      	bne.n	800932a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800929e:	4b33      	ldr	r3, [pc, #204]	@ (800936c <HAL_RCC_OscConfig+0x480>)
 80092a0:	2200      	movs	r2, #0
 80092a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092a4:	f7fe fb4a 	bl	800793c <HAL_GetTick>
 80092a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092aa:	e008      	b.n	80092be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092ac:	f7fe fb46 	bl	800793c <HAL_GetTick>
 80092b0:	4602      	mov	r2, r0
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d901      	bls.n	80092be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80092ba:	2303      	movs	r3, #3
 80092bc:	e093      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092be:	4b29      	ldr	r3, [pc, #164]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d1f0      	bne.n	80092ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	69da      	ldr	r2, [r3, #28]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	431a      	orrs	r2, r3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d8:	019b      	lsls	r3, r3, #6
 80092da:	431a      	orrs	r2, r3
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092e0:	085b      	lsrs	r3, r3, #1
 80092e2:	3b01      	subs	r3, #1
 80092e4:	041b      	lsls	r3, r3, #16
 80092e6:	431a      	orrs	r2, r3
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ec:	061b      	lsls	r3, r3, #24
 80092ee:	431a      	orrs	r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f4:	071b      	lsls	r3, r3, #28
 80092f6:	491b      	ldr	r1, [pc, #108]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 80092f8:	4313      	orrs	r3, r2
 80092fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80092fc:	4b1b      	ldr	r3, [pc, #108]	@ (800936c <HAL_RCC_OscConfig+0x480>)
 80092fe:	2201      	movs	r2, #1
 8009300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009302:	f7fe fb1b 	bl	800793c <HAL_GetTick>
 8009306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009308:	e008      	b.n	800931c <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800930a:	f7fe fb17 	bl	800793c <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	2b02      	cmp	r3, #2
 8009316:	d901      	bls.n	800931c <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e064      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800931c:	4b11      	ldr	r3, [pc, #68]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009324:	2b00      	cmp	r3, #0
 8009326:	d0f0      	beq.n	800930a <HAL_RCC_OscConfig+0x41e>
 8009328:	e05c      	b.n	80093e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800932a:	4b10      	ldr	r3, [pc, #64]	@ (800936c <HAL_RCC_OscConfig+0x480>)
 800932c:	2200      	movs	r2, #0
 800932e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009330:	f7fe fb04 	bl	800793c <HAL_GetTick>
 8009334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009336:	e008      	b.n	800934a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009338:	f7fe fb00 	bl	800793c <HAL_GetTick>
 800933c:	4602      	mov	r2, r0
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	2b02      	cmp	r3, #2
 8009344:	d901      	bls.n	800934a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8009346:	2303      	movs	r3, #3
 8009348:	e04d      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800934a:	4b06      	ldr	r3, [pc, #24]	@ (8009364 <HAL_RCC_OscConfig+0x478>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1f0      	bne.n	8009338 <HAL_RCC_OscConfig+0x44c>
 8009356:	e045      	b.n	80093e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d107      	bne.n	8009370 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	e040      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
 8009364:	40023800 	.word	0x40023800
 8009368:	40007000 	.word	0x40007000
 800936c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009370:	4b1f      	ldr	r3, [pc, #124]	@ (80093f0 <HAL_RCC_OscConfig+0x504>)
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	699b      	ldr	r3, [r3, #24]
 800937a:	2b01      	cmp	r3, #1
 800937c:	d030      	beq.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009388:	429a      	cmp	r2, r3
 800938a:	d129      	bne.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009396:	429a      	cmp	r2, r3
 8009398:	d122      	bne.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80093a0:	4013      	ands	r3, r2
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d119      	bne.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b6:	085b      	lsrs	r3, r3, #1
 80093b8:	3b01      	subs	r3, #1
 80093ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80093bc:	429a      	cmp	r2, r3
 80093be:	d10f      	bne.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d107      	bne.n	80093e0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80093dc:	429a      	cmp	r2, r3
 80093de:	d001      	beq.n	80093e4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80093e0:	2301      	movs	r3, #1
 80093e2:	e000      	b.n	80093e6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80093e4:	2300      	movs	r3, #0
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	40023800 	.word	0x40023800

080093f4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e073      	b.n	80094ee <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	7f5b      	ldrb	r3, [r3, #29]
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b00      	cmp	r3, #0
 800940e:	d105      	bne.n	800941c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7fb fea4 	bl	8005164 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	f003 0310 	and.w	r3, r3, #16
 800942c:	2b10      	cmp	r3, #16
 800942e:	d055      	beq.n	80094dc <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	22ca      	movs	r2, #202	@ 0xca
 8009436:	625a      	str	r2, [r3, #36]	@ 0x24
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2253      	movs	r2, #83	@ 0x53
 800943e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fa49 	bl	80098d8 <RTC_EnterInitMode>
 8009446:	4603      	mov	r3, r0
 8009448:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800944a:	7bfb      	ldrb	r3, [r7, #15]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d12c      	bne.n	80094aa <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	687a      	ldr	r2, [r7, #4]
 8009458:	6812      	ldr	r2, [r2, #0]
 800945a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800945e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009462:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	6899      	ldr	r1, [r3, #8]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685a      	ldr	r2, [r3, #4]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	691b      	ldr	r3, [r3, #16]
 8009472:	431a      	orrs	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	695b      	ldr	r3, [r3, #20]
 8009478:	431a      	orrs	r2, r3
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	430a      	orrs	r2, r1
 8009480:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	68d2      	ldr	r2, [r2, #12]
 800948a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6919      	ldr	r1, [r3, #16]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	041a      	lsls	r2, r3, #16
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	430a      	orrs	r2, r1
 800949e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 fa50 	bl	8009946 <RTC_ExitInitMode>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d110      	bne.n	80094d2 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80094be:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	699a      	ldr	r2, [r3, #24]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	22ff      	movs	r2, #255	@ 0xff
 80094d8:	625a      	str	r2, [r3, #36]	@ 0x24
 80094da:	e001      	b.n	80094e0 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80094dc:	2300      	movs	r3, #0
 80094de:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d102      	bne.n	80094ec <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80094f6:	b590      	push	{r4, r7, lr}
 80094f8:	b087      	sub	sp, #28
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	60f8      	str	r0, [r7, #12]
 80094fe:	60b9      	str	r1, [r7, #8]
 8009500:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009502:	2300      	movs	r3, #0
 8009504:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	7f1b      	ldrb	r3, [r3, #28]
 800950a:	2b01      	cmp	r3, #1
 800950c:	d101      	bne.n	8009512 <HAL_RTC_SetTime+0x1c>
 800950e:	2302      	movs	r3, #2
 8009510:	e087      	b.n	8009622 <HAL_RTC_SetTime+0x12c>
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2201      	movs	r2, #1
 8009516:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2202      	movs	r2, #2
 800951c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d126      	bne.n	8009572 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800952e:	2b00      	cmp	r3, #0
 8009530:	d102      	bne.n	8009538 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	2200      	movs	r2, #0
 8009536:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	4618      	mov	r0, r3
 800953e:	f000 fa27 	bl	8009990 <RTC_ByteToBcd2>
 8009542:	4603      	mov	r3, r0
 8009544:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	785b      	ldrb	r3, [r3, #1]
 800954a:	4618      	mov	r0, r3
 800954c:	f000 fa20 	bl	8009990 <RTC_ByteToBcd2>
 8009550:	4603      	mov	r3, r0
 8009552:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009554:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	789b      	ldrb	r3, [r3, #2]
 800955a:	4618      	mov	r0, r3
 800955c:	f000 fa18 	bl	8009990 <RTC_ByteToBcd2>
 8009560:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009562:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	78db      	ldrb	r3, [r3, #3]
 800956a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800956c:	4313      	orrs	r3, r2
 800956e:	617b      	str	r3, [r7, #20]
 8009570:	e018      	b.n	80095a4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800957c:	2b00      	cmp	r3, #0
 800957e:	d102      	bne.n	8009586 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	2200      	movs	r2, #0
 8009584:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	785b      	ldrb	r3, [r3, #1]
 8009590:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009592:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8009594:	68ba      	ldr	r2, [r7, #8]
 8009596:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009598:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	78db      	ldrb	r3, [r3, #3]
 800959e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80095a0:	4313      	orrs	r3, r2
 80095a2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	22ca      	movs	r2, #202	@ 0xca
 80095aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2253      	movs	r2, #83	@ 0x53
 80095b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f000 f98f 	bl	80098d8 <RTC_EnterInitMode>
 80095ba:	4603      	mov	r3, r0
 80095bc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80095be:	7cfb      	ldrb	r3, [r7, #19]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d120      	bne.n	8009606 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80095ce:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80095d2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	689a      	ldr	r2, [r3, #8]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80095e2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	6899      	ldr	r1, [r3, #8]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	68da      	ldr	r2, [r3, #12]
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	431a      	orrs	r2, r3
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	430a      	orrs	r2, r1
 80095fa:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f000 f9a2 	bl	8009946 <RTC_ExitInitMode>
 8009602:	4603      	mov	r3, r0
 8009604:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009606:	7cfb      	ldrb	r3, [r7, #19]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d102      	bne.n	8009612 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2201      	movs	r2, #1
 8009610:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	22ff      	movs	r2, #255	@ 0xff
 8009618:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2200      	movs	r2, #0
 800961e:	771a      	strb	r2, [r3, #28]

  return status;
 8009620:	7cfb      	ldrb	r3, [r7, #19]
}
 8009622:	4618      	mov	r0, r3
 8009624:	371c      	adds	r7, #28
 8009626:	46bd      	mov	sp, r7
 8009628:	bd90      	pop	{r4, r7, pc}

0800962a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b086      	sub	sp, #24
 800962e:	af00      	add	r7, sp, #0
 8009630:	60f8      	str	r0, [r7, #12]
 8009632:	60b9      	str	r1, [r7, #8]
 8009634:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800965c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8009660:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	0c1b      	lsrs	r3, r3, #16
 8009666:	b2db      	uxtb	r3, r3
 8009668:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800966c:	b2da      	uxtb	r2, r3
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	0a1b      	lsrs	r3, r3, #8
 8009676:	b2db      	uxtb	r3, r3
 8009678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800967c:	b2da      	uxtb	r2, r3
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800968a:	b2da      	uxtb	r2, r3
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	0d9b      	lsrs	r3, r3, #22
 8009694:	b2db      	uxtb	r3, r3
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	b2da      	uxtb	r2, r3
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d11a      	bne.n	80096dc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 f98e 	bl	80099cc <RTC_Bcd2ToByte>
 80096b0:	4603      	mov	r3, r0
 80096b2:	461a      	mov	r2, r3
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	785b      	ldrb	r3, [r3, #1]
 80096bc:	4618      	mov	r0, r3
 80096be:	f000 f985 	bl	80099cc <RTC_Bcd2ToByte>
 80096c2:	4603      	mov	r3, r0
 80096c4:	461a      	mov	r2, r3
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	789b      	ldrb	r3, [r3, #2]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 f97c 	bl	80099cc <RTC_Bcd2ToByte>
 80096d4:	4603      	mov	r3, r0
 80096d6:	461a      	mov	r2, r3
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3718      	adds	r7, #24
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80096e6:	b590      	push	{r4, r7, lr}
 80096e8:	b087      	sub	sp, #28
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	60f8      	str	r0, [r7, #12]
 80096ee:	60b9      	str	r1, [r7, #8]
 80096f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80096f2:	2300      	movs	r3, #0
 80096f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	7f1b      	ldrb	r3, [r3, #28]
 80096fa:	2b01      	cmp	r3, #1
 80096fc:	d101      	bne.n	8009702 <HAL_RTC_SetDate+0x1c>
 80096fe:	2302      	movs	r3, #2
 8009700:	e071      	b.n	80097e6 <HAL_RTC_SetDate+0x100>
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2201      	movs	r2, #1
 8009706:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2202      	movs	r2, #2
 800970c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d10e      	bne.n	8009732 <HAL_RTC_SetDate+0x4c>
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	785b      	ldrb	r3, [r3, #1]
 8009718:	f003 0310 	and.w	r3, r3, #16
 800971c:	2b00      	cmp	r3, #0
 800971e:	d008      	beq.n	8009732 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	785b      	ldrb	r3, [r3, #1]
 8009724:	f023 0310 	bic.w	r3, r3, #16
 8009728:	b2db      	uxtb	r3, r3
 800972a:	330a      	adds	r3, #10
 800972c:	b2da      	uxtb	r2, r3
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d11c      	bne.n	8009772 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	78db      	ldrb	r3, [r3, #3]
 800973c:	4618      	mov	r0, r3
 800973e:	f000 f927 	bl	8009990 <RTC_ByteToBcd2>
 8009742:	4603      	mov	r3, r0
 8009744:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	785b      	ldrb	r3, [r3, #1]
 800974a:	4618      	mov	r0, r3
 800974c:	f000 f920 	bl	8009990 <RTC_ByteToBcd2>
 8009750:	4603      	mov	r3, r0
 8009752:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009754:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	789b      	ldrb	r3, [r3, #2]
 800975a:	4618      	mov	r0, r3
 800975c:	f000 f918 	bl	8009990 <RTC_ByteToBcd2>
 8009760:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009762:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800976c:	4313      	orrs	r3, r2
 800976e:	617b      	str	r3, [r7, #20]
 8009770:	e00e      	b.n	8009790 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	78db      	ldrb	r3, [r3, #3]
 8009776:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	785b      	ldrb	r3, [r3, #1]
 800977c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800977e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009784:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800978c:	4313      	orrs	r3, r2
 800978e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	22ca      	movs	r2, #202	@ 0xca
 8009796:	625a      	str	r2, [r3, #36]	@ 0x24
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2253      	movs	r2, #83	@ 0x53
 800979e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f000 f899 	bl	80098d8 <RTC_EnterInitMode>
 80097a6:	4603      	mov	r3, r0
 80097a8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80097aa:	7cfb      	ldrb	r3, [r7, #19]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10c      	bne.n	80097ca <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80097ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80097be:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80097c0:	68f8      	ldr	r0, [r7, #12]
 80097c2:	f000 f8c0 	bl	8009946 <RTC_ExitInitMode>
 80097c6:	4603      	mov	r3, r0
 80097c8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80097ca:	7cfb      	ldrb	r3, [r7, #19]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d102      	bne.n	80097d6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2201      	movs	r2, #1
 80097d4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	22ff      	movs	r2, #255	@ 0xff
 80097dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	771a      	strb	r2, [r3, #28]

  return status;
 80097e4:	7cfb      	ldrb	r3, [r7, #19]
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	371c      	adds	r7, #28
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd90      	pop	{r4, r7, pc}

080097ee <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b086      	sub	sp, #24
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	60b9      	str	r1, [r7, #8]
 80097f8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80097fa:	2300      	movs	r3, #0
 80097fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009808:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800980c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	0c1b      	lsrs	r3, r3, #16
 8009812:	b2da      	uxtb	r2, r3
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	0a1b      	lsrs	r3, r3, #8
 800981c:	b2db      	uxtb	r3, r3
 800981e:	f003 031f 	and.w	r3, r3, #31
 8009822:	b2da      	uxtb	r2, r3
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	b2db      	uxtb	r3, r3
 800982c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009830:	b2da      	uxtb	r2, r3
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	0b5b      	lsrs	r3, r3, #13
 800983a:	b2db      	uxtb	r3, r3
 800983c:	f003 0307 	and.w	r3, r3, #7
 8009840:	b2da      	uxtb	r2, r3
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d11a      	bne.n	8009882 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	78db      	ldrb	r3, [r3, #3]
 8009850:	4618      	mov	r0, r3
 8009852:	f000 f8bb 	bl	80099cc <RTC_Bcd2ToByte>
 8009856:	4603      	mov	r3, r0
 8009858:	461a      	mov	r2, r3
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	785b      	ldrb	r3, [r3, #1]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 f8b2 	bl	80099cc <RTC_Bcd2ToByte>
 8009868:	4603      	mov	r3, r0
 800986a:	461a      	mov	r2, r3
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	789b      	ldrb	r3, [r3, #2]
 8009874:	4618      	mov	r0, r3
 8009876:	f000 f8a9 	bl	80099cc <RTC_Bcd2ToByte>
 800987a:	4603      	mov	r3, r0
 800987c:	461a      	mov	r2, r3
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009882:	2300      	movs	r3, #0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3718      	adds	r7, #24
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a0d      	ldr	r2, [pc, #52]	@ (80098d4 <HAL_RTC_WaitForSynchro+0x48>)
 800989e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80098a0:	f7fe f84c 	bl	800793c <HAL_GetTick>
 80098a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80098a6:	e009      	b.n	80098bc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80098a8:	f7fe f848 	bl	800793c <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098b6:	d901      	bls.n	80098bc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80098b8:	2303      	movs	r3, #3
 80098ba:	e007      	b.n	80098cc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	f003 0320 	and.w	r3, r3, #32
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d0ee      	beq.n	80098a8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	00013f5f 	.word	0x00013f5f

080098d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80098e0:	2300      	movs	r3, #0
 80098e2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80098e4:	2300      	movs	r3, #0
 80098e6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d122      	bne.n	800993c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68da      	ldr	r2, [r3, #12]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009904:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009906:	f7fe f819 	bl	800793c <HAL_GetTick>
 800990a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800990c:	e00c      	b.n	8009928 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800990e:	f7fe f815 	bl	800793c <HAL_GetTick>
 8009912:	4602      	mov	r2, r0
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800991c:	d904      	bls.n	8009928 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2204      	movs	r2, #4
 8009922:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009932:	2b00      	cmp	r3, #0
 8009934:	d102      	bne.n	800993c <RTC_EnterInitMode+0x64>
 8009936:	7bfb      	ldrb	r3, [r7, #15]
 8009938:	2b01      	cmp	r3, #1
 800993a:	d1e8      	bne.n	800990e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800993c:	7bfb      	ldrb	r3, [r7, #15]
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}

08009946 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b084      	sub	sp, #16
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800994e:	2300      	movs	r3, #0
 8009950:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68da      	ldr	r2, [r3, #12]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009960:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	f003 0320 	and.w	r3, r3, #32
 800996c:	2b00      	cmp	r3, #0
 800996e:	d10a      	bne.n	8009986 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7ff ff8b 	bl	800988c <HAL_RTC_WaitForSynchro>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d004      	beq.n	8009986 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2204      	movs	r2, #4
 8009980:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009986:	7bfb      	ldrb	r3, [r7, #15]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	4603      	mov	r3, r0
 8009998:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800999a:	2300      	movs	r3, #0
 800999c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800999e:	e005      	b.n	80099ac <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	3301      	adds	r3, #1
 80099a4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80099a6:	79fb      	ldrb	r3, [r7, #7]
 80099a8:	3b0a      	subs	r3, #10
 80099aa:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80099ac:	79fb      	ldrb	r3, [r7, #7]
 80099ae:	2b09      	cmp	r3, #9
 80099b0:	d8f6      	bhi.n	80099a0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	011b      	lsls	r3, r3, #4
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	79fb      	ldrb	r3, [r7, #7]
 80099bc:	4313      	orrs	r3, r2
 80099be:	b2db      	uxtb	r3, r3
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3714      	adds	r7, #20
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	4603      	mov	r3, r0
 80099d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80099da:	79fb      	ldrb	r3, [r7, #7]
 80099dc:	091b      	lsrs	r3, r3, #4
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	461a      	mov	r2, r3
 80099e2:	4613      	mov	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4413      	add	r3, r2
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	b2da      	uxtb	r2, r3
 80099f0:	79fb      	ldrb	r3, [r7, #7]
 80099f2:	f003 030f 	and.w	r3, r3, #15
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	4413      	add	r3, r2
 80099fa:	b2db      	uxtb	r3, r3
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3714      	adds	r7, #20
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b082      	sub	sp, #8
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d101      	bne.n	8009a1a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	e022      	b.n	8009a60 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d105      	bne.n	8009a32 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7fb fbc3 	bl	80051b8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2203      	movs	r2, #3
 8009a36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f814 	bl	8009a68 <HAL_SD_InitCard>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d001      	beq.n	8009a4a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	e00a      	b.n	8009a60 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3708      	adds	r7, #8
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009a68:	b5b0      	push	{r4, r5, r7, lr}
 8009a6a:	b08e      	sub	sp, #56	@ 0x38
 8009a6c:	af04      	add	r7, sp, #16
 8009a6e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8009a70:	2300      	movs	r3, #0
 8009a72:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009a74:	2300      	movs	r3, #0
 8009a76:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009a80:	2300      	movs	r3, #0
 8009a82:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009a84:	2376      	movs	r3, #118	@ 0x76
 8009a86:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681d      	ldr	r5, [r3, #0]
 8009a8c:	466c      	mov	r4, sp
 8009a8e:	f107 0318 	add.w	r3, r7, #24
 8009a92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009a96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009a9a:	f107 030c 	add.w	r3, r7, #12
 8009a9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	f003 fb3b 	bl	800d11c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8009aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8009b50 <HAL_SD_InitCard+0xe8>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f003 fb7c 	bl	800d1ae <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8009ab6:	4b26      	ldr	r3, [pc, #152]	@ (8009b50 <HAL_SD_InitCard+0xe8>)
 8009ab8:	2201      	movs	r2, #1
 8009aba:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8009abc:	2002      	movs	r0, #2
 8009abe:	f7fd ff49 	bl	8007954 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 fff0 	bl	800aaa8 <SD_PowerON>
 8009ac8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00b      	beq.n	8009ae8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	e02e      	b.n	8009b46 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 ff0f 	bl	800a90c <SD_InitCard>
 8009aee:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00b      	beq.n	8009b0e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2201      	movs	r2, #1
 8009afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b04:	431a      	orrs	r2, r3
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e01b      	b.n	8009b46 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009b16:	4618      	mov	r0, r3
 8009b18:	f003 fbdb 	bl	800d2d2 <SDMMC_CmdBlockLength>
 8009b1c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00f      	beq.n	8009b44 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a0a      	ldr	r2, [pc, #40]	@ (8009b54 <HAL_SD_InitCard+0xec>)
 8009b2a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b32:	431a      	orrs	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e000      	b.n	8009b46 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3728      	adds	r7, #40	@ 0x28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	422580a0 	.word	0x422580a0
 8009b54:	004005ff 	.word	0x004005ff

08009b58 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b08c      	sub	sp, #48	@ 0x30
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	607a      	str	r2, [r7, #4]
 8009b64:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d107      	bne.n	8009b80 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b74:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e0be      	b.n	8009cfe <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	f040 80b7 	bne.w	8009cfc <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009b94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	441a      	add	r2, r3
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d907      	bls.n	8009bb2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e0a5      	b.n	8009cfe <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	2203      	movs	r2, #3
 8009bb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bd6:	4a4c      	ldr	r2, [pc, #304]	@ (8009d08 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8009bd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bde:	4a4b      	ldr	r2, [pc, #300]	@ (8009d0c <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8009be0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be6:	2200      	movs	r2, #0
 8009be8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bee:	2200      	movs	r2, #0
 8009bf0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c02:	689a      	ldr	r2, [r3, #8]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	430a      	orrs	r2, r1
 8009c0c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	3380      	adds	r3, #128	@ 0x80
 8009c18:	4619      	mov	r1, r3
 8009c1a:	68ba      	ldr	r2, [r7, #8]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	025b      	lsls	r3, r3, #9
 8009c20:	089b      	lsrs	r3, r3, #2
 8009c22:	f7fe f84b 	bl	8007cbc <HAL_DMA_Start_IT>
 8009c26:	4603      	mov	r3, r0
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d017      	beq.n	8009c5c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8009c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a33      	ldr	r2, [pc, #204]	@ (8009d10 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009c42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e050      	b.n	8009cfe <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8009c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8009d14 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8009c5e:	2201      	movs	r2, #1
 8009c60:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d002      	beq.n	8009c70 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8009c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6c:	025b      	lsls	r3, r3, #9
 8009c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009c70:	f04f 33ff 	mov.w	r3, #4294967295
 8009c74:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	025b      	lsls	r3, r3, #9
 8009c7a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009c7c:	2390      	movs	r3, #144	@ 0x90
 8009c7e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009c80:	2302      	movs	r3, #2
 8009c82:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009c84:	2300      	movs	r3, #0
 8009c86:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f107 0210 	add.w	r2, r7, #16
 8009c94:	4611      	mov	r1, r2
 8009c96:	4618      	mov	r0, r3
 8009c98:	f003 faef 	bl	800d27a <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d90a      	bls.n	8009cb8 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2282      	movs	r2, #130	@ 0x82
 8009ca6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f003 fb53 	bl	800d35a <SDMMC_CmdReadMultiBlock>
 8009cb4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009cb6:	e009      	b.n	8009ccc <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2281      	movs	r2, #129	@ 0x81
 8009cbc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f003 fb26 	bl	800d316 <SDMMC_CmdReadSingleBlock>
 8009cca:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d012      	beq.n	8009cf8 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8009d10 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009cd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce0:	431a      	orrs	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2201      	movs	r2, #1
 8009cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	e002      	b.n	8009cfe <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	e000      	b.n	8009cfe <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009cfc:	2302      	movs	r3, #2
  }
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3730      	adds	r7, #48	@ 0x30
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	0800a71b 	.word	0x0800a71b
 8009d0c:	0800a78d 	.word	0x0800a78d
 8009d10:	004005ff 	.word	0x004005ff
 8009d14:	4225858c 	.word	0x4225858c

08009d18 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b08c      	sub	sp, #48	@ 0x30
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	60f8      	str	r0, [r7, #12]
 8009d20:	60b9      	str	r1, [r7, #8]
 8009d22:	607a      	str	r2, [r7, #4]
 8009d24:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d107      	bne.n	8009d40 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d34:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e0c1      	b.n	8009ec4 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	f040 80ba 	bne.w	8009ec2 <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2200      	movs	r2, #0
 8009d52:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	441a      	add	r2, r3
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d907      	bls.n	8009d72 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d66:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	e0a8      	b.n	8009ec4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2203      	movs	r2, #3
 8009d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f042 021a 	orr.w	r2, r2, #26
 8009d90:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d96:	4a4d      	ldr	r2, [pc, #308]	@ (8009ecc <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8009d98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d9e:	4a4c      	ldr	r2, [pc, #304]	@ (8009ed0 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8009da0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da6:	2200      	movs	r2, #0
 8009da8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d002      	beq.n	8009db8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8009db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db4:	025b      	lsls	r3, r3, #9
 8009db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d90a      	bls.n	8009dd4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	22a0      	movs	r2, #160	@ 0xa0
 8009dc2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f003 fb09 	bl	800d3e2 <SDMMC_CmdWriteMultiBlock>
 8009dd0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009dd2:	e009      	b.n	8009de8 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2290      	movs	r2, #144	@ 0x90
 8009dd8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009de0:	4618      	mov	r0, r3
 8009de2:	f003 fadc 	bl	800d39e <SDMMC_CmdWriteSingleBlock>
 8009de6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d012      	beq.n	8009e14 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a38      	ldr	r2, [pc, #224]	@ (8009ed4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8009df4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dfc:	431a      	orrs	r2, r3
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2201      	movs	r2, #1
 8009e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e057      	b.n	8009ec4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009e14:	4b30      	ldr	r3, [pc, #192]	@ (8009ed8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009e16:	2201      	movs	r2, #1
 8009e18:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e1e:	2240      	movs	r2, #64	@ 0x40
 8009e20:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e32:	689a      	ldr	r2, [r3, #8]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009e42:	68b9      	ldr	r1, [r7, #8]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	3380      	adds	r3, #128	@ 0x80
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	025b      	lsls	r3, r3, #9
 8009e50:	089b      	lsrs	r3, r3, #2
 8009e52:	f7fd ff33 	bl	8007cbc <HAL_DMA_Start_IT>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d01a      	beq.n	8009e92 <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f022 021a 	bic.w	r2, r2, #26
 8009e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a18      	ldr	r2, [pc, #96]	@ (8009ed4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8009e72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e78:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e018      	b.n	8009ec4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009e92:	f04f 33ff 	mov.w	r3, #4294967295
 8009e96:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	025b      	lsls	r3, r3, #9
 8009e9c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009e9e:	2390      	movs	r3, #144	@ 0x90
 8009ea0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f107 0210 	add.w	r2, r7, #16
 8009eb6:	4611      	mov	r1, r2
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f003 f9de 	bl	800d27a <SDIO_ConfigData>

      return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	e000      	b.n	8009ec4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 8009ec2:	2302      	movs	r3, #2
  }
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3730      	adds	r7, #48	@ 0x30
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}
 8009ecc:	0800a6f1 	.word	0x0800a6f1
 8009ed0:	0800a78d 	.word	0x0800a78d
 8009ed4:	004005ff 	.word	0x004005ff
 8009ed8:	4225858c 	.word	0x4225858c

08009edc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d008      	beq.n	8009f0a <HAL_SD_IRQHandler+0x2e>
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d003      	beq.n	8009f0a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 ffef 	bl	800aee6 <SD_Read_IT>
 8009f08:	e155      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f000 808f 	beq.w	800a038 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f22:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	6812      	ldr	r2, [r2, #0]
 8009f2e:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8009f32:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8009f36:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f022 0201 	bic.w	r2, r2, #1
 8009f46:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f003 0308 	and.w	r3, r3, #8
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d039      	beq.n	8009fc6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f003 0302 	and.w	r3, r3, #2
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d104      	bne.n	8009f66 <HAL_SD_IRQHandler+0x8a>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f003 0320 	and.w	r3, r3, #32
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d011      	beq.n	8009f8a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f003 fa5c 	bl	800d428 <SDMMC_CmdStopTransfer>
 8009f70:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d008      	beq.n	8009f8a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	431a      	orrs	r2, r3
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 f91f 	bl	800a1c8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009f92:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2201      	movs	r2, #1
 8009f98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d104      	bne.n	8009fb6 <HAL_SD_IRQHandler+0xda>
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f003 0302 	and.w	r3, r3, #2
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d003      	beq.n	8009fbe <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f003 fec8 	bl	800dd4c <HAL_SD_RxCpltCallback>
 8009fbc:	e0fb      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f003 feba 	bl	800dd38 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009fc4:	e0f7      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	f000 80f2 	beq.w	800a1b6 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f003 0320 	and.w	r3, r3, #32
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d011      	beq.n	800a000 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f003 fa21 	bl	800d428 <SDMMC_CmdStopTransfer>
 8009fe6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d008      	beq.n	800a000 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f000 f8e4 	bl	800a1c8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b00      	cmp	r3, #0
 800a008:	f040 80d5 	bne.w	800a1b6 <HAL_SD_IRQHandler+0x2da>
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f003 0302 	and.w	r3, r3, #2
 800a012:	2b00      	cmp	r3, #0
 800a014:	f040 80cf 	bne.w	800a1b6 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f022 0208 	bic.w	r2, r2, #8
 800a026:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f003 fe81 	bl	800dd38 <HAL_SD_TxCpltCallback>
}
 800a036:	e0be      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a03e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a042:	2b00      	cmp	r3, #0
 800a044:	d008      	beq.n	800a058 <HAL_SD_IRQHandler+0x17c>
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f003 0308 	and.w	r3, r3, #8
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d003      	beq.n	800a058 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 ff99 	bl	800af88 <SD_Write_IT>
 800a056:	e0ae      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a05e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800a062:	2b00      	cmp	r3, #0
 800a064:	f000 80a7 	beq.w	800a1b6 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a06e:	f003 0302 	and.w	r3, r3, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	d005      	beq.n	800a082 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07a:	f043 0202 	orr.w	r2, r3, #2
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a088:	f003 0308 	and.w	r3, r3, #8
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d005      	beq.n	800a09c <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a094:	f043 0208 	orr.w	r2, r3, #8
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0a2:	f003 0320 	and.w	r3, r3, #32
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d005      	beq.n	800a0b6 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0ae:	f043 0220 	orr.w	r2, r3, #32
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0bc:	f003 0310 	and.w	r3, r3, #16
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d005      	beq.n	800a0d0 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c8:	f043 0210 	orr.w	r2, r3, #16
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a0d8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a0e8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f003 f99a 	bl	800d428 <SDMMC_CmdStopTransfer>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0fa:	431a      	orrs	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f003 0308 	and.w	r3, r3, #8
 800a106:	2b00      	cmp	r3, #0
 800a108:	d00a      	beq.n	800a120 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2201      	movs	r2, #1
 800a10e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f855 	bl	800a1c8 <HAL_SD_ErrorCallback>
}
 800a11e:	e04a      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a126:	2b00      	cmp	r3, #0
 800a128:	d045      	beq.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f003 0310 	and.w	r3, r3, #16
 800a130:	2b00      	cmp	r3, #0
 800a132:	d104      	bne.n	800a13e <HAL_SD_IRQHandler+0x262>
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f003 0320 	and.w	r3, r3, #32
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d011      	beq.n	800a162 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a142:	4a1f      	ldr	r2, [pc, #124]	@ (800a1c0 <HAL_SD_IRQHandler+0x2e4>)
 800a144:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7fd fe7e 	bl	8007e4c <HAL_DMA_Abort_IT>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d02f      	beq.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a15a:	4618      	mov	r0, r3
 800a15c:	f000 fb68 	bl	800a830 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a160:	e029      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d104      	bne.n	800a176 <HAL_SD_IRQHandler+0x29a>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f003 0302 	and.w	r3, r3, #2
 800a172:	2b00      	cmp	r3, #0
 800a174:	d011      	beq.n	800a19a <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a17a:	4a12      	ldr	r2, [pc, #72]	@ (800a1c4 <HAL_SD_IRQHandler+0x2e8>)
 800a17c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a182:	4618      	mov	r0, r3
 800a184:	f7fd fe62 	bl	8007e4c <HAL_DMA_Abort_IT>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d013      	beq.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a192:	4618      	mov	r0, r3
 800a194:	f000 fb83 	bl	800a89e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a198:	e00d      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2200      	movs	r2, #0
 800a19e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f003 fdb8 	bl	800dd24 <HAL_SD_AbortCallback>
}
 800a1b4:	e7ff      	b.n	800a1b6 <HAL_SD_IRQHandler+0x2da>
 800a1b6:	bf00      	nop
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	0800a831 	.word	0x0800a831
 800a1c4:	0800a89f 	.word	0x0800a89f

0800a1c8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a1ea:	0f9b      	lsrs	r3, r3, #30
 800a1ec:	b2da      	uxtb	r2, r3
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a1f6:	0e9b      	lsrs	r3, r3, #26
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	f003 030f 	and.w	r3, r3, #15
 800a1fe:	b2da      	uxtb	r2, r3
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a208:	0e1b      	lsrs	r3, r3, #24
 800a20a:	b2db      	uxtb	r3, r3
 800a20c:	f003 0303 	and.w	r3, r3, #3
 800a210:	b2da      	uxtb	r2, r3
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a21a:	0c1b      	lsrs	r3, r3, #16
 800a21c:	b2da      	uxtb	r2, r3
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a226:	0a1b      	lsrs	r3, r3, #8
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a232:	b2da      	uxtb	r2, r3
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a23c:	0d1b      	lsrs	r3, r3, #20
 800a23e:	b29a      	uxth	r2, r3
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a248:	0c1b      	lsrs	r3, r3, #16
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	f003 030f 	and.w	r3, r3, #15
 800a250:	b2da      	uxtb	r2, r3
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a25a:	0bdb      	lsrs	r3, r3, #15
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	f003 0301 	and.w	r3, r3, #1
 800a262:	b2da      	uxtb	r2, r3
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a26c:	0b9b      	lsrs	r3, r3, #14
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	f003 0301 	and.w	r3, r3, #1
 800a274:	b2da      	uxtb	r2, r3
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a27e:	0b5b      	lsrs	r3, r3, #13
 800a280:	b2db      	uxtb	r3, r3
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	b2da      	uxtb	r2, r3
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a290:	0b1b      	lsrs	r3, r3, #12
 800a292:	b2db      	uxtb	r3, r3
 800a294:	f003 0301 	and.w	r3, r3, #1
 800a298:	b2da      	uxtb	r2, r3
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d163      	bne.n	800a374 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2b0:	009a      	lsls	r2, r3, #2
 800a2b2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a2b6:	4013      	ands	r3, r2
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a2bc:	0f92      	lsrs	r2, r2, #30
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2c8:	0edb      	lsrs	r3, r3, #27
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	f003 0307 	and.w	r3, r3, #7
 800a2d0:	b2da      	uxtb	r2, r3
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2da:	0e1b      	lsrs	r3, r3, #24
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	f003 0307 	and.w	r3, r3, #7
 800a2e2:	b2da      	uxtb	r2, r3
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2ec:	0d5b      	lsrs	r3, r3, #21
 800a2ee:	b2db      	uxtb	r3, r3
 800a2f0:	f003 0307 	and.w	r3, r3, #7
 800a2f4:	b2da      	uxtb	r2, r3
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2fe:	0c9b      	lsrs	r3, r3, #18
 800a300:	b2db      	uxtb	r3, r3
 800a302:	f003 0307 	and.w	r3, r3, #7
 800a306:	b2da      	uxtb	r2, r3
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a310:	0bdb      	lsrs	r3, r3, #15
 800a312:	b2db      	uxtb	r3, r3
 800a314:	f003 0307 	and.w	r3, r3, #7
 800a318:	b2da      	uxtb	r2, r3
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	1c5a      	adds	r2, r3, #1
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	7e1b      	ldrb	r3, [r3, #24]
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	f003 0307 	and.w	r3, r3, #7
 800a332:	3302      	adds	r3, #2
 800a334:	2201      	movs	r2, #1
 800a336:	fa02 f303 	lsl.w	r3, r2, r3
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a33e:	fb03 f202 	mul.w	r2, r3, r2
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	7a1b      	ldrb	r3, [r3, #8]
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	f003 030f 	and.w	r3, r3, #15
 800a350:	2201      	movs	r2, #1
 800a352:	409a      	lsls	r2, r3
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800a360:	0a52      	lsrs	r2, r2, #9
 800a362:	fb03 f202 	mul.w	r2, r3, r2
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a370:	661a      	str	r2, [r3, #96]	@ 0x60
 800a372:	e031      	b.n	800a3d8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d11d      	bne.n	800a3b8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a380:	041b      	lsls	r3, r3, #16
 800a382:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a38a:	0c1b      	lsrs	r3, r3, #16
 800a38c:	431a      	orrs	r2, r3
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	3301      	adds	r3, #1
 800a398:	029a      	lsls	r2, r3, #10
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a3ac:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	661a      	str	r2, [r3, #96]	@ 0x60
 800a3b6:	e00f      	b.n	800a3d8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a58      	ldr	r2, [pc, #352]	@ (800a520 <HAL_SD_GetCardCSD+0x344>)
 800a3be:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e09d      	b.n	800a514 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3dc:	0b9b      	lsrs	r3, r3, #14
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	f003 0301 	and.w	r3, r3, #1
 800a3e4:	b2da      	uxtb	r2, r3
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3ee:	09db      	lsrs	r3, r3, #7
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3f6:	b2da      	uxtb	r2, r3
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a400:	b2db      	uxtb	r3, r3
 800a402:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a406:	b2da      	uxtb	r2, r3
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a410:	0fdb      	lsrs	r3, r3, #31
 800a412:	b2da      	uxtb	r2, r3
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a41c:	0f5b      	lsrs	r3, r3, #29
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	f003 0303 	and.w	r3, r3, #3
 800a424:	b2da      	uxtb	r2, r3
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a42e:	0e9b      	lsrs	r3, r3, #26
 800a430:	b2db      	uxtb	r3, r3
 800a432:	f003 0307 	and.w	r3, r3, #7
 800a436:	b2da      	uxtb	r2, r3
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a440:	0d9b      	lsrs	r3, r3, #22
 800a442:	b2db      	uxtb	r3, r3
 800a444:	f003 030f 	and.w	r3, r3, #15
 800a448:	b2da      	uxtb	r2, r3
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a452:	0d5b      	lsrs	r3, r3, #21
 800a454:	b2db      	uxtb	r3, r3
 800a456:	f003 0301 	and.w	r3, r3, #1
 800a45a:	b2da      	uxtb	r2, r3
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	2200      	movs	r2, #0
 800a466:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a46e:	0c1b      	lsrs	r3, r3, #16
 800a470:	b2db      	uxtb	r3, r3
 800a472:	f003 0301 	and.w	r3, r3, #1
 800a476:	b2da      	uxtb	r2, r3
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a482:	0bdb      	lsrs	r3, r3, #15
 800a484:	b2db      	uxtb	r3, r3
 800a486:	f003 0301 	and.w	r3, r3, #1
 800a48a:	b2da      	uxtb	r2, r3
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a496:	0b9b      	lsrs	r3, r3, #14
 800a498:	b2db      	uxtb	r3, r3
 800a49a:	f003 0301 	and.w	r3, r3, #1
 800a49e:	b2da      	uxtb	r2, r3
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4aa:	0b5b      	lsrs	r3, r3, #13
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	f003 0301 	and.w	r3, r3, #1
 800a4b2:	b2da      	uxtb	r2, r3
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4be:	0b1b      	lsrs	r3, r3, #12
 800a4c0:	b2db      	uxtb	r3, r3
 800a4c2:	f003 0301 	and.w	r3, r3, #1
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4d2:	0a9b      	lsrs	r3, r3, #10
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	f003 0303 	and.w	r3, r3, #3
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4e6:	0a1b      	lsrs	r3, r3, #8
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	f003 0303 	and.w	r3, r3, #3
 800a4ee:	b2da      	uxtb	r2, r3
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4fa:	085b      	lsrs	r3, r3, #1
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a502:	b2da      	uxtb	r2, r3
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	2201      	movs	r2, #1
 800a50e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a512:	2300      	movs	r3, #0
}
 800a514:	4618      	mov	r0, r3
 800a516:	370c      	adds	r7, #12
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	004005ff 	.word	0x004005ff

0800a524 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a56e:	2300      	movs	r3, #0
}
 800a570:	4618      	mov	r0, r3
 800a572:	370c      	adds	r7, #12
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr

0800a57c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a57c:	b5b0      	push	{r4, r5, r7, lr}
 800a57e:	b08e      	sub	sp, #56	@ 0x38
 800a580:	af04      	add	r7, sp, #16
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a586:	2300      	movs	r3, #0
 800a588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2203      	movs	r2, #3
 800a590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a598:	2b03      	cmp	r3, #3
 800a59a:	d02e      	beq.n	800a5fa <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5a2:	d106      	bne.n	800a5b2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	639a      	str	r2, [r3, #56]	@ 0x38
 800a5b0:	e029      	b.n	800a606 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5b8:	d10a      	bne.n	800a5d0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fb2a 	bl	800ac14 <SD_WideBus_Enable>
 800a5c0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5c6:	6a3b      	ldr	r3, [r7, #32]
 800a5c8:	431a      	orrs	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	639a      	str	r2, [r3, #56]	@ 0x38
 800a5ce:	e01a      	b.n	800a606 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d10a      	bne.n	800a5ec <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 fb67 	bl	800acaa <SD_WideBus_Disable>
 800a5dc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	431a      	orrs	r2, r3
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	639a      	str	r2, [r3, #56]	@ 0x38
 800a5ea:	e00c      	b.n	800a606 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	639a      	str	r2, [r3, #56]	@ 0x38
 800a5f8:	e005      	b.n	800a606 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5fe:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00b      	beq.n	800a626 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a26      	ldr	r2, [pc, #152]	@ (800a6ac <HAL_SD_ConfigWideBusOperation+0x130>)
 800a614:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a624:	e01f      	b.n	800a666 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	695b      	ldr	r3, [r3, #20]
 800a640:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	699b      	ldr	r3, [r3, #24]
 800a646:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681d      	ldr	r5, [r3, #0]
 800a64c:	466c      	mov	r4, sp
 800a64e:	f107 0314 	add.w	r3, r7, #20
 800a652:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a65a:	f107 0308 	add.w	r3, r7, #8
 800a65e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a660:	4628      	mov	r0, r5
 800a662:	f002 fd5b 	bl	800d11c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a66e:	4618      	mov	r0, r3
 800a670:	f002 fe2f 	bl	800d2d2 <SDMMC_CmdBlockLength>
 800a674:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a676:	6a3b      	ldr	r3, [r7, #32]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d00c      	beq.n	800a696 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a0a      	ldr	r2, [pc, #40]	@ (800a6ac <HAL_SD_ConfigWideBusOperation+0x130>)
 800a682:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a688:	6a3b      	ldr	r3, [r7, #32]
 800a68a:	431a      	orrs	r2, r3
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800a69e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3728      	adds	r7, #40	@ 0x28
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bdb0      	pop	{r4, r5, r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	004005ff 	.word	0x004005ff

0800a6b0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b086      	sub	sp, #24
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a6bc:	f107 030c 	add.w	r3, r7, #12
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 fa7e 	bl	800abc4 <SD_SendStatus>
 800a6c8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d005      	beq.n	800a6dc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	431a      	orrs	r2, r3
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	0a5b      	lsrs	r3, r3, #9
 800a6e0:	f003 030f 	and.w	r3, r3, #15
 800a6e4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a6e6:	693b      	ldr	r3, [r7, #16]
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3718      	adds	r7, #24
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6fc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a70c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800a70e:	bf00      	nop
 800a710:	3714      	adds	r7, #20
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr

0800a71a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a71a:	b580      	push	{r7, lr}
 800a71c:	b084      	sub	sp, #16
 800a71e:	af00      	add	r7, sp, #0
 800a720:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a726:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a72c:	2b82      	cmp	r3, #130	@ 0x82
 800a72e:	d111      	bne.n	800a754 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4618      	mov	r0, r3
 800a736:	f002 fe77 	bl	800d428 <SDMMC_CmdStopTransfer>
 800a73a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d008      	beq.n	800a754 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	431a      	orrs	r2, r3
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f7ff fd3a 	bl	800a1c8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f022 0208 	bic.w	r2, r2, #8
 800a762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a76c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2201      	movs	r2, #1
 800a772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2200      	movs	r2, #0
 800a77a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a77c:	68f8      	ldr	r0, [r7, #12]
 800a77e:	f003 fae5 	bl	800dd4c <HAL_SD_RxCpltCallback>
#endif
}
 800a782:	bf00      	nop
 800a784:	3710      	adds	r7, #16
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
	...

0800a78c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b086      	sub	sp, #24
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a798:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f7fd fd02 	bl	80081a4 <HAL_DMA_GetError>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b02      	cmp	r3, #2
 800a7a4:	d03e      	beq.n	800a824 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7ac:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7b4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d002      	beq.n	800a7c2 <SD_DMAError+0x36>
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d12d      	bne.n	800a81e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a19      	ldr	r2, [pc, #100]	@ (800a82c <SD_DMAError+0xa0>)
 800a7c8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a7d8:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a7e6:	6978      	ldr	r0, [r7, #20]
 800a7e8:	f7ff ff62 	bl	800a6b0 <HAL_SD_GetCardState>
 800a7ec:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b06      	cmp	r3, #6
 800a7f2:	d002      	beq.n	800a7fa <SD_DMAError+0x6e>
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	2b05      	cmp	r3, #5
 800a7f8:	d10a      	bne.n	800a810 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f002 fe12 	bl	800d428 <SDMMC_CmdStopTransfer>
 800a804:	4602      	mov	r2, r0
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a80a:	431a      	orrs	r2, r3
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	2201      	movs	r2, #1
 800a814:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	2200      	movs	r2, #0
 800a81c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a81e:	6978      	ldr	r0, [r7, #20]
 800a820:	f7ff fcd2 	bl	800a1c8 <HAL_SD_ErrorCallback>
#endif
  }
}
 800a824:	bf00      	nop
 800a826:	3718      	adds	r7, #24
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}
 800a82c:	004005ff 	.word	0x004005ff

0800a830 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b084      	sub	sp, #16
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a846:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f7ff ff31 	bl	800a6b0 <HAL_SD_GetCardState>
 800a84e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2201      	movs	r2, #1
 800a854:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2200      	movs	r2, #0
 800a85c:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	2b06      	cmp	r3, #6
 800a862:	d002      	beq.n	800a86a <SD_DMATxAbort+0x3a>
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	2b05      	cmp	r3, #5
 800a868:	d10a      	bne.n	800a880 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4618      	mov	r0, r3
 800a870:	f002 fdda 	bl	800d428 <SDMMC_CmdStopTransfer>
 800a874:	4602      	mov	r2, r0
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a87a:	431a      	orrs	r2, r3
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a884:	2b00      	cmp	r3, #0
 800a886:	d103      	bne.n	800a890 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f003 fa4b 	bl	800dd24 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a88e:	e002      	b.n	800a896 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a890:	68f8      	ldr	r0, [r7, #12]
 800a892:	f7ff fc99 	bl	800a1c8 <HAL_SD_ErrorCallback>
}
 800a896:	bf00      	nop
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b084      	sub	sp, #16
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8aa:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a8b4:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f7ff fefa 	bl	800a6b0 <HAL_SD_GetCardState>
 800a8bc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2201      	movs	r2, #1
 800a8c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	2b06      	cmp	r3, #6
 800a8d0:	d002      	beq.n	800a8d8 <SD_DMARxAbort+0x3a>
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	2b05      	cmp	r3, #5
 800a8d6:	d10a      	bne.n	800a8ee <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f002 fda3 	bl	800d428 <SDMMC_CmdStopTransfer>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8e8:	431a      	orrs	r2, r3
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d103      	bne.n	800a8fe <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a8f6:	68f8      	ldr	r0, [r7, #12]
 800a8f8:	f003 fa14 	bl	800dd24 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a8fc:	e002      	b.n	800a904 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a8fe:	68f8      	ldr	r0, [r7, #12]
 800a900:	f7ff fc62 	bl	800a1c8 <HAL_SD_ErrorCallback>
}
 800a904:	bf00      	nop
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a90c:	b5b0      	push	{r4, r5, r7, lr}
 800a90e:	b094      	sub	sp, #80	@ 0x50
 800a910:	af04      	add	r7, sp, #16
 800a912:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a914:	2301      	movs	r3, #1
 800a916:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4618      	mov	r0, r3
 800a91e:	f002 fc54 	bl	800d1ca <SDIO_GetPowerState>
 800a922:	4603      	mov	r3, r0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d102      	bne.n	800a92e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a928:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800a92c:	e0b8      	b.n	800aaa0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a932:	2b03      	cmp	r3, #3
 800a934:	d02f      	beq.n	800a996 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4618      	mov	r0, r3
 800a93c:	f002 fe7e 	bl	800d63c <SDMMC_CmdSendCID>
 800a940:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a944:	2b00      	cmp	r3, #0
 800a946:	d001      	beq.n	800a94c <SD_InitCard+0x40>
    {
      return errorstate;
 800a948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a94a:	e0a9      	b.n	800aaa0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2100      	movs	r1, #0
 800a952:	4618      	mov	r0, r3
 800a954:	f002 fc7e 	bl	800d254 <SDIO_GetResponse>
 800a958:	4602      	mov	r2, r0
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2104      	movs	r1, #4
 800a964:	4618      	mov	r0, r3
 800a966:	f002 fc75 	bl	800d254 <SDIO_GetResponse>
 800a96a:	4602      	mov	r2, r0
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2108      	movs	r1, #8
 800a976:	4618      	mov	r0, r3
 800a978:	f002 fc6c 	bl	800d254 <SDIO_GetResponse>
 800a97c:	4602      	mov	r2, r0
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	210c      	movs	r1, #12
 800a988:	4618      	mov	r0, r3
 800a98a:	f002 fc63 	bl	800d254 <SDIO_GetResponse>
 800a98e:	4602      	mov	r2, r0
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a99a:	2b03      	cmp	r3, #3
 800a99c:	d00d      	beq.n	800a9ba <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f107 020e 	add.w	r2, r7, #14
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f002 fe84 	bl	800d6b6 <SDMMC_CmdSetRelAdd>
 800a9ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a9b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d001      	beq.n	800a9ba <SD_InitCard+0xae>
    {
      return errorstate;
 800a9b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9b8:	e072      	b.n	800aaa0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9be:	2b03      	cmp	r3, #3
 800a9c0:	d036      	beq.n	800aa30 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a9c2:	89fb      	ldrh	r3, [r7, #14]
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9d2:	041b      	lsls	r3, r3, #16
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	4610      	mov	r0, r2
 800a9d8:	f002 fe4e 	bl	800d678 <SDMMC_CmdSendCSD>
 800a9dc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <SD_InitCard+0xdc>
    {
      return errorstate;
 800a9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e6:	e05b      	b.n	800aaa0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	2100      	movs	r1, #0
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f002 fc30 	bl	800d254 <SDIO_GetResponse>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2104      	movs	r1, #4
 800aa00:	4618      	mov	r0, r3
 800aa02:	f002 fc27 	bl	800d254 <SDIO_GetResponse>
 800aa06:	4602      	mov	r2, r0
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2108      	movs	r1, #8
 800aa12:	4618      	mov	r0, r3
 800aa14:	f002 fc1e 	bl	800d254 <SDIO_GetResponse>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	210c      	movs	r1, #12
 800aa24:	4618      	mov	r0, r3
 800aa26:	f002 fc15 	bl	800d254 <SDIO_GetResponse>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2104      	movs	r1, #4
 800aa36:	4618      	mov	r0, r3
 800aa38:	f002 fc0c 	bl	800d254 <SDIO_GetResponse>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	0d1a      	lsrs	r2, r3, #20
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800aa44:	f107 0310 	add.w	r3, r7, #16
 800aa48:	4619      	mov	r1, r3
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f7ff fbc6 	bl	800a1dc <HAL_SD_GetCardCSD>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d002      	beq.n	800aa5c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa56:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aa5a:	e021      	b.n	800aaa0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6819      	ldr	r1, [r3, #0]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa64:	041b      	lsls	r3, r3, #16
 800aa66:	2200      	movs	r2, #0
 800aa68:	461c      	mov	r4, r3
 800aa6a:	4615      	mov	r5, r2
 800aa6c:	4622      	mov	r2, r4
 800aa6e:	462b      	mov	r3, r5
 800aa70:	4608      	mov	r0, r1
 800aa72:	f002 fcfb 	bl	800d46c <SDMMC_CmdSelDesel>
 800aa76:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800aa78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <SD_InitCard+0x176>
  {
    return errorstate;
 800aa7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa80:	e00e      	b.n	800aaa0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681d      	ldr	r5, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	466c      	mov	r4, sp
 800aa8a:	f103 0210 	add.w	r2, r3, #16
 800aa8e:	ca07      	ldmia	r2, {r0, r1, r2}
 800aa90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800aa94:	3304      	adds	r3, #4
 800aa96:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f002 fb3f 	bl	800d11c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3740      	adds	r7, #64	@ 0x40
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bdb0      	pop	{r4, r5, r7, pc}

0800aaa8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b086      	sub	sp, #24
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aab0:	2300      	movs	r3, #0
 800aab2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800aab4:	2300      	movs	r3, #0
 800aab6:	617b      	str	r3, [r7, #20]
 800aab8:	2300      	movs	r3, #0
 800aaba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4618      	mov	r0, r3
 800aac2:	f002 fcf6 	bl	800d4b2 <SDMMC_CmdGoIdleState>
 800aac6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	e072      	b.n	800abb8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4618      	mov	r0, r3
 800aad8:	f002 fd09 	bl	800d4ee <SDMMC_CmdOperCond>
 800aadc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00d      	beq.n	800ab00 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f002 fcdf 	bl	800d4b2 <SDMMC_CmdGoIdleState>
 800aaf4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d004      	beq.n	800ab06 <SD_PowerON+0x5e>
    {
      return errorstate;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	e05b      	b.n	800abb8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2201      	movs	r2, #1
 800ab04:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d137      	bne.n	800ab7e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	2100      	movs	r1, #0
 800ab14:	4618      	mov	r0, r3
 800ab16:	f002 fd09 	bl	800d52c <SDMMC_CmdAppCommand>
 800ab1a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d02d      	beq.n	800ab7e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ab22:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ab26:	e047      	b.n	800abb8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	2100      	movs	r1, #0
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f002 fcfc 	bl	800d52c <SDMMC_CmdAppCommand>
 800ab34:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d001      	beq.n	800ab40 <SD_PowerON+0x98>
    {
      return errorstate;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	e03b      	b.n	800abb8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	491e      	ldr	r1, [pc, #120]	@ (800abc0 <SD_PowerON+0x118>)
 800ab46:	4618      	mov	r0, r3
 800ab48:	f002 fd12 	bl	800d570 <SDMMC_CmdAppOperCommand>
 800ab4c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d002      	beq.n	800ab5a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ab54:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ab58:	e02e      	b.n	800abb8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2100      	movs	r1, #0
 800ab60:	4618      	mov	r0, r3
 800ab62:	f002 fb77 	bl	800d254 <SDIO_GetResponse>
 800ab66:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	0fdb      	lsrs	r3, r3, #31
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d101      	bne.n	800ab74 <SD_PowerON+0xcc>
 800ab70:	2301      	movs	r3, #1
 800ab72:	e000      	b.n	800ab76 <SD_PowerON+0xce>
 800ab74:	2300      	movs	r3, #0
 800ab76:	613b      	str	r3, [r7, #16]

    count++;
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d802      	bhi.n	800ab8e <SD_PowerON+0xe6>
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d0cc      	beq.n	800ab28 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d902      	bls.n	800ab9e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ab98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab9c:	e00c      	b.n	800abb8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d003      	beq.n	800abb0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2201      	movs	r2, #1
 800abac:	645a      	str	r2, [r3, #68]	@ 0x44
 800abae:	e002      	b.n	800abb6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3718      	adds	r7, #24
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}
 800abc0:	c1100000 	.word	0xc1100000

0800abc4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d102      	bne.n	800abda <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800abd4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800abd8:	e018      	b.n	800ac0c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abe2:	041b      	lsls	r3, r3, #16
 800abe4:	4619      	mov	r1, r3
 800abe6:	4610      	mov	r0, r2
 800abe8:	f002 fd86 	bl	800d6f8 <SDMMC_CmdSendStatus>
 800abec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d001      	beq.n	800abf8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	e009      	b.n	800ac0c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	2100      	movs	r1, #0
 800abfe:	4618      	mov	r0, r3
 800ac00:	f002 fb28 	bl	800d254 <SDIO_GetResponse>
 800ac04:	4602      	mov	r2, r0
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	60fb      	str	r3, [r7, #12]
 800ac20:	2300      	movs	r3, #0
 800ac22:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2100      	movs	r1, #0
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f002 fb12 	bl	800d254 <SDIO_GetResponse>
 800ac30:	4603      	mov	r3, r0
 800ac32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac3a:	d102      	bne.n	800ac42 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ac3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ac40:	e02f      	b.n	800aca2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ac42:	f107 030c 	add.w	r3, r7, #12
 800ac46:	4619      	mov	r1, r3
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f879 	bl	800ad40 <SD_FindSCR>
 800ac4e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	e023      	b.n	800aca2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d01c      	beq.n	800ac9e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac6c:	041b      	lsls	r3, r3, #16
 800ac6e:	4619      	mov	r1, r3
 800ac70:	4610      	mov	r0, r2
 800ac72:	f002 fc5b 	bl	800d52c <SDMMC_CmdAppCommand>
 800ac76:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d001      	beq.n	800ac82 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	e00f      	b.n	800aca2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2102      	movs	r1, #2
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f002 fc94 	bl	800d5b6 <SDMMC_CmdBusWidth>
 800ac8e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	e003      	b.n	800aca2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	e001      	b.n	800aca2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ac9e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b086      	sub	sp, #24
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800acb2:	2300      	movs	r3, #0
 800acb4:	60fb      	str	r3, [r7, #12]
 800acb6:	2300      	movs	r3, #0
 800acb8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	2100      	movs	r1, #0
 800acc0:	4618      	mov	r0, r3
 800acc2:	f002 fac7 	bl	800d254 <SDIO_GetResponse>
 800acc6:	4603      	mov	r3, r0
 800acc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800accc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acd0:	d102      	bne.n	800acd8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800acd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800acd6:	e02f      	b.n	800ad38 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800acd8:	f107 030c 	add.w	r3, r7, #12
 800acdc:	4619      	mov	r1, r3
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f000 f82e 	bl	800ad40 <SD_FindSCR>
 800ace4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d001      	beq.n	800acf0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	e023      	b.n	800ad38 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d01c      	beq.n	800ad34 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad02:	041b      	lsls	r3, r3, #16
 800ad04:	4619      	mov	r1, r3
 800ad06:	4610      	mov	r0, r2
 800ad08:	f002 fc10 	bl	800d52c <SDMMC_CmdAppCommand>
 800ad0c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d001      	beq.n	800ad18 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	e00f      	b.n	800ad38 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f002 fc49 	bl	800d5b6 <SDMMC_CmdBusWidth>
 800ad24:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d001      	beq.n	800ad30 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	e003      	b.n	800ad38 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ad30:	2300      	movs	r3, #0
 800ad32:	e001      	b.n	800ad38 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ad34:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3718      	adds	r7, #24
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ad40:	b590      	push	{r4, r7, lr}
 800ad42:	b08f      	sub	sp, #60	@ 0x3c
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ad4a:	f7fc fdf7 	bl	800793c <HAL_GetTick>
 800ad4e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800ad50:	2300      	movs	r3, #0
 800ad52:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ad54:	2300      	movs	r3, #0
 800ad56:	60bb      	str	r3, [r7, #8]
 800ad58:	2300      	movs	r3, #0
 800ad5a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2108      	movs	r1, #8
 800ad66:	4618      	mov	r0, r3
 800ad68:	f002 fab3 	bl	800d2d2 <SDMMC_CmdBlockLength>
 800ad6c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d001      	beq.n	800ad78 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ad74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad76:	e0b2      	b.n	800aede <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad80:	041b      	lsls	r3, r3, #16
 800ad82:	4619      	mov	r1, r3
 800ad84:	4610      	mov	r0, r2
 800ad86:	f002 fbd1 	bl	800d52c <SDMMC_CmdAppCommand>
 800ad8a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d001      	beq.n	800ad96 <SD_FindSCR+0x56>
  {
    return errorstate;
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	e0a3      	b.n	800aede <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ad96:	f04f 33ff 	mov.w	r3, #4294967295
 800ad9a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ad9c:	2308      	movs	r3, #8
 800ad9e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800ada0:	2330      	movs	r3, #48	@ 0x30
 800ada2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800ada4:	2302      	movs	r3, #2
 800ada6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800ada8:	2300      	movs	r3, #0
 800adaa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800adac:	2301      	movs	r3, #1
 800adae:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f107 0210 	add.w	r2, r7, #16
 800adb8:	4611      	mov	r1, r2
 800adba:	4618      	mov	r0, r3
 800adbc:	f002 fa5d 	bl	800d27a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4618      	mov	r0, r3
 800adc6:	f002 fc18 	bl	800d5fa <SDMMC_CmdSendSCR>
 800adca:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800adcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adce:	2b00      	cmp	r3, #0
 800add0:	d02a      	beq.n	800ae28 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800add2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add4:	e083      	b.n	800aede <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800addc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d00f      	beq.n	800ae04 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6819      	ldr	r1, [r3, #0]
 800ade8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	f107 0208 	add.w	r2, r7, #8
 800adf0:	18d4      	adds	r4, r2, r3
 800adf2:	4608      	mov	r0, r1
 800adf4:	f002 f9bd 	bl	800d172 <SDIO_ReadFIFO>
 800adf8:	4603      	mov	r3, r0
 800adfa:	6023      	str	r3, [r4, #0]
      index++;
 800adfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adfe:	3301      	adds	r3, #1
 800ae00:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae02:	e006      	b.n	800ae12 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d012      	beq.n	800ae38 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800ae12:	f7fc fd93 	bl	800793c <HAL_GetTick>
 800ae16:	4602      	mov	r2, r0
 800ae18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae1a:	1ad3      	subs	r3, r2, r3
 800ae1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae20:	d102      	bne.n	800ae28 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ae22:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ae26:	e05a      	b.n	800aede <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae2e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d0cf      	beq.n	800add6 <SD_FindSCR+0x96>
 800ae36:	e000      	b.n	800ae3a <SD_FindSCR+0xfa>
      break;
 800ae38:	bf00      	nop
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae40:	f003 0308 	and.w	r3, r3, #8
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d005      	beq.n	800ae54 <SD_FindSCR+0x114>
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2208      	movs	r2, #8
 800ae4e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ae50:	2308      	movs	r3, #8
 800ae52:	e044      	b.n	800aede <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae5a:	f003 0302 	and.w	r3, r3, #2
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d005      	beq.n	800ae6e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2202      	movs	r2, #2
 800ae68:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ae6a:	2302      	movs	r3, #2
 800ae6c:	e037      	b.n	800aede <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae74:	f003 0320 	and.w	r3, r3, #32
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d005      	beq.n	800ae88 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2220      	movs	r2, #32
 800ae82:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ae84:	2320      	movs	r3, #32
 800ae86:	e02a      	b.n	800aede <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800ae90:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	061a      	lsls	r2, r3, #24
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	021b      	lsls	r3, r3, #8
 800ae9a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ae9e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	0a1b      	lsrs	r3, r3, #8
 800aea4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800aea8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	0e1b      	lsrs	r3, r3, #24
 800aeae:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800aeb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb2:	601a      	str	r2, [r3, #0]
    scr++;
 800aeb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb6:	3304      	adds	r3, #4
 800aeb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	061a      	lsls	r2, r3, #24
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	021b      	lsls	r3, r3, #8
 800aec2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aec6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	0a1b      	lsrs	r3, r3, #8
 800aecc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aed0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	0e1b      	lsrs	r3, r3, #24
 800aed6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeda:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800aedc:	2300      	movs	r3, #0
}
 800aede:	4618      	mov	r0, r3
 800aee0:	373c      	adds	r7, #60	@ 0x3c
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd90      	pop	{r4, r7, pc}

0800aee6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800aee6:	b580      	push	{r7, lr}
 800aee8:	b086      	sub	sp, #24
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aef2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d03f      	beq.n	800af80 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800af00:	2300      	movs	r3, #0
 800af02:	617b      	str	r3, [r7, #20]
 800af04:	e033      	b.n	800af6e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f002 f931 	bl	800d172 <SDIO_ReadFIFO>
 800af10:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	b2da      	uxtb	r2, r3
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	701a      	strb	r2, [r3, #0]
      tmp++;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	3301      	adds	r3, #1
 800af1e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	3b01      	subs	r3, #1
 800af24:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	0a1b      	lsrs	r3, r3, #8
 800af2a:	b2da      	uxtb	r2, r3
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	3301      	adds	r3, #1
 800af34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	3b01      	subs	r3, #1
 800af3a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	0c1b      	lsrs	r3, r3, #16
 800af40:	b2da      	uxtb	r2, r3
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	701a      	strb	r2, [r3, #0]
      tmp++;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	3301      	adds	r3, #1
 800af4a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	3b01      	subs	r3, #1
 800af50:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	0e1b      	lsrs	r3, r3, #24
 800af56:	b2da      	uxtb	r2, r3
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	3301      	adds	r3, #1
 800af60:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	3b01      	subs	r3, #1
 800af66:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	3301      	adds	r3, #1
 800af6c:	617b      	str	r3, [r7, #20]
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	2b07      	cmp	r3, #7
 800af72:	d9c8      	bls.n	800af06 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	68fa      	ldr	r2, [r7, #12]
 800af78:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	693a      	ldr	r2, [r7, #16]
 800af7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800af80:	bf00      	nop
 800af82:	3718      	adds	r7, #24
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b086      	sub	sp, #24
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a1b      	ldr	r3, [r3, #32]
 800af94:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af9a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d043      	beq.n	800b02a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800afa2:	2300      	movs	r3, #0
 800afa4:	617b      	str	r3, [r7, #20]
 800afa6:	e037      	b.n	800b018 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	781b      	ldrb	r3, [r3, #0]
 800afac:	60bb      	str	r3, [r7, #8]
      tmp++;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3301      	adds	r3, #1
 800afb2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	3b01      	subs	r3, #1
 800afb8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	021a      	lsls	r2, r3, #8
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	60bb      	str	r3, [r7, #8]
      tmp++;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	3301      	adds	r3, #1
 800afca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	3b01      	subs	r3, #1
 800afd0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	041a      	lsls	r2, r3, #16
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	4313      	orrs	r3, r2
 800afdc:	60bb      	str	r3, [r7, #8]
      tmp++;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	3301      	adds	r3, #1
 800afe2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	3b01      	subs	r3, #1
 800afe8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	061a      	lsls	r2, r3, #24
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	4313      	orrs	r3, r2
 800aff4:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	3301      	adds	r3, #1
 800affa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	3b01      	subs	r3, #1
 800b000:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f107 0208 	add.w	r2, r7, #8
 800b00a:	4611      	mov	r1, r2
 800b00c:	4618      	mov	r0, r3
 800b00e:	f002 f8bd 	bl	800d18c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	3301      	adds	r3, #1
 800b016:	617b      	str	r3, [r7, #20]
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	2b07      	cmp	r3, #7
 800b01c:	d9c4      	bls.n	800afa8 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	68fa      	ldr	r2, [r7, #12]
 800b022:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800b02a:	bf00      	nop
 800b02c:	3718      	adds	r7, #24
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}

0800b032 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b032:	b580      	push	{r7, lr}
 800b034:	b082      	sub	sp, #8
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b040:	2301      	movs	r3, #1
 800b042:	e07b      	b.n	800b13c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d108      	bne.n	800b05e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b054:	d009      	beq.n	800b06a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2200      	movs	r2, #0
 800b05a:	61da      	str	r2, [r3, #28]
 800b05c:	e005      	b.n	800b06a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2200      	movs	r2, #0
 800b062:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b076:	b2db      	uxtb	r3, r3
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d106      	bne.n	800b08a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f7fa fcb7 	bl	80059f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2202      	movs	r2, #2
 800b08e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b0a0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	689b      	ldr	r3, [r3, #8]
 800b0ae:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b0b2:	431a      	orrs	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0bc:	431a      	orrs	r2, r3
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	691b      	ldr	r3, [r3, #16]
 800b0c2:	f003 0302 	and.w	r3, r3, #2
 800b0c6:	431a      	orrs	r2, r3
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	695b      	ldr	r3, [r3, #20]
 800b0cc:	f003 0301 	and.w	r3, r3, #1
 800b0d0:	431a      	orrs	r2, r3
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	699b      	ldr	r3, [r3, #24]
 800b0d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0da:	431a      	orrs	r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	69db      	ldr	r3, [r3, #28]
 800b0e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b0e4:	431a      	orrs	r2, r3
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6a1b      	ldr	r3, [r3, #32]
 800b0ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0ee:	ea42 0103 	orr.w	r1, r2, r3
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	430a      	orrs	r2, r1
 800b100:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	699b      	ldr	r3, [r3, #24]
 800b106:	0c1b      	lsrs	r3, r3, #16
 800b108:	f003 0104 	and.w	r1, r3, #4
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b110:	f003 0210 	and.w	r2, r3, #16
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	430a      	orrs	r2, r1
 800b11a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	69da      	ldr	r2, [r3, #28]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b12a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2200      	movs	r2, #0
 800b130:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2201      	movs	r2, #1
 800b136:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3708      	adds	r7, #8
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d101      	bne.n	800b156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b152:	2301      	movs	r3, #1
 800b154:	e041      	b.n	800b1da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b15c:	b2db      	uxtb	r3, r3
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d106      	bne.n	800b170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2200      	movs	r2, #0
 800b166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f7fa ff0c 	bl	8005f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2202      	movs	r2, #2
 800b174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	3304      	adds	r3, #4
 800b180:	4619      	mov	r1, r3
 800b182:	4610      	mov	r0, r2
 800b184:	f000 fae6 	bl	800b754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2201      	movs	r2, #1
 800b194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2201      	movs	r2, #1
 800b19c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b1d8:	2300      	movs	r3, #0
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3708      	adds	r7, #8
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
	...

0800b1e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d001      	beq.n	800b1fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e046      	b.n	800b28a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2202      	movs	r2, #2
 800b200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4a23      	ldr	r2, [pc, #140]	@ (800b298 <HAL_TIM_Base_Start+0xb4>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d022      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b216:	d01d      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4a1f      	ldr	r2, [pc, #124]	@ (800b29c <HAL_TIM_Base_Start+0xb8>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d018      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	4a1e      	ldr	r2, [pc, #120]	@ (800b2a0 <HAL_TIM_Base_Start+0xbc>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d013      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a1c      	ldr	r2, [pc, #112]	@ (800b2a4 <HAL_TIM_Base_Start+0xc0>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d00e      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	4a1b      	ldr	r2, [pc, #108]	@ (800b2a8 <HAL_TIM_Base_Start+0xc4>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d009      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a19      	ldr	r2, [pc, #100]	@ (800b2ac <HAL_TIM_Base_Start+0xc8>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d004      	beq.n	800b254 <HAL_TIM_Base_Start+0x70>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a18      	ldr	r2, [pc, #96]	@ (800b2b0 <HAL_TIM_Base_Start+0xcc>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d111      	bne.n	800b278 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	f003 0307 	and.w	r3, r3, #7
 800b25e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2b06      	cmp	r3, #6
 800b264:	d010      	beq.n	800b288 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f042 0201 	orr.w	r2, r2, #1
 800b274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b276:	e007      	b.n	800b288 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681a      	ldr	r2, [r3, #0]
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f042 0201 	orr.w	r2, r2, #1
 800b286:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3714      	adds	r7, #20
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr
 800b296:	bf00      	nop
 800b298:	40010000 	.word	0x40010000
 800b29c:	40000400 	.word	0x40000400
 800b2a0:	40000800 	.word	0x40000800
 800b2a4:	40000c00 	.word	0x40000c00
 800b2a8:	40010400 	.word	0x40010400
 800b2ac:	40014000 	.word	0x40014000
 800b2b0:	40001800 	.word	0x40001800

0800b2b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b085      	sub	sp, #20
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2c2:	b2db      	uxtb	r3, r3
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d001      	beq.n	800b2cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	e04e      	b.n	800b36a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2202      	movs	r2, #2
 800b2d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	68da      	ldr	r2, [r3, #12]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f042 0201 	orr.w	r2, r2, #1
 800b2e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	4a23      	ldr	r2, [pc, #140]	@ (800b378 <HAL_TIM_Base_Start_IT+0xc4>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d022      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2f6:	d01d      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a1f      	ldr	r2, [pc, #124]	@ (800b37c <HAL_TIM_Base_Start_IT+0xc8>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d018      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4a1e      	ldr	r2, [pc, #120]	@ (800b380 <HAL_TIM_Base_Start_IT+0xcc>)
 800b308:	4293      	cmp	r3, r2
 800b30a:	d013      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a1c      	ldr	r2, [pc, #112]	@ (800b384 <HAL_TIM_Base_Start_IT+0xd0>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d00e      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4a1b      	ldr	r2, [pc, #108]	@ (800b388 <HAL_TIM_Base_Start_IT+0xd4>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d009      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a19      	ldr	r2, [pc, #100]	@ (800b38c <HAL_TIM_Base_Start_IT+0xd8>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d004      	beq.n	800b334 <HAL_TIM_Base_Start_IT+0x80>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a18      	ldr	r2, [pc, #96]	@ (800b390 <HAL_TIM_Base_Start_IT+0xdc>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d111      	bne.n	800b358 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	689b      	ldr	r3, [r3, #8]
 800b33a:	f003 0307 	and.w	r3, r3, #7
 800b33e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2b06      	cmp	r3, #6
 800b344:	d010      	beq.n	800b368 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f042 0201 	orr.w	r2, r2, #1
 800b354:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b356:	e007      	b.n	800b368 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	681a      	ldr	r2, [r3, #0]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f042 0201 	orr.w	r2, r2, #1
 800b366:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3714      	adds	r7, #20
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr
 800b376:	bf00      	nop
 800b378:	40010000 	.word	0x40010000
 800b37c:	40000400 	.word	0x40000400
 800b380:	40000800 	.word	0x40000800
 800b384:	40000c00 	.word	0x40000c00
 800b388:	40010400 	.word	0x40010400
 800b38c:	40014000 	.word	0x40014000
 800b390:	40001800 	.word	0x40001800

0800b394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	68db      	ldr	r3, [r3, #12]
 800b3a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	691b      	ldr	r3, [r3, #16]
 800b3aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	f003 0302 	and.w	r3, r3, #2
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d020      	beq.n	800b3f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	f003 0302 	and.w	r3, r3, #2
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d01b      	beq.n	800b3f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f06f 0202 	mvn.w	r2, #2
 800b3c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	699b      	ldr	r3, [r3, #24]
 800b3d6:	f003 0303 	and.w	r3, r3, #3
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d003      	beq.n	800b3e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f000 f999 	bl	800b716 <HAL_TIM_IC_CaptureCallback>
 800b3e4:	e005      	b.n	800b3f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f000 f98b 	bl	800b702 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 f99c 	bl	800b72a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	f003 0304 	and.w	r3, r3, #4
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d020      	beq.n	800b444 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f003 0304 	and.w	r3, r3, #4
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d01b      	beq.n	800b444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f06f 0204 	mvn.w	r2, #4
 800b414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2202      	movs	r2, #2
 800b41a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	699b      	ldr	r3, [r3, #24]
 800b422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b426:	2b00      	cmp	r3, #0
 800b428:	d003      	beq.n	800b432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 f973 	bl	800b716 <HAL_TIM_IC_CaptureCallback>
 800b430:	e005      	b.n	800b43e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f965 	bl	800b702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f000 f976 	bl	800b72a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	f003 0308 	and.w	r3, r3, #8
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d020      	beq.n	800b490 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f003 0308 	and.w	r3, r3, #8
 800b454:	2b00      	cmp	r3, #0
 800b456:	d01b      	beq.n	800b490 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f06f 0208 	mvn.w	r2, #8
 800b460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2204      	movs	r2, #4
 800b466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	69db      	ldr	r3, [r3, #28]
 800b46e:	f003 0303 	and.w	r3, r3, #3
 800b472:	2b00      	cmp	r3, #0
 800b474:	d003      	beq.n	800b47e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f94d 	bl	800b716 <HAL_TIM_IC_CaptureCallback>
 800b47c:	e005      	b.n	800b48a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 f93f 	bl	800b702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f950 	bl	800b72a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	f003 0310 	and.w	r3, r3, #16
 800b496:	2b00      	cmp	r3, #0
 800b498:	d020      	beq.n	800b4dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f003 0310 	and.w	r3, r3, #16
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d01b      	beq.n	800b4dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f06f 0210 	mvn.w	r2, #16
 800b4ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2208      	movs	r2, #8
 800b4b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	69db      	ldr	r3, [r3, #28]
 800b4ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d003      	beq.n	800b4ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f927 	bl	800b716 <HAL_TIM_IC_CaptureCallback>
 800b4c8:	e005      	b.n	800b4d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 f919 	bl	800b702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 f92a 	bl	800b72a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	f003 0301 	and.w	r3, r3, #1
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d00c      	beq.n	800b500 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f003 0301 	and.w	r3, r3, #1
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d007      	beq.n	800b500 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f06f 0201 	mvn.w	r2, #1
 800b4f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f7f9 fdc0 	bl	8005080 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b506:	2b00      	cmp	r3, #0
 800b508:	d00c      	beq.n	800b524 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b510:	2b00      	cmp	r3, #0
 800b512:	d007      	beq.n	800b524 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b51c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 fade 	bl	800bae0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d00c      	beq.n	800b548 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b534:	2b00      	cmp	r3, #0
 800b536:	d007      	beq.n	800b548 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f8fb 	bl	800b73e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	f003 0320 	and.w	r3, r3, #32
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d00c      	beq.n	800b56c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f003 0320 	and.w	r3, r3, #32
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d007      	beq.n	800b56c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f06f 0220 	mvn.w	r2, #32
 800b564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f000 fab0 	bl	800bacc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b56c:	bf00      	nop
 800b56e:	3710      	adds	r7, #16
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b57e:	2300      	movs	r3, #0
 800b580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d101      	bne.n	800b590 <HAL_TIM_ConfigClockSource+0x1c>
 800b58c:	2302      	movs	r3, #2
 800b58e:	e0b4      	b.n	800b6fa <HAL_TIM_ConfigClockSource+0x186>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2201      	movs	r2, #1
 800b594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2202      	movs	r2, #2
 800b59c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	689b      	ldr	r3, [r3, #8]
 800b5a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b5ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b5b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5c8:	d03e      	beq.n	800b648 <HAL_TIM_ConfigClockSource+0xd4>
 800b5ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5ce:	f200 8087 	bhi.w	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b5d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5d6:	f000 8086 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x172>
 800b5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5de:	d87f      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b5e0:	2b70      	cmp	r3, #112	@ 0x70
 800b5e2:	d01a      	beq.n	800b61a <HAL_TIM_ConfigClockSource+0xa6>
 800b5e4:	2b70      	cmp	r3, #112	@ 0x70
 800b5e6:	d87b      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b5e8:	2b60      	cmp	r3, #96	@ 0x60
 800b5ea:	d050      	beq.n	800b68e <HAL_TIM_ConfigClockSource+0x11a>
 800b5ec:	2b60      	cmp	r3, #96	@ 0x60
 800b5ee:	d877      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b5f0:	2b50      	cmp	r3, #80	@ 0x50
 800b5f2:	d03c      	beq.n	800b66e <HAL_TIM_ConfigClockSource+0xfa>
 800b5f4:	2b50      	cmp	r3, #80	@ 0x50
 800b5f6:	d873      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b5f8:	2b40      	cmp	r3, #64	@ 0x40
 800b5fa:	d058      	beq.n	800b6ae <HAL_TIM_ConfigClockSource+0x13a>
 800b5fc:	2b40      	cmp	r3, #64	@ 0x40
 800b5fe:	d86f      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b600:	2b30      	cmp	r3, #48	@ 0x30
 800b602:	d064      	beq.n	800b6ce <HAL_TIM_ConfigClockSource+0x15a>
 800b604:	2b30      	cmp	r3, #48	@ 0x30
 800b606:	d86b      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b608:	2b20      	cmp	r3, #32
 800b60a:	d060      	beq.n	800b6ce <HAL_TIM_ConfigClockSource+0x15a>
 800b60c:	2b20      	cmp	r3, #32
 800b60e:	d867      	bhi.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800b610:	2b00      	cmp	r3, #0
 800b612:	d05c      	beq.n	800b6ce <HAL_TIM_ConfigClockSource+0x15a>
 800b614:	2b10      	cmp	r3, #16
 800b616:	d05a      	beq.n	800b6ce <HAL_TIM_ConfigClockSource+0x15a>
 800b618:	e062      	b.n	800b6e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b62a:	f000 f9b3 	bl	800b994 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b63c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	68ba      	ldr	r2, [r7, #8]
 800b644:	609a      	str	r2, [r3, #8]
      break;
 800b646:	e04f      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b658:	f000 f99c 	bl	800b994 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	689a      	ldr	r2, [r3, #8]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b66a:	609a      	str	r2, [r3, #8]
      break;
 800b66c:	e03c      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b67a:	461a      	mov	r2, r3
 800b67c:	f000 f910 	bl	800b8a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	2150      	movs	r1, #80	@ 0x50
 800b686:	4618      	mov	r0, r3
 800b688:	f000 f969 	bl	800b95e <TIM_ITRx_SetConfig>
      break;
 800b68c:	e02c      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b69a:	461a      	mov	r2, r3
 800b69c:	f000 f92f 	bl	800b8fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	2160      	movs	r1, #96	@ 0x60
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f000 f959 	bl	800b95e <TIM_ITRx_SetConfig>
      break;
 800b6ac:	e01c      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	f000 f8f0 	bl	800b8a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2140      	movs	r1, #64	@ 0x40
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f000 f949 	bl	800b95e <TIM_ITRx_SetConfig>
      break;
 800b6cc:	e00c      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	4610      	mov	r0, r2
 800b6da:	f000 f940 	bl	800b95e <TIM_ITRx_SetConfig>
      break;
 800b6de:	e003      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b6e4:	e000      	b.n	800b6e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b6e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}

0800b702 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b702:	b480      	push	{r7}
 800b704:	b083      	sub	sp, #12
 800b706:	af00      	add	r7, sp, #0
 800b708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b70a:	bf00      	nop
 800b70c:	370c      	adds	r7, #12
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr

0800b716 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b716:	b480      	push	{r7}
 800b718:	b083      	sub	sp, #12
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b71e:	bf00      	nop
 800b720:	370c      	adds	r7, #12
 800b722:	46bd      	mov	sp, r7
 800b724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b728:	4770      	bx	lr

0800b72a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b732:	bf00      	nop
 800b734:	370c      	adds	r7, #12
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr

0800b73e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b73e:	b480      	push	{r7}
 800b740:	b083      	sub	sp, #12
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b746:	bf00      	nop
 800b748:	370c      	adds	r7, #12
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr
	...

0800b754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	4a43      	ldr	r2, [pc, #268]	@ (800b874 <TIM_Base_SetConfig+0x120>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d013      	beq.n	800b794 <TIM_Base_SetConfig+0x40>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b772:	d00f      	beq.n	800b794 <TIM_Base_SetConfig+0x40>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a40      	ldr	r2, [pc, #256]	@ (800b878 <TIM_Base_SetConfig+0x124>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d00b      	beq.n	800b794 <TIM_Base_SetConfig+0x40>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	4a3f      	ldr	r2, [pc, #252]	@ (800b87c <TIM_Base_SetConfig+0x128>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d007      	beq.n	800b794 <TIM_Base_SetConfig+0x40>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a3e      	ldr	r2, [pc, #248]	@ (800b880 <TIM_Base_SetConfig+0x12c>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d003      	beq.n	800b794 <TIM_Base_SetConfig+0x40>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a3d      	ldr	r2, [pc, #244]	@ (800b884 <TIM_Base_SetConfig+0x130>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d108      	bne.n	800b7a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b79a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	68fa      	ldr	r2, [r7, #12]
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	4a32      	ldr	r2, [pc, #200]	@ (800b874 <TIM_Base_SetConfig+0x120>)
 800b7aa:	4293      	cmp	r3, r2
 800b7ac:	d02b      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7b4:	d027      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	4a2f      	ldr	r2, [pc, #188]	@ (800b878 <TIM_Base_SetConfig+0x124>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d023      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	4a2e      	ldr	r2, [pc, #184]	@ (800b87c <TIM_Base_SetConfig+0x128>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d01f      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	4a2d      	ldr	r2, [pc, #180]	@ (800b880 <TIM_Base_SetConfig+0x12c>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d01b      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	4a2c      	ldr	r2, [pc, #176]	@ (800b884 <TIM_Base_SetConfig+0x130>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d017      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	4a2b      	ldr	r2, [pc, #172]	@ (800b888 <TIM_Base_SetConfig+0x134>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d013      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	4a2a      	ldr	r2, [pc, #168]	@ (800b88c <TIM_Base_SetConfig+0x138>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d00f      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	4a29      	ldr	r2, [pc, #164]	@ (800b890 <TIM_Base_SetConfig+0x13c>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d00b      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	4a28      	ldr	r2, [pc, #160]	@ (800b894 <TIM_Base_SetConfig+0x140>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d007      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	4a27      	ldr	r2, [pc, #156]	@ (800b898 <TIM_Base_SetConfig+0x144>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d003      	beq.n	800b806 <TIM_Base_SetConfig+0xb2>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	4a26      	ldr	r2, [pc, #152]	@ (800b89c <TIM_Base_SetConfig+0x148>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d108      	bne.n	800b818 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b80c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	4313      	orrs	r3, r2
 800b816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	695b      	ldr	r3, [r3, #20]
 800b822:	4313      	orrs	r3, r2
 800b824:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	689a      	ldr	r2, [r3, #8]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	681a      	ldr	r2, [r3, #0]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	4a0e      	ldr	r2, [pc, #56]	@ (800b874 <TIM_Base_SetConfig+0x120>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d003      	beq.n	800b846 <TIM_Base_SetConfig+0xf2>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4a10      	ldr	r2, [pc, #64]	@ (800b884 <TIM_Base_SetConfig+0x130>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d103      	bne.n	800b84e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	691a      	ldr	r2, [r3, #16]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f043 0204 	orr.w	r2, r3, #4
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2201      	movs	r2, #1
 800b85e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	68fa      	ldr	r2, [r7, #12]
 800b864:	601a      	str	r2, [r3, #0]
}
 800b866:	bf00      	nop
 800b868:	3714      	adds	r7, #20
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	40010000 	.word	0x40010000
 800b878:	40000400 	.word	0x40000400
 800b87c:	40000800 	.word	0x40000800
 800b880:	40000c00 	.word	0x40000c00
 800b884:	40010400 	.word	0x40010400
 800b888:	40014000 	.word	0x40014000
 800b88c:	40014400 	.word	0x40014400
 800b890:	40014800 	.word	0x40014800
 800b894:	40001800 	.word	0x40001800
 800b898:	40001c00 	.word	0x40001c00
 800b89c:	40002000 	.word	0x40002000

0800b8a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b087      	sub	sp, #28
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	6a1b      	ldr	r3, [r3, #32]
 800b8b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	6a1b      	ldr	r3, [r3, #32]
 800b8b6:	f023 0201 	bic.w	r2, r3, #1
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	699b      	ldr	r3, [r3, #24]
 800b8c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b8ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	011b      	lsls	r3, r3, #4
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	f023 030a 	bic.w	r3, r3, #10
 800b8dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b8de:	697a      	ldr	r2, [r7, #20]
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	693a      	ldr	r2, [r7, #16]
 800b8ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	697a      	ldr	r2, [r7, #20]
 800b8f0:	621a      	str	r2, [r3, #32]
}
 800b8f2:	bf00      	nop
 800b8f4:	371c      	adds	r7, #28
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b8fe:	b480      	push	{r7}
 800b900:	b087      	sub	sp, #28
 800b902:	af00      	add	r7, sp, #0
 800b904:	60f8      	str	r0, [r7, #12]
 800b906:	60b9      	str	r1, [r7, #8]
 800b908:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	6a1b      	ldr	r3, [r3, #32]
 800b90e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6a1b      	ldr	r3, [r3, #32]
 800b914:	f023 0210 	bic.w	r2, r3, #16
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	699b      	ldr	r3, [r3, #24]
 800b920:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b928:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	031b      	lsls	r3, r3, #12
 800b92e:	693a      	ldr	r2, [r7, #16]
 800b930:	4313      	orrs	r3, r2
 800b932:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b93a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	011b      	lsls	r3, r3, #4
 800b940:	697a      	ldr	r2, [r7, #20]
 800b942:	4313      	orrs	r3, r2
 800b944:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	693a      	ldr	r2, [r7, #16]
 800b94a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	697a      	ldr	r2, [r7, #20]
 800b950:	621a      	str	r2, [r3, #32]
}
 800b952:	bf00      	nop
 800b954:	371c      	adds	r7, #28
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr

0800b95e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b95e:	b480      	push	{r7}
 800b960:	b085      	sub	sp, #20
 800b962:	af00      	add	r7, sp, #0
 800b964:	6078      	str	r0, [r7, #4]
 800b966:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b974:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b976:	683a      	ldr	r2, [r7, #0]
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	4313      	orrs	r3, r2
 800b97c:	f043 0307 	orr.w	r3, r3, #7
 800b980:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	68fa      	ldr	r2, [r7, #12]
 800b986:	609a      	str	r2, [r3, #8]
}
 800b988:	bf00      	nop
 800b98a:	3714      	adds	r7, #20
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr

0800b994 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b994:	b480      	push	{r7}
 800b996:	b087      	sub	sp, #28
 800b998:	af00      	add	r7, sp, #0
 800b99a:	60f8      	str	r0, [r7, #12]
 800b99c:	60b9      	str	r1, [r7, #8]
 800b99e:	607a      	str	r2, [r7, #4]
 800b9a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	689b      	ldr	r3, [r3, #8]
 800b9a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b9ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	021a      	lsls	r2, r3, #8
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	431a      	orrs	r2, r3
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	4313      	orrs	r3, r2
 800b9bc:	697a      	ldr	r2, [r7, #20]
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	697a      	ldr	r2, [r7, #20]
 800b9c6:	609a      	str	r2, [r3, #8]
}
 800b9c8:	bf00      	nop
 800b9ca:	371c      	adds	r7, #28
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b085      	sub	sp, #20
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d101      	bne.n	800b9ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	e05a      	b.n	800baa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2202      	movs	r2, #2
 800b9f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	685b      	ldr	r3, [r3, #4]
 800ba02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	689b      	ldr	r3, [r3, #8]
 800ba0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	68fa      	ldr	r2, [r7, #12]
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	68fa      	ldr	r2, [r7, #12]
 800ba24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	4a21      	ldr	r2, [pc, #132]	@ (800bab0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d022      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba38:	d01d      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a1d      	ldr	r2, [pc, #116]	@ (800bab4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d018      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a1b      	ldr	r2, [pc, #108]	@ (800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d013      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	4a1a      	ldr	r2, [pc, #104]	@ (800babc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d00e      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4a18      	ldr	r2, [pc, #96]	@ (800bac0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d009      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4a17      	ldr	r2, [pc, #92]	@ (800bac4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d004      	beq.n	800ba76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4a15      	ldr	r2, [pc, #84]	@ (800bac8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d10c      	bne.n	800ba90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ba7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	4313      	orrs	r3, r2
 800ba86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	68ba      	ldr	r2, [r7, #8]
 800ba8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2201      	movs	r2, #1
 800ba94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3714      	adds	r7, #20
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr
 800baae:	bf00      	nop
 800bab0:	40010000 	.word	0x40010000
 800bab4:	40000400 	.word	0x40000400
 800bab8:	40000800 	.word	0x40000800
 800babc:	40000c00 	.word	0x40000c00
 800bac0:	40010400 	.word	0x40010400
 800bac4:	40014000 	.word	0x40014000
 800bac8:	40001800 	.word	0x40001800

0800bacc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bacc:	b480      	push	{r7}
 800bace:	b083      	sub	sp, #12
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bad4:	bf00      	nop
 800bad6:	370c      	adds	r7, #12
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr

0800bae0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b083      	sub	sp, #12
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bae8:	bf00      	nop
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d101      	bne.n	800bb06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e042      	b.n	800bb8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d106      	bne.n	800bb20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f7fa faa8 	bl	8006070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2224      	movs	r2, #36	@ 0x24
 800bb24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	68da      	ldr	r2, [r3, #12]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bb36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f001 f87b 	bl	800cc34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	691a      	ldr	r2, [r3, #16]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bb4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	695a      	ldr	r2, [r3, #20]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bb5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	68da      	ldr	r2, [r3, #12]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bb6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2200      	movs	r2, #0
 800bb72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2220      	movs	r2, #32
 800bb78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2220      	movs	r2, #32
 800bb80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800bb8a:	2300      	movs	r3, #0
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3708      	adds	r7, #8
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b08a      	sub	sp, #40	@ 0x28
 800bb98:	af02      	add	r7, sp, #8
 800bb9a:	60f8      	str	r0, [r7, #12]
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	603b      	str	r3, [r7, #0]
 800bba0:	4613      	mov	r3, r2
 800bba2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bba4:	2300      	movs	r3, #0
 800bba6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b20      	cmp	r3, #32
 800bbb2:	d175      	bne.n	800bca0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d002      	beq.n	800bbc0 <HAL_UART_Transmit+0x2c>
 800bbba:	88fb      	ldrh	r3, [r7, #6]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d101      	bne.n	800bbc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	e06e      	b.n	800bca2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2221      	movs	r2, #33	@ 0x21
 800bbce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbd2:	f7fb feb3 	bl	800793c <HAL_GetTick>
 800bbd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	88fa      	ldrh	r2, [r7, #6]
 800bbdc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	88fa      	ldrh	r2, [r7, #6]
 800bbe2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	689b      	ldr	r3, [r3, #8]
 800bbe8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbec:	d108      	bne.n	800bc00 <HAL_UART_Transmit+0x6c>
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	691b      	ldr	r3, [r3, #16]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d104      	bne.n	800bc00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	61bb      	str	r3, [r7, #24]
 800bbfe:	e003      	b.n	800bc08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bc04:	2300      	movs	r3, #0
 800bc06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bc08:	e02e      	b.n	800bc68 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	2200      	movs	r2, #0
 800bc12:	2180      	movs	r1, #128	@ 0x80
 800bc14:	68f8      	ldr	r0, [r7, #12]
 800bc16:	f000 fd4b 	bl	800c6b0 <UART_WaitOnFlagUntilTimeout>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d005      	beq.n	800bc2c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	2220      	movs	r2, #32
 800bc24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	e03a      	b.n	800bca2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d10b      	bne.n	800bc4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bc32:	69bb      	ldr	r3, [r7, #24]
 800bc34:	881b      	ldrh	r3, [r3, #0]
 800bc36:	461a      	mov	r2, r3
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bc42:	69bb      	ldr	r3, [r7, #24]
 800bc44:	3302      	adds	r3, #2
 800bc46:	61bb      	str	r3, [r7, #24]
 800bc48:	e007      	b.n	800bc5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800bc4a:	69fb      	ldr	r3, [r7, #28]
 800bc4c:	781a      	ldrb	r2, [r3, #0]
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800bc54:	69fb      	ldr	r3, [r7, #28]
 800bc56:	3301      	adds	r3, #1
 800bc58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	3b01      	subs	r3, #1
 800bc62:	b29a      	uxth	r2, r3
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1cb      	bne.n	800bc0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	9300      	str	r3, [sp, #0]
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	2200      	movs	r2, #0
 800bc7a:	2140      	movs	r1, #64	@ 0x40
 800bc7c:	68f8      	ldr	r0, [r7, #12]
 800bc7e:	f000 fd17 	bl	800c6b0 <UART_WaitOnFlagUntilTimeout>
 800bc82:	4603      	mov	r3, r0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d005      	beq.n	800bc94 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2220      	movs	r2, #32
 800bc8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800bc90:	2303      	movs	r3, #3
 800bc92:	e006      	b.n	800bca2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2220      	movs	r2, #32
 800bc98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	e000      	b.n	800bca2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800bca0:	2302      	movs	r3, #2
  }
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3720      	adds	r7, #32
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b08a      	sub	sp, #40	@ 0x28
 800bcae:	af02      	add	r7, sp, #8
 800bcb0:	60f8      	str	r0, [r7, #12]
 800bcb2:	60b9      	str	r1, [r7, #8]
 800bcb4:	603b      	str	r3, [r7, #0]
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bcc4:	b2db      	uxtb	r3, r3
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	f040 8081 	bne.w	800bdce <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d002      	beq.n	800bcd8 <HAL_UART_Receive+0x2e>
 800bcd2:	88fb      	ldrh	r3, [r7, #6]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d101      	bne.n	800bcdc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e079      	b.n	800bdd0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2200      	movs	r2, #0
 800bce0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2222      	movs	r2, #34	@ 0x22
 800bce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2200      	movs	r2, #0
 800bcee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bcf0:	f7fb fe24 	bl	800793c <HAL_GetTick>
 800bcf4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	88fa      	ldrh	r2, [r7, #6]
 800bcfa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	88fa      	ldrh	r2, [r7, #6]
 800bd00:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	689b      	ldr	r3, [r3, #8]
 800bd06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd0a:	d108      	bne.n	800bd1e <HAL_UART_Receive+0x74>
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	691b      	ldr	r3, [r3, #16]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d104      	bne.n	800bd1e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800bd14:	2300      	movs	r3, #0
 800bd16:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	61bb      	str	r3, [r7, #24]
 800bd1c:	e003      	b.n	800bd26 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bd22:	2300      	movs	r3, #0
 800bd24:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800bd26:	e047      	b.n	800bdb8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	9300      	str	r3, [sp, #0]
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	2120      	movs	r1, #32
 800bd32:	68f8      	ldr	r0, [r7, #12]
 800bd34:	f000 fcbc 	bl	800c6b0 <UART_WaitOnFlagUntilTimeout>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d005      	beq.n	800bd4a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2220      	movs	r2, #32
 800bd42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800bd46:	2303      	movs	r3, #3
 800bd48:	e042      	b.n	800bdd0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800bd4a:	69fb      	ldr	r3, [r7, #28]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d10c      	bne.n	800bd6a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd5c:	b29a      	uxth	r2, r3
 800bd5e:	69bb      	ldr	r3, [r7, #24]
 800bd60:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800bd62:	69bb      	ldr	r3, [r7, #24]
 800bd64:	3302      	adds	r3, #2
 800bd66:	61bb      	str	r3, [r7, #24]
 800bd68:	e01f      	b.n	800bdaa <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd72:	d007      	beq.n	800bd84 <HAL_UART_Receive+0xda>
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d10a      	bne.n	800bd92 <HAL_UART_Receive+0xe8>
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	691b      	ldr	r3, [r3, #16]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d106      	bne.n	800bd92 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	b2da      	uxtb	r2, r3
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	701a      	strb	r2, [r3, #0]
 800bd90:	e008      	b.n	800bda4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	685b      	ldr	r3, [r3, #4]
 800bd98:	b2db      	uxtb	r3, r3
 800bd9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd9e:	b2da      	uxtb	r2, r3
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800bda4:	69fb      	ldr	r3, [r7, #28]
 800bda6:	3301      	adds	r3, #1
 800bda8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	3b01      	subs	r3, #1
 800bdb2:	b29a      	uxth	r2, r3
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bdbc:	b29b      	uxth	r3, r3
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1b2      	bne.n	800bd28 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	2220      	movs	r2, #32
 800bdc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	e000      	b.n	800bdd0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800bdce:	2302      	movs	r3, #2
  }
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3720      	adds	r7, #32
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	60f8      	str	r0, [r7, #12]
 800bde0:	60b9      	str	r1, [r7, #8]
 800bde2:	4613      	mov	r3, r2
 800bde4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bdec:	b2db      	uxtb	r3, r3
 800bdee:	2b20      	cmp	r3, #32
 800bdf0:	d112      	bne.n	800be18 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d002      	beq.n	800bdfe <HAL_UART_Receive_DMA+0x26>
 800bdf8:	88fb      	ldrh	r3, [r7, #6]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d101      	bne.n	800be02 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800bdfe:	2301      	movs	r3, #1
 800be00:	e00b      	b.n	800be1a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800be08:	88fb      	ldrh	r3, [r7, #6]
 800be0a:	461a      	mov	r2, r3
 800be0c:	68b9      	ldr	r1, [r7, #8]
 800be0e:	68f8      	ldr	r0, [r7, #12]
 800be10:	f000 fca8 	bl	800c764 <UART_Start_Receive_DMA>
 800be14:	4603      	mov	r3, r0
 800be16:	e000      	b.n	800be1a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800be18:	2302      	movs	r3, #2
  }
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3710      	adds	r7, #16
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}

0800be22 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800be22:	b580      	push	{r7, lr}
 800be24:	b090      	sub	sp, #64	@ 0x40
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800be2a:	2300      	movs	r3, #0
 800be2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	695b      	ldr	r3, [r3, #20]
 800be34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be38:	2b80      	cmp	r3, #128	@ 0x80
 800be3a:	bf0c      	ite	eq
 800be3c:	2301      	moveq	r3, #1
 800be3e:	2300      	movne	r3, #0
 800be40:	b2db      	uxtb	r3, r3
 800be42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be4a:	b2db      	uxtb	r3, r3
 800be4c:	2b21      	cmp	r3, #33	@ 0x21
 800be4e:	d128      	bne.n	800bea2 <HAL_UART_DMAStop+0x80>
 800be50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be52:	2b00      	cmp	r3, #0
 800be54:	d025      	beq.n	800bea2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	3314      	adds	r3, #20
 800be5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be60:	e853 3f00 	ldrex	r3, [r3]
 800be64:	623b      	str	r3, [r7, #32]
   return(result);
 800be66:	6a3b      	ldr	r3, [r7, #32]
 800be68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	3314      	adds	r3, #20
 800be74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be76:	633a      	str	r2, [r7, #48]	@ 0x30
 800be78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be7e:	e841 2300 	strex	r3, r2, [r1]
 800be82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be86:	2b00      	cmp	r3, #0
 800be88:	d1e5      	bne.n	800be56 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d004      	beq.n	800be9c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be96:	4618      	mov	r0, r3
 800be98:	f7fb ff68 	bl	8007d6c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f000 fd07 	bl	800c8b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	695b      	ldr	r3, [r3, #20]
 800bea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beac:	2b40      	cmp	r3, #64	@ 0x40
 800beae:	bf0c      	ite	eq
 800beb0:	2301      	moveq	r3, #1
 800beb2:	2300      	movne	r3, #0
 800beb4:	b2db      	uxtb	r3, r3
 800beb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bebe:	b2db      	uxtb	r3, r3
 800bec0:	2b22      	cmp	r3, #34	@ 0x22
 800bec2:	d128      	bne.n	800bf16 <HAL_UART_DMAStop+0xf4>
 800bec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d025      	beq.n	800bf16 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	3314      	adds	r3, #20
 800bed0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	e853 3f00 	ldrex	r3, [r3]
 800bed8:	60fb      	str	r3, [r7, #12]
   return(result);
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bee0:	637b      	str	r3, [r7, #52]	@ 0x34
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	3314      	adds	r3, #20
 800bee8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800beea:	61fa      	str	r2, [r7, #28]
 800beec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beee:	69b9      	ldr	r1, [r7, #24]
 800bef0:	69fa      	ldr	r2, [r7, #28]
 800bef2:	e841 2300 	strex	r3, r2, [r1]
 800bef6:	617b      	str	r3, [r7, #20]
   return(result);
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d1e5      	bne.n	800beca <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d004      	beq.n	800bf10 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f7fb ff2e 	bl	8007d6c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f000 fcf5 	bl	800c900 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800bf16:	2300      	movs	r3, #0
}
 800bf18:	4618      	mov	r0, r3
 800bf1a:	3740      	adds	r7, #64	@ 0x40
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b0ba      	sub	sp, #232	@ 0xe8
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	68db      	ldr	r3, [r3, #12]
 800bf38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	695b      	ldr	r3, [r3, #20]
 800bf42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800bf46:	2300      	movs	r3, #0
 800bf48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bf52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf56:	f003 030f 	and.w	r3, r3, #15
 800bf5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800bf5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d10f      	bne.n	800bf86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bf66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf6a:	f003 0320 	and.w	r3, r3, #32
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d009      	beq.n	800bf86 <HAL_UART_IRQHandler+0x66>
 800bf72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf76:	f003 0320 	and.w	r3, r3, #32
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d003      	beq.n	800bf86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 fd9a 	bl	800cab8 <UART_Receive_IT>
      return;
 800bf84:	e273      	b.n	800c46e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bf86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	f000 80de 	beq.w	800c14c <HAL_UART_IRQHandler+0x22c>
 800bf90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bf94:	f003 0301 	and.w	r3, r3, #1
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d106      	bne.n	800bfaa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bf9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfa0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	f000 80d1 	beq.w	800c14c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bfaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00b      	beq.n	800bfce <HAL_UART_IRQHandler+0xae>
 800bfb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d005      	beq.n	800bfce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfc6:	f043 0201 	orr.w	r2, r3, #1
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bfce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfd2:	f003 0304 	and.w	r3, r3, #4
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d00b      	beq.n	800bff2 <HAL_UART_IRQHandler+0xd2>
 800bfda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfde:	f003 0301 	and.w	r3, r3, #1
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d005      	beq.n	800bff2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfea:	f043 0202 	orr.w	r2, r3, #2
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bff6:	f003 0302 	and.w	r3, r3, #2
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d00b      	beq.n	800c016 <HAL_UART_IRQHandler+0xf6>
 800bffe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c002:	f003 0301 	and.w	r3, r3, #1
 800c006:	2b00      	cmp	r3, #0
 800c008:	d005      	beq.n	800c016 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c00e:	f043 0204 	orr.w	r2, r3, #4
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c01a:	f003 0308 	and.w	r3, r3, #8
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d011      	beq.n	800c046 <HAL_UART_IRQHandler+0x126>
 800c022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c026:	f003 0320 	and.w	r3, r3, #32
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d105      	bne.n	800c03a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c02e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c032:	f003 0301 	and.w	r3, r3, #1
 800c036:	2b00      	cmp	r3, #0
 800c038:	d005      	beq.n	800c046 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c03e:	f043 0208 	orr.w	r2, r3, #8
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	f000 820a 	beq.w	800c464 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c054:	f003 0320 	and.w	r3, r3, #32
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d008      	beq.n	800c06e <HAL_UART_IRQHandler+0x14e>
 800c05c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c060:	f003 0320 	and.w	r3, r3, #32
 800c064:	2b00      	cmp	r3, #0
 800c066:	d002      	beq.n	800c06e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f000 fd25 	bl	800cab8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	695b      	ldr	r3, [r3, #20]
 800c074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c078:	2b40      	cmp	r3, #64	@ 0x40
 800c07a:	bf0c      	ite	eq
 800c07c:	2301      	moveq	r3, #1
 800c07e:	2300      	movne	r3, #0
 800c080:	b2db      	uxtb	r3, r3
 800c082:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c08a:	f003 0308 	and.w	r3, r3, #8
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d103      	bne.n	800c09a <HAL_UART_IRQHandler+0x17a>
 800c092:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c096:	2b00      	cmp	r3, #0
 800c098:	d04f      	beq.n	800c13a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 fc30 	bl	800c900 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	695b      	ldr	r3, [r3, #20]
 800c0a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0aa:	2b40      	cmp	r3, #64	@ 0x40
 800c0ac:	d141      	bne.n	800c132 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	3314      	adds	r3, #20
 800c0b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c0bc:	e853 3f00 	ldrex	r3, [r3]
 800c0c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c0c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c0c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	3314      	adds	r3, #20
 800c0d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c0da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c0de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c0e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c0ea:	e841 2300 	strex	r3, r2, [r1]
 800c0ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c0f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1d9      	bne.n	800c0ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d013      	beq.n	800c12a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c106:	4a8a      	ldr	r2, [pc, #552]	@ (800c330 <HAL_UART_IRQHandler+0x410>)
 800c108:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fb fe9c 	bl	8007e4c <HAL_DMA_Abort_IT>
 800c114:	4603      	mov	r3, r0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d016      	beq.n	800c148 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c11e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c120:	687a      	ldr	r2, [r7, #4]
 800c122:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c124:	4610      	mov	r0, r2
 800c126:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c128:	e00e      	b.n	800c148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f000 f9ac 	bl	800c488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c130:	e00a      	b.n	800c148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 f9a8 	bl	800c488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c138:	e006      	b.n	800c148 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 f9a4 	bl	800c488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2200      	movs	r2, #0
 800c144:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c146:	e18d      	b.n	800c464 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c148:	bf00      	nop
    return;
 800c14a:	e18b      	b.n	800c464 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c150:	2b01      	cmp	r3, #1
 800c152:	f040 8167 	bne.w	800c424 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c15a:	f003 0310 	and.w	r3, r3, #16
 800c15e:	2b00      	cmp	r3, #0
 800c160:	f000 8160 	beq.w	800c424 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800c164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c168:	f003 0310 	and.w	r3, r3, #16
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	f000 8159 	beq.w	800c424 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c172:	2300      	movs	r3, #0
 800c174:	60bb      	str	r3, [r7, #8]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	60bb      	str	r3, [r7, #8]
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	685b      	ldr	r3, [r3, #4]
 800c184:	60bb      	str	r3, [r7, #8]
 800c186:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	695b      	ldr	r3, [r3, #20]
 800c18e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c192:	2b40      	cmp	r3, #64	@ 0x40
 800c194:	f040 80ce 	bne.w	800c334 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c1a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	f000 80a9 	beq.w	800c300 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c1b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	f080 80a2 	bcs.w	800c300 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1c8:	69db      	ldr	r3, [r3, #28]
 800c1ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1ce:	f000 8088 	beq.w	800c2e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	330c      	adds	r3, #12
 800c1d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c1e0:	e853 3f00 	ldrex	r3, [r3]
 800c1e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c1e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c1f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	330c      	adds	r3, #12
 800c1fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c1fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c202:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c206:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c20a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c20e:	e841 2300 	strex	r3, r2, [r1]
 800c212:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c216:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d1d9      	bne.n	800c1d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	3314      	adds	r3, #20
 800c224:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c226:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c228:	e853 3f00 	ldrex	r3, [r3]
 800c22c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c22e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c230:	f023 0301 	bic.w	r3, r3, #1
 800c234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	3314      	adds	r3, #20
 800c23e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c242:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c246:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c248:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c24a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c24e:	e841 2300 	strex	r3, r2, [r1]
 800c252:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c256:	2b00      	cmp	r3, #0
 800c258:	d1e1      	bne.n	800c21e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	3314      	adds	r3, #20
 800c260:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c264:	e853 3f00 	ldrex	r3, [r3]
 800c268:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c26a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c26c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c270:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	3314      	adds	r3, #20
 800c27a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c27e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c280:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c282:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c284:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c286:	e841 2300 	strex	r3, r2, [r1]
 800c28a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c28c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1e3      	bne.n	800c25a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2220      	movs	r2, #32
 800c296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2200      	movs	r2, #0
 800c29e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	330c      	adds	r3, #12
 800c2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2aa:	e853 3f00 	ldrex	r3, [r3]
 800c2ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2b2:	f023 0310 	bic.w	r3, r3, #16
 800c2b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	330c      	adds	r3, #12
 800c2c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c2c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c2c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c2ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2cc:	e841 2300 	strex	r3, r2, [r1]
 800c2d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c2d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d1e3      	bne.n	800c2a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f7fb fd45 	bl	8007d6c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2202      	movs	r2, #2
 800c2e6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	1ad3      	subs	r3, r2, r3
 800c2f4:	b29b      	uxth	r3, r3
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f000 f8cf 	bl	800c49c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c2fe:	e0b3      	b.n	800c468 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c304:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c308:	429a      	cmp	r2, r3
 800c30a:	f040 80ad 	bne.w	800c468 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c312:	69db      	ldr	r3, [r3, #28]
 800c314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c318:	f040 80a6 	bne.w	800c468 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2202      	movs	r2, #2
 800c320:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c326:	4619      	mov	r1, r3
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 f8b7 	bl	800c49c <HAL_UARTEx_RxEventCallback>
      return;
 800c32e:	e09b      	b.n	800c468 <HAL_UART_IRQHandler+0x548>
 800c330:	0800c9c7 	.word	0x0800c9c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c33c:	b29b      	uxth	r3, r3
 800c33e:	1ad3      	subs	r3, r2, r3
 800c340:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c348:	b29b      	uxth	r3, r3
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	f000 808e 	beq.w	800c46c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800c350:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c354:	2b00      	cmp	r3, #0
 800c356:	f000 8089 	beq.w	800c46c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	330c      	adds	r3, #12
 800c360:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c364:	e853 3f00 	ldrex	r3, [r3]
 800c368:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c36a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c36c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c370:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	330c      	adds	r3, #12
 800c37a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c37e:	647a      	str	r2, [r7, #68]	@ 0x44
 800c380:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c382:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c384:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c386:	e841 2300 	strex	r3, r2, [r1]
 800c38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d1e3      	bne.n	800c35a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	3314      	adds	r3, #20
 800c398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39c:	e853 3f00 	ldrex	r3, [r3]
 800c3a0:	623b      	str	r3, [r7, #32]
   return(result);
 800c3a2:	6a3b      	ldr	r3, [r7, #32]
 800c3a4:	f023 0301 	bic.w	r3, r3, #1
 800c3a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	3314      	adds	r3, #20
 800c3b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c3b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c3b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3be:	e841 2300 	strex	r3, r2, [r1]
 800c3c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1e3      	bne.n	800c392 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2220      	movs	r2, #32
 800c3ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	330c      	adds	r3, #12
 800c3de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e0:	693b      	ldr	r3, [r7, #16]
 800c3e2:	e853 3f00 	ldrex	r3, [r3]
 800c3e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f023 0310 	bic.w	r3, r3, #16
 800c3ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	330c      	adds	r3, #12
 800c3f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800c3fc:	61fa      	str	r2, [r7, #28]
 800c3fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c400:	69b9      	ldr	r1, [r7, #24]
 800c402:	69fa      	ldr	r2, [r7, #28]
 800c404:	e841 2300 	strex	r3, r2, [r1]
 800c408:	617b      	str	r3, [r7, #20]
   return(result);
 800c40a:	697b      	ldr	r3, [r7, #20]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d1e3      	bne.n	800c3d8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2202      	movs	r2, #2
 800c414:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c416:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c41a:	4619      	mov	r1, r3
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 f83d 	bl	800c49c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c422:	e023      	b.n	800c46c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d009      	beq.n	800c444 <HAL_UART_IRQHandler+0x524>
 800c430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d003      	beq.n	800c444 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 fad3 	bl	800c9e8 <UART_Transmit_IT>
    return;
 800c442:	e014      	b.n	800c46e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00e      	beq.n	800c46e <HAL_UART_IRQHandler+0x54e>
 800c450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d008      	beq.n	800c46e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 fb13 	bl	800ca88 <UART_EndTransmit_IT>
    return;
 800c462:	e004      	b.n	800c46e <HAL_UART_IRQHandler+0x54e>
    return;
 800c464:	bf00      	nop
 800c466:	e002      	b.n	800c46e <HAL_UART_IRQHandler+0x54e>
      return;
 800c468:	bf00      	nop
 800c46a:	e000      	b.n	800c46e <HAL_UART_IRQHandler+0x54e>
      return;
 800c46c:	bf00      	nop
  }
}
 800c46e:	37e8      	adds	r7, #232	@ 0xe8
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c47c:	bf00      	nop
 800c47e:	370c      	adds	r7, #12
 800c480:	46bd      	mov	sp, r7
 800c482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c486:	4770      	bx	lr

0800c488 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c488:	b480      	push	{r7}
 800c48a:	b083      	sub	sp, #12
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c490:	bf00      	nop
 800c492:	370c      	adds	r7, #12
 800c494:	46bd      	mov	sp, r7
 800c496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49a:	4770      	bx	lr

0800c49c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b083      	sub	sp, #12
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b09c      	sub	sp, #112	@ 0x70
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d172      	bne.n	800c5b6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800c4d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c4d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	330c      	adds	r3, #12
 800c4dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4e0:	e853 3f00 	ldrex	r3, [r3]
 800c4e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c4e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c4ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	330c      	adds	r3, #12
 800c4f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c4f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c4f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c4fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4fe:	e841 2300 	strex	r3, r2, [r1]
 800c502:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c506:	2b00      	cmp	r3, #0
 800c508:	d1e5      	bne.n	800c4d6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c50a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	3314      	adds	r3, #20
 800c510:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c514:	e853 3f00 	ldrex	r3, [r3]
 800c518:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c51c:	f023 0301 	bic.w	r3, r3, #1
 800c520:	667b      	str	r3, [r7, #100]	@ 0x64
 800c522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	3314      	adds	r3, #20
 800c528:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c52a:	647a      	str	r2, [r7, #68]	@ 0x44
 800c52c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c52e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c530:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c532:	e841 2300 	strex	r3, r2, [r1]
 800c536:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d1e5      	bne.n	800c50a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c53e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	3314      	adds	r3, #20
 800c544:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c548:	e853 3f00 	ldrex	r3, [r3]
 800c54c:	623b      	str	r3, [r7, #32]
   return(result);
 800c54e:	6a3b      	ldr	r3, [r7, #32]
 800c550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c554:	663b      	str	r3, [r7, #96]	@ 0x60
 800c556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	3314      	adds	r3, #20
 800c55c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c55e:	633a      	str	r2, [r7, #48]	@ 0x30
 800c560:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c566:	e841 2300 	strex	r3, r2, [r1]
 800c56a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d1e5      	bne.n	800c53e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c572:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c574:	2220      	movs	r2, #32
 800c576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c57a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c57c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d119      	bne.n	800c5b6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	330c      	adds	r3, #12
 800c588:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c58a:	693b      	ldr	r3, [r7, #16]
 800c58c:	e853 3f00 	ldrex	r3, [r3]
 800c590:	60fb      	str	r3, [r7, #12]
   return(result);
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f023 0310 	bic.w	r3, r3, #16
 800c598:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c59a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	330c      	adds	r3, #12
 800c5a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c5a2:	61fa      	str	r2, [r7, #28]
 800c5a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5a6:	69b9      	ldr	r1, [r7, #24]
 800c5a8:	69fa      	ldr	r2, [r7, #28]
 800c5aa:	e841 2300 	strex	r3, r2, [r1]
 800c5ae:	617b      	str	r3, [r7, #20]
   return(result);
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d1e5      	bne.n	800c582 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c5b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c5bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d106      	bne.n	800c5d2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c5c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c5cc:	f7ff ff66 	bl	800c49c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c5d0:	e002      	b.n	800c5d8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c5d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c5d4:	f7f9 ff8c 	bl	80064f0 <HAL_UART_RxCpltCallback>
}
 800c5d8:	bf00      	nop
 800c5da:	3770      	adds	r7, #112	@ 0x70
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}

0800c5e0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b084      	sub	sp, #16
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d108      	bne.n	800c60e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c600:	085b      	lsrs	r3, r3, #1
 800c602:	b29b      	uxth	r3, r3
 800c604:	4619      	mov	r1, r3
 800c606:	68f8      	ldr	r0, [r7, #12]
 800c608:	f7ff ff48 	bl	800c49c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c60c:	e002      	b.n	800c614 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c60e:	68f8      	ldr	r0, [r7, #12]
 800c610:	f7f9 ff64 	bl	80064dc <HAL_UART_RxHalfCpltCallback>
}
 800c614:	bf00      	nop
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b084      	sub	sp, #16
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c624:	2300      	movs	r3, #0
 800c626:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c62c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	695b      	ldr	r3, [r3, #20]
 800c634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c638:	2b80      	cmp	r3, #128	@ 0x80
 800c63a:	bf0c      	ite	eq
 800c63c:	2301      	moveq	r3, #1
 800c63e:	2300      	movne	r3, #0
 800c640:	b2db      	uxtb	r3, r3
 800c642:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c64a:	b2db      	uxtb	r3, r3
 800c64c:	2b21      	cmp	r3, #33	@ 0x21
 800c64e:	d108      	bne.n	800c662 <UART_DMAError+0x46>
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d005      	beq.n	800c662 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	2200      	movs	r2, #0
 800c65a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800c65c:	68b8      	ldr	r0, [r7, #8]
 800c65e:	f000 f927 	bl	800c8b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	695b      	ldr	r3, [r3, #20]
 800c668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c66c:	2b40      	cmp	r3, #64	@ 0x40
 800c66e:	bf0c      	ite	eq
 800c670:	2301      	moveq	r3, #1
 800c672:	2300      	movne	r3, #0
 800c674:	b2db      	uxtb	r3, r3
 800c676:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	2b22      	cmp	r3, #34	@ 0x22
 800c682:	d108      	bne.n	800c696 <UART_DMAError+0x7a>
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d005      	beq.n	800c696 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	2200      	movs	r2, #0
 800c68e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800c690:	68b8      	ldr	r0, [r7, #8]
 800c692:	f000 f935 	bl	800c900 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c69a:	f043 0210 	orr.w	r2, r3, #16
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6a2:	68b8      	ldr	r0, [r7, #8]
 800c6a4:	f7ff fef0 	bl	800c488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6a8:	bf00      	nop
 800c6aa:	3710      	adds	r7, #16
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	603b      	str	r3, [r7, #0]
 800c6bc:	4613      	mov	r3, r2
 800c6be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c6c0:	e03b      	b.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c6c2:	6a3b      	ldr	r3, [r7, #32]
 800c6c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6c8:	d037      	beq.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6ca:	f7fb f937 	bl	800793c <HAL_GetTick>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	1ad3      	subs	r3, r2, r3
 800c6d4:	6a3a      	ldr	r2, [r7, #32]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d302      	bcc.n	800c6e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d101      	bne.n	800c6e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c6e0:	2303      	movs	r3, #3
 800c6e2:	e03a      	b.n	800c75a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	68db      	ldr	r3, [r3, #12]
 800c6ea:	f003 0304 	and.w	r3, r3, #4
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d023      	beq.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	2b80      	cmp	r3, #128	@ 0x80
 800c6f6:	d020      	beq.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	2b40      	cmp	r3, #64	@ 0x40
 800c6fc:	d01d      	beq.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 0308 	and.w	r3, r3, #8
 800c708:	2b08      	cmp	r3, #8
 800c70a:	d116      	bne.n	800c73a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c70c:	2300      	movs	r3, #0
 800c70e:	617b      	str	r3, [r7, #20]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	617b      	str	r3, [r7, #20]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	617b      	str	r3, [r7, #20]
 800c720:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f000 f8ec 	bl	800c900 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2208      	movs	r2, #8
 800c72c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2200      	movs	r2, #0
 800c732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e00f      	b.n	800c75a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	681a      	ldr	r2, [r3, #0]
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	4013      	ands	r3, r2
 800c744:	68ba      	ldr	r2, [r7, #8]
 800c746:	429a      	cmp	r2, r3
 800c748:	bf0c      	ite	eq
 800c74a:	2301      	moveq	r3, #1
 800c74c:	2300      	movne	r3, #0
 800c74e:	b2db      	uxtb	r3, r3
 800c750:	461a      	mov	r2, r3
 800c752:	79fb      	ldrb	r3, [r7, #7]
 800c754:	429a      	cmp	r2, r3
 800c756:	d0b4      	beq.n	800c6c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c758:	2300      	movs	r3, #0
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3718      	adds	r7, #24
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}
	...

0800c764 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b098      	sub	sp, #96	@ 0x60
 800c768:	af00      	add	r7, sp, #0
 800c76a:	60f8      	str	r0, [r7, #12]
 800c76c:	60b9      	str	r1, [r7, #8]
 800c76e:	4613      	mov	r3, r2
 800c770:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c772:	68ba      	ldr	r2, [r7, #8]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	88fa      	ldrh	r2, [r7, #6]
 800c77c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	2200      	movs	r2, #0
 800c782:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	2222      	movs	r2, #34	@ 0x22
 800c788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c790:	4a44      	ldr	r2, [pc, #272]	@ (800c8a4 <UART_Start_Receive_DMA+0x140>)
 800c792:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c798:	4a43      	ldr	r2, [pc, #268]	@ (800c8a8 <UART_Start_Receive_DMA+0x144>)
 800c79a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7a0:	4a42      	ldr	r2, [pc, #264]	@ (800c8ac <UART_Start_Receive_DMA+0x148>)
 800c7a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c7ac:	f107 0308 	add.w	r3, r7, #8
 800c7b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	3304      	adds	r3, #4
 800c7bc:	4619      	mov	r1, r3
 800c7be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	88fb      	ldrh	r3, [r7, #6]
 800c7c4:	f7fb fa7a 	bl	8007cbc <HAL_DMA_Start_IT>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d008      	beq.n	800c7e0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2210      	movs	r2, #16
 800c7d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	2220      	movs	r2, #32
 800c7d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800c7dc:	2301      	movs	r3, #1
 800c7de:	e05d      	b.n	800c89c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	613b      	str	r3, [r7, #16]
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	613b      	str	r3, [r7, #16]
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	613b      	str	r3, [r7, #16]
 800c7f4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	691b      	ldr	r3, [r3, #16]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d019      	beq.n	800c832 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	330c      	adds	r3, #12
 800c804:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c808:	e853 3f00 	ldrex	r3, [r3]
 800c80c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c80e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c814:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	330c      	adds	r3, #12
 800c81c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c81e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800c820:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c822:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c824:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c826:	e841 2300 	strex	r3, r2, [r1]
 800c82a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c82c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1e5      	bne.n	800c7fe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	3314      	adds	r3, #20
 800c838:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c83c:	e853 3f00 	ldrex	r3, [r3]
 800c840:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c844:	f043 0301 	orr.w	r3, r3, #1
 800c848:	657b      	str	r3, [r7, #84]	@ 0x54
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	3314      	adds	r3, #20
 800c850:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c852:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c854:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c856:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c858:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c85a:	e841 2300 	strex	r3, r2, [r1]
 800c85e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c862:	2b00      	cmp	r3, #0
 800c864:	d1e5      	bne.n	800c832 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	3314      	adds	r3, #20
 800c86c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	e853 3f00 	ldrex	r3, [r3]
 800c874:	617b      	str	r3, [r7, #20]
   return(result);
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c87c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	3314      	adds	r3, #20
 800c884:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c886:	627a      	str	r2, [r7, #36]	@ 0x24
 800c888:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c88a:	6a39      	ldr	r1, [r7, #32]
 800c88c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c88e:	e841 2300 	strex	r3, r2, [r1]
 800c892:	61fb      	str	r3, [r7, #28]
   return(result);
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d1e5      	bne.n	800c866 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800c89a:	2300      	movs	r3, #0
}
 800c89c:	4618      	mov	r0, r3
 800c89e:	3760      	adds	r7, #96	@ 0x60
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	bd80      	pop	{r7, pc}
 800c8a4:	0800c4b5 	.word	0x0800c4b5
 800c8a8:	0800c5e1 	.word	0x0800c5e1
 800c8ac:	0800c61d 	.word	0x0800c61d

0800c8b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b089      	sub	sp, #36	@ 0x24
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	330c      	adds	r3, #12
 800c8be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	e853 3f00 	ldrex	r3, [r3]
 800c8c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c8ce:	61fb      	str	r3, [r7, #28]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	330c      	adds	r3, #12
 800c8d6:	69fa      	ldr	r2, [r7, #28]
 800c8d8:	61ba      	str	r2, [r7, #24]
 800c8da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8dc:	6979      	ldr	r1, [r7, #20]
 800c8de:	69ba      	ldr	r2, [r7, #24]
 800c8e0:	e841 2300 	strex	r3, r2, [r1]
 800c8e4:	613b      	str	r3, [r7, #16]
   return(result);
 800c8e6:	693b      	ldr	r3, [r7, #16]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d1e5      	bne.n	800c8b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2220      	movs	r2, #32
 800c8f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800c8f4:	bf00      	nop
 800c8f6:	3724      	adds	r7, #36	@ 0x24
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr

0800c900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c900:	b480      	push	{r7}
 800c902:	b095      	sub	sp, #84	@ 0x54
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	330c      	adds	r3, #12
 800c90e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c912:	e853 3f00 	ldrex	r3, [r3]
 800c916:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c91e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	330c      	adds	r3, #12
 800c926:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c928:	643a      	str	r2, [r7, #64]	@ 0x40
 800c92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c92c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c92e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c930:	e841 2300 	strex	r3, r2, [r1]
 800c934:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d1e5      	bne.n	800c908 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	3314      	adds	r3, #20
 800c942:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c944:	6a3b      	ldr	r3, [r7, #32]
 800c946:	e853 3f00 	ldrex	r3, [r3]
 800c94a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	f023 0301 	bic.w	r3, r3, #1
 800c952:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	3314      	adds	r3, #20
 800c95a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c95c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c95e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c960:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c964:	e841 2300 	strex	r3, r2, [r1]
 800c968:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d1e5      	bne.n	800c93c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c974:	2b01      	cmp	r3, #1
 800c976:	d119      	bne.n	800c9ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	330c      	adds	r3, #12
 800c97e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	e853 3f00 	ldrex	r3, [r3]
 800c986:	60bb      	str	r3, [r7, #8]
   return(result);
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	f023 0310 	bic.w	r3, r3, #16
 800c98e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	330c      	adds	r3, #12
 800c996:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c998:	61ba      	str	r2, [r7, #24]
 800c99a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99c:	6979      	ldr	r1, [r7, #20]
 800c99e:	69ba      	ldr	r2, [r7, #24]
 800c9a0:	e841 2300 	strex	r3, r2, [r1]
 800c9a4:	613b      	str	r3, [r7, #16]
   return(result);
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d1e5      	bne.n	800c978 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2220      	movs	r2, #32
 800c9b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c9ba:	bf00      	nop
 800c9bc:	3754      	adds	r7, #84	@ 0x54
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b084      	sub	sp, #16
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c9da:	68f8      	ldr	r0, [r7, #12]
 800c9dc:	f7ff fd54 	bl	800c488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c9e0:	bf00      	nop
 800c9e2:	3710      	adds	r7, #16
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}

0800c9e8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	b085      	sub	sp, #20
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	2b21      	cmp	r3, #33	@ 0x21
 800c9fa:	d13e      	bne.n	800ca7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	689b      	ldr	r3, [r3, #8]
 800ca00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca04:	d114      	bne.n	800ca30 <UART_Transmit_IT+0x48>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	691b      	ldr	r3, [r3, #16]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d110      	bne.n	800ca30 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6a1b      	ldr	r3, [r3, #32]
 800ca12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	881b      	ldrh	r3, [r3, #0]
 800ca18:	461a      	mov	r2, r3
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6a1b      	ldr	r3, [r3, #32]
 800ca28:	1c9a      	adds	r2, r3, #2
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	621a      	str	r2, [r3, #32]
 800ca2e:	e008      	b.n	800ca42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a1b      	ldr	r3, [r3, #32]
 800ca34:	1c59      	adds	r1, r3, #1
 800ca36:	687a      	ldr	r2, [r7, #4]
 800ca38:	6211      	str	r1, [r2, #32]
 800ca3a:	781a      	ldrb	r2, [r3, #0]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ca46:	b29b      	uxth	r3, r3
 800ca48:	3b01      	subs	r3, #1
 800ca4a:	b29b      	uxth	r3, r3
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	4619      	mov	r1, r3
 800ca50:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d10f      	bne.n	800ca76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	68da      	ldr	r2, [r3, #12]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ca64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	68da      	ldr	r2, [r3, #12]
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ca76:	2300      	movs	r3, #0
 800ca78:	e000      	b.n	800ca7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ca7a:	2302      	movs	r3, #2
  }
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3714      	adds	r7, #20
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr

0800ca88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b082      	sub	sp, #8
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	68da      	ldr	r2, [r3, #12]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ca9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2220      	movs	r2, #32
 800caa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f7ff fce3 	bl	800c474 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800caae:	2300      	movs	r3, #0
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3708      	adds	r7, #8
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b08c      	sub	sp, #48	@ 0x30
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800cac0:	2300      	movs	r3, #0
 800cac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800cac4:	2300      	movs	r3, #0
 800cac6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	2b22      	cmp	r3, #34	@ 0x22
 800cad2:	f040 80aa 	bne.w	800cc2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	689b      	ldr	r3, [r3, #8]
 800cada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cade:	d115      	bne.n	800cb0c <UART_Receive_IT+0x54>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	691b      	ldr	r3, [r3, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d111      	bne.n	800cb0c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800caec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	685b      	ldr	r3, [r3, #4]
 800caf4:	b29b      	uxth	r3, r3
 800caf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cafa:	b29a      	uxth	r2, r3
 800cafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb04:	1c9a      	adds	r2, r3, #2
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb0a:	e024      	b.n	800cb56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	689b      	ldr	r3, [r3, #8]
 800cb16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb1a:	d007      	beq.n	800cb2c <UART_Receive_IT+0x74>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	689b      	ldr	r3, [r3, #8]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d10a      	bne.n	800cb3a <UART_Receive_IT+0x82>
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	691b      	ldr	r3, [r3, #16]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d106      	bne.n	800cb3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	685b      	ldr	r3, [r3, #4]
 800cb32:	b2da      	uxtb	r2, r3
 800cb34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb36:	701a      	strb	r2, [r3, #0]
 800cb38:	e008      	b.n	800cb4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	b2db      	uxtb	r3, r3
 800cb42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb46:	b2da      	uxtb	r2, r3
 800cb48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	b29b      	uxth	r3, r3
 800cb60:	687a      	ldr	r2, [r7, #4]
 800cb62:	4619      	mov	r1, r3
 800cb64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d15d      	bne.n	800cc26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	68da      	ldr	r2, [r3, #12]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f022 0220 	bic.w	r2, r2, #32
 800cb78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	68da      	ldr	r2, [r3, #12]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cb88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	695a      	ldr	r2, [r3, #20]
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f022 0201 	bic.w	r2, r2, #1
 800cb98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2220      	movs	r2, #32
 800cb9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2200      	movs	r2, #0
 800cba6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d135      	bne.n	800cc1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	330c      	adds	r3, #12
 800cbbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbbe:	697b      	ldr	r3, [r7, #20]
 800cbc0:	e853 3f00 	ldrex	r3, [r3]
 800cbc4:	613b      	str	r3, [r7, #16]
   return(result);
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	f023 0310 	bic.w	r3, r3, #16
 800cbcc:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	330c      	adds	r3, #12
 800cbd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbd6:	623a      	str	r2, [r7, #32]
 800cbd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbda:	69f9      	ldr	r1, [r7, #28]
 800cbdc:	6a3a      	ldr	r2, [r7, #32]
 800cbde:	e841 2300 	strex	r3, r2, [r1]
 800cbe2:	61bb      	str	r3, [r7, #24]
   return(result);
 800cbe4:	69bb      	ldr	r3, [r7, #24]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1e5      	bne.n	800cbb6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0310 	and.w	r3, r3, #16
 800cbf4:	2b10      	cmp	r3, #16
 800cbf6:	d10a      	bne.n	800cc0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	60fb      	str	r3, [r7, #12]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	60fb      	str	r3, [r7, #12]
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	60fb      	str	r3, [r7, #12]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cc12:	4619      	mov	r1, r3
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f7ff fc41 	bl	800c49c <HAL_UARTEx_RxEventCallback>
 800cc1a:	e002      	b.n	800cc22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f7f9 fc67 	bl	80064f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800cc22:	2300      	movs	r3, #0
 800cc24:	e002      	b.n	800cc2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800cc26:	2300      	movs	r3, #0
 800cc28:	e000      	b.n	800cc2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800cc2a:	2302      	movs	r3, #2
  }
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3730      	adds	r7, #48	@ 0x30
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cc34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cc38:	b0c0      	sub	sp, #256	@ 0x100
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cc40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	691b      	ldr	r3, [r3, #16]
 800cc48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800cc4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc50:	68d9      	ldr	r1, [r3, #12]
 800cc52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc56:	681a      	ldr	r2, [r3, #0]
 800cc58:	ea40 0301 	orr.w	r3, r0, r1
 800cc5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cc5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc62:	689a      	ldr	r2, [r3, #8]
 800cc64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc68:	691b      	ldr	r3, [r3, #16]
 800cc6a:	431a      	orrs	r2, r3
 800cc6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc70:	695b      	ldr	r3, [r3, #20]
 800cc72:	431a      	orrs	r2, r3
 800cc74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc78:	69db      	ldr	r3, [r3, #28]
 800cc7a:	4313      	orrs	r3, r2
 800cc7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800cc80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	68db      	ldr	r3, [r3, #12]
 800cc88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800cc8c:	f021 010c 	bic.w	r1, r1, #12
 800cc90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc94:	681a      	ldr	r2, [r3, #0]
 800cc96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cc9a:	430b      	orrs	r3, r1
 800cc9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cc9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	695b      	ldr	r3, [r3, #20]
 800cca6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ccaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ccae:	6999      	ldr	r1, [r3, #24]
 800ccb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	ea40 0301 	orr.w	r3, r0, r1
 800ccba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ccbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ccc0:	681a      	ldr	r2, [r3, #0]
 800ccc2:	4b8f      	ldr	r3, [pc, #572]	@ (800cf00 <UART_SetConfig+0x2cc>)
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d005      	beq.n	800ccd4 <UART_SetConfig+0xa0>
 800ccc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	4b8d      	ldr	r3, [pc, #564]	@ (800cf04 <UART_SetConfig+0x2d0>)
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d104      	bne.n	800ccde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ccd4:	f7fb fef6 	bl	8008ac4 <HAL_RCC_GetPCLK2Freq>
 800ccd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800ccdc:	e003      	b.n	800cce6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ccde:	f7fb fedd 	bl	8008a9c <HAL_RCC_GetPCLK1Freq>
 800cce2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ccea:	69db      	ldr	r3, [r3, #28]
 800ccec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ccf0:	f040 810c 	bne.w	800cf0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ccf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ccfe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800cd02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800cd06:	4622      	mov	r2, r4
 800cd08:	462b      	mov	r3, r5
 800cd0a:	1891      	adds	r1, r2, r2
 800cd0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800cd0e:	415b      	adcs	r3, r3
 800cd10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800cd16:	4621      	mov	r1, r4
 800cd18:	eb12 0801 	adds.w	r8, r2, r1
 800cd1c:	4629      	mov	r1, r5
 800cd1e:	eb43 0901 	adc.w	r9, r3, r1
 800cd22:	f04f 0200 	mov.w	r2, #0
 800cd26:	f04f 0300 	mov.w	r3, #0
 800cd2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cd2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cd32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cd36:	4690      	mov	r8, r2
 800cd38:	4699      	mov	r9, r3
 800cd3a:	4623      	mov	r3, r4
 800cd3c:	eb18 0303 	adds.w	r3, r8, r3
 800cd40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800cd44:	462b      	mov	r3, r5
 800cd46:	eb49 0303 	adc.w	r3, r9, r3
 800cd4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800cd4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	2200      	movs	r2, #0
 800cd56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cd5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800cd5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cd62:	460b      	mov	r3, r1
 800cd64:	18db      	adds	r3, r3, r3
 800cd66:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd68:	4613      	mov	r3, r2
 800cd6a:	eb42 0303 	adc.w	r3, r2, r3
 800cd6e:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800cd74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800cd78:	f7f3 ffa6 	bl	8000cc8 <__aeabi_uldivmod>
 800cd7c:	4602      	mov	r2, r0
 800cd7e:	460b      	mov	r3, r1
 800cd80:	4b61      	ldr	r3, [pc, #388]	@ (800cf08 <UART_SetConfig+0x2d4>)
 800cd82:	fba3 2302 	umull	r2, r3, r3, r2
 800cd86:	095b      	lsrs	r3, r3, #5
 800cd88:	011c      	lsls	r4, r3, #4
 800cd8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cd94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800cd98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800cd9c:	4642      	mov	r2, r8
 800cd9e:	464b      	mov	r3, r9
 800cda0:	1891      	adds	r1, r2, r2
 800cda2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cda4:	415b      	adcs	r3, r3
 800cda6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cda8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800cdac:	4641      	mov	r1, r8
 800cdae:	eb12 0a01 	adds.w	sl, r2, r1
 800cdb2:	4649      	mov	r1, r9
 800cdb4:	eb43 0b01 	adc.w	fp, r3, r1
 800cdb8:	f04f 0200 	mov.w	r2, #0
 800cdbc:	f04f 0300 	mov.w	r3, #0
 800cdc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cdc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cdc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cdcc:	4692      	mov	sl, r2
 800cdce:	469b      	mov	fp, r3
 800cdd0:	4643      	mov	r3, r8
 800cdd2:	eb1a 0303 	adds.w	r3, sl, r3
 800cdd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cdda:	464b      	mov	r3, r9
 800cddc:	eb4b 0303 	adc.w	r3, fp, r3
 800cde0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800cde4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cde8:	685b      	ldr	r3, [r3, #4]
 800cdea:	2200      	movs	r2, #0
 800cdec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cdf0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800cdf4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	18db      	adds	r3, r3, r3
 800cdfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdfe:	4613      	mov	r3, r2
 800ce00:	eb42 0303 	adc.w	r3, r2, r3
 800ce04:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ce0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ce0e:	f7f3 ff5b 	bl	8000cc8 <__aeabi_uldivmod>
 800ce12:	4602      	mov	r2, r0
 800ce14:	460b      	mov	r3, r1
 800ce16:	4611      	mov	r1, r2
 800ce18:	4b3b      	ldr	r3, [pc, #236]	@ (800cf08 <UART_SetConfig+0x2d4>)
 800ce1a:	fba3 2301 	umull	r2, r3, r3, r1
 800ce1e:	095b      	lsrs	r3, r3, #5
 800ce20:	2264      	movs	r2, #100	@ 0x64
 800ce22:	fb02 f303 	mul.w	r3, r2, r3
 800ce26:	1acb      	subs	r3, r1, r3
 800ce28:	00db      	lsls	r3, r3, #3
 800ce2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ce2e:	4b36      	ldr	r3, [pc, #216]	@ (800cf08 <UART_SetConfig+0x2d4>)
 800ce30:	fba3 2302 	umull	r2, r3, r3, r2
 800ce34:	095b      	lsrs	r3, r3, #5
 800ce36:	005b      	lsls	r3, r3, #1
 800ce38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ce3c:	441c      	add	r4, r3
 800ce3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ce42:	2200      	movs	r2, #0
 800ce44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ce48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ce4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ce50:	4642      	mov	r2, r8
 800ce52:	464b      	mov	r3, r9
 800ce54:	1891      	adds	r1, r2, r2
 800ce56:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ce58:	415b      	adcs	r3, r3
 800ce5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ce60:	4641      	mov	r1, r8
 800ce62:	1851      	adds	r1, r2, r1
 800ce64:	6339      	str	r1, [r7, #48]	@ 0x30
 800ce66:	4649      	mov	r1, r9
 800ce68:	414b      	adcs	r3, r1
 800ce6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce6c:	f04f 0200 	mov.w	r2, #0
 800ce70:	f04f 0300 	mov.w	r3, #0
 800ce74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800ce78:	4659      	mov	r1, fp
 800ce7a:	00cb      	lsls	r3, r1, #3
 800ce7c:	4651      	mov	r1, sl
 800ce7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ce82:	4651      	mov	r1, sl
 800ce84:	00ca      	lsls	r2, r1, #3
 800ce86:	4610      	mov	r0, r2
 800ce88:	4619      	mov	r1, r3
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	4642      	mov	r2, r8
 800ce8e:	189b      	adds	r3, r3, r2
 800ce90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ce94:	464b      	mov	r3, r9
 800ce96:	460a      	mov	r2, r1
 800ce98:	eb42 0303 	adc.w	r3, r2, r3
 800ce9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cea4:	685b      	ldr	r3, [r3, #4]
 800cea6:	2200      	movs	r2, #0
 800cea8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ceac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ceb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	18db      	adds	r3, r3, r3
 800ceb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ceba:	4613      	mov	r3, r2
 800cebc:	eb42 0303 	adc.w	r3, r2, r3
 800cec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cec2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800cec6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ceca:	f7f3 fefd 	bl	8000cc8 <__aeabi_uldivmod>
 800cece:	4602      	mov	r2, r0
 800ced0:	460b      	mov	r3, r1
 800ced2:	4b0d      	ldr	r3, [pc, #52]	@ (800cf08 <UART_SetConfig+0x2d4>)
 800ced4:	fba3 1302 	umull	r1, r3, r3, r2
 800ced8:	095b      	lsrs	r3, r3, #5
 800ceda:	2164      	movs	r1, #100	@ 0x64
 800cedc:	fb01 f303 	mul.w	r3, r1, r3
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	00db      	lsls	r3, r3, #3
 800cee4:	3332      	adds	r3, #50	@ 0x32
 800cee6:	4a08      	ldr	r2, [pc, #32]	@ (800cf08 <UART_SetConfig+0x2d4>)
 800cee8:	fba2 2303 	umull	r2, r3, r2, r3
 800ceec:	095b      	lsrs	r3, r3, #5
 800ceee:	f003 0207 	and.w	r2, r3, #7
 800cef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4422      	add	r2, r4
 800cefa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cefc:	e106      	b.n	800d10c <UART_SetConfig+0x4d8>
 800cefe:	bf00      	nop
 800cf00:	40011000 	.word	0x40011000
 800cf04:	40011400 	.word	0x40011400
 800cf08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cf0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cf10:	2200      	movs	r2, #0
 800cf12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cf16:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cf1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800cf1e:	4642      	mov	r2, r8
 800cf20:	464b      	mov	r3, r9
 800cf22:	1891      	adds	r1, r2, r2
 800cf24:	6239      	str	r1, [r7, #32]
 800cf26:	415b      	adcs	r3, r3
 800cf28:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cf2e:	4641      	mov	r1, r8
 800cf30:	1854      	adds	r4, r2, r1
 800cf32:	4649      	mov	r1, r9
 800cf34:	eb43 0501 	adc.w	r5, r3, r1
 800cf38:	f04f 0200 	mov.w	r2, #0
 800cf3c:	f04f 0300 	mov.w	r3, #0
 800cf40:	00eb      	lsls	r3, r5, #3
 800cf42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cf46:	00e2      	lsls	r2, r4, #3
 800cf48:	4614      	mov	r4, r2
 800cf4a:	461d      	mov	r5, r3
 800cf4c:	4643      	mov	r3, r8
 800cf4e:	18e3      	adds	r3, r4, r3
 800cf50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cf54:	464b      	mov	r3, r9
 800cf56:	eb45 0303 	adc.w	r3, r5, r3
 800cf5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cf5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf62:	685b      	ldr	r3, [r3, #4]
 800cf64:	2200      	movs	r2, #0
 800cf66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cf6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cf6e:	f04f 0200 	mov.w	r2, #0
 800cf72:	f04f 0300 	mov.w	r3, #0
 800cf76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800cf7a:	4629      	mov	r1, r5
 800cf7c:	008b      	lsls	r3, r1, #2
 800cf7e:	4621      	mov	r1, r4
 800cf80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cf84:	4621      	mov	r1, r4
 800cf86:	008a      	lsls	r2, r1, #2
 800cf88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800cf8c:	f7f3 fe9c 	bl	8000cc8 <__aeabi_uldivmod>
 800cf90:	4602      	mov	r2, r0
 800cf92:	460b      	mov	r3, r1
 800cf94:	4b60      	ldr	r3, [pc, #384]	@ (800d118 <UART_SetConfig+0x4e4>)
 800cf96:	fba3 2302 	umull	r2, r3, r3, r2
 800cf9a:	095b      	lsrs	r3, r3, #5
 800cf9c:	011c      	lsls	r4, r3, #4
 800cf9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfa8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800cfac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800cfb0:	4642      	mov	r2, r8
 800cfb2:	464b      	mov	r3, r9
 800cfb4:	1891      	adds	r1, r2, r2
 800cfb6:	61b9      	str	r1, [r7, #24]
 800cfb8:	415b      	adcs	r3, r3
 800cfba:	61fb      	str	r3, [r7, #28]
 800cfbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cfc0:	4641      	mov	r1, r8
 800cfc2:	1851      	adds	r1, r2, r1
 800cfc4:	6139      	str	r1, [r7, #16]
 800cfc6:	4649      	mov	r1, r9
 800cfc8:	414b      	adcs	r3, r1
 800cfca:	617b      	str	r3, [r7, #20]
 800cfcc:	f04f 0200 	mov.w	r2, #0
 800cfd0:	f04f 0300 	mov.w	r3, #0
 800cfd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800cfd8:	4659      	mov	r1, fp
 800cfda:	00cb      	lsls	r3, r1, #3
 800cfdc:	4651      	mov	r1, sl
 800cfde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cfe2:	4651      	mov	r1, sl
 800cfe4:	00ca      	lsls	r2, r1, #3
 800cfe6:	4610      	mov	r0, r2
 800cfe8:	4619      	mov	r1, r3
 800cfea:	4603      	mov	r3, r0
 800cfec:	4642      	mov	r2, r8
 800cfee:	189b      	adds	r3, r3, r2
 800cff0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cff4:	464b      	mov	r3, r9
 800cff6:	460a      	mov	r2, r1
 800cff8:	eb42 0303 	adc.w	r3, r2, r3
 800cffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d004:	685b      	ldr	r3, [r3, #4]
 800d006:	2200      	movs	r2, #0
 800d008:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d00a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d00c:	f04f 0200 	mov.w	r2, #0
 800d010:	f04f 0300 	mov.w	r3, #0
 800d014:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d018:	4649      	mov	r1, r9
 800d01a:	008b      	lsls	r3, r1, #2
 800d01c:	4641      	mov	r1, r8
 800d01e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d022:	4641      	mov	r1, r8
 800d024:	008a      	lsls	r2, r1, #2
 800d026:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d02a:	f7f3 fe4d 	bl	8000cc8 <__aeabi_uldivmod>
 800d02e:	4602      	mov	r2, r0
 800d030:	460b      	mov	r3, r1
 800d032:	4611      	mov	r1, r2
 800d034:	4b38      	ldr	r3, [pc, #224]	@ (800d118 <UART_SetConfig+0x4e4>)
 800d036:	fba3 2301 	umull	r2, r3, r3, r1
 800d03a:	095b      	lsrs	r3, r3, #5
 800d03c:	2264      	movs	r2, #100	@ 0x64
 800d03e:	fb02 f303 	mul.w	r3, r2, r3
 800d042:	1acb      	subs	r3, r1, r3
 800d044:	011b      	lsls	r3, r3, #4
 800d046:	3332      	adds	r3, #50	@ 0x32
 800d048:	4a33      	ldr	r2, [pc, #204]	@ (800d118 <UART_SetConfig+0x4e4>)
 800d04a:	fba2 2303 	umull	r2, r3, r2, r3
 800d04e:	095b      	lsrs	r3, r3, #5
 800d050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d054:	441c      	add	r4, r3
 800d056:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d05a:	2200      	movs	r2, #0
 800d05c:	673b      	str	r3, [r7, #112]	@ 0x70
 800d05e:	677a      	str	r2, [r7, #116]	@ 0x74
 800d060:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d064:	4642      	mov	r2, r8
 800d066:	464b      	mov	r3, r9
 800d068:	1891      	adds	r1, r2, r2
 800d06a:	60b9      	str	r1, [r7, #8]
 800d06c:	415b      	adcs	r3, r3
 800d06e:	60fb      	str	r3, [r7, #12]
 800d070:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d074:	4641      	mov	r1, r8
 800d076:	1851      	adds	r1, r2, r1
 800d078:	6039      	str	r1, [r7, #0]
 800d07a:	4649      	mov	r1, r9
 800d07c:	414b      	adcs	r3, r1
 800d07e:	607b      	str	r3, [r7, #4]
 800d080:	f04f 0200 	mov.w	r2, #0
 800d084:	f04f 0300 	mov.w	r3, #0
 800d088:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d08c:	4659      	mov	r1, fp
 800d08e:	00cb      	lsls	r3, r1, #3
 800d090:	4651      	mov	r1, sl
 800d092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d096:	4651      	mov	r1, sl
 800d098:	00ca      	lsls	r2, r1, #3
 800d09a:	4610      	mov	r0, r2
 800d09c:	4619      	mov	r1, r3
 800d09e:	4603      	mov	r3, r0
 800d0a0:	4642      	mov	r2, r8
 800d0a2:	189b      	adds	r3, r3, r2
 800d0a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0a6:	464b      	mov	r3, r9
 800d0a8:	460a      	mov	r2, r1
 800d0aa:	eb42 0303 	adc.w	r3, r2, r3
 800d0ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d0b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0b4:	685b      	ldr	r3, [r3, #4]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d0ba:	667a      	str	r2, [r7, #100]	@ 0x64
 800d0bc:	f04f 0200 	mov.w	r2, #0
 800d0c0:	f04f 0300 	mov.w	r3, #0
 800d0c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800d0c8:	4649      	mov	r1, r9
 800d0ca:	008b      	lsls	r3, r1, #2
 800d0cc:	4641      	mov	r1, r8
 800d0ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d0d2:	4641      	mov	r1, r8
 800d0d4:	008a      	lsls	r2, r1, #2
 800d0d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800d0da:	f7f3 fdf5 	bl	8000cc8 <__aeabi_uldivmod>
 800d0de:	4602      	mov	r2, r0
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d118 <UART_SetConfig+0x4e4>)
 800d0e4:	fba3 1302 	umull	r1, r3, r3, r2
 800d0e8:	095b      	lsrs	r3, r3, #5
 800d0ea:	2164      	movs	r1, #100	@ 0x64
 800d0ec:	fb01 f303 	mul.w	r3, r1, r3
 800d0f0:	1ad3      	subs	r3, r2, r3
 800d0f2:	011b      	lsls	r3, r3, #4
 800d0f4:	3332      	adds	r3, #50	@ 0x32
 800d0f6:	4a08      	ldr	r2, [pc, #32]	@ (800d118 <UART_SetConfig+0x4e4>)
 800d0f8:	fba2 2303 	umull	r2, r3, r2, r3
 800d0fc:	095b      	lsrs	r3, r3, #5
 800d0fe:	f003 020f 	and.w	r2, r3, #15
 800d102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	4422      	add	r2, r4
 800d10a:	609a      	str	r2, [r3, #8]
}
 800d10c:	bf00      	nop
 800d10e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800d112:	46bd      	mov	sp, r7
 800d114:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d118:	51eb851f 	.word	0x51eb851f

0800d11c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d11c:	b084      	sub	sp, #16
 800d11e:	b480      	push	{r7}
 800d120:	b085      	sub	sp, #20
 800d122:	af00      	add	r7, sp, #0
 800d124:	6078      	str	r0, [r7, #4]
 800d126:	f107 001c 	add.w	r0, r7, #28
 800d12a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d12e:	2300      	movs	r3, #0
 800d130:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d132:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d134:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d136:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800d13a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800d13e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800d142:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800d146:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d148:	68fa      	ldr	r2, [r7, #12]
 800d14a:	4313      	orrs	r3, r2
 800d14c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800d156:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d15a:	68fa      	ldr	r2, [r7, #12]
 800d15c:	431a      	orrs	r2, r3
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d162:	2300      	movs	r3, #0
}
 800d164:	4618      	mov	r0, r3
 800d166:	3714      	adds	r7, #20
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	b004      	add	sp, #16
 800d170:	4770      	bx	lr

0800d172 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d172:	b480      	push	{r7}
 800d174:	b083      	sub	sp, #12
 800d176:	af00      	add	r7, sp, #0
 800d178:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800d180:	4618      	mov	r0, r3
 800d182:	370c      	adds	r7, #12
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	681a      	ldr	r2, [r3, #0]
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d1a0:	2300      	movs	r3, #0
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	370c      	adds	r7, #12
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr

0800d1ae <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d1ae:	b480      	push	{r7}
 800d1b0:	b083      	sub	sp, #12
 800d1b2:	af00      	add	r7, sp, #0
 800d1b4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2203      	movs	r2, #3
 800d1ba:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	370c      	adds	r7, #12
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c8:	4770      	bx	lr

0800d1ca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d1ca:	b480      	push	{r7}
 800d1cc:	b083      	sub	sp, #12
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f003 0303 	and.w	r3, r3, #3
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	370c      	adds	r7, #12
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr

0800d1e6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d1e6:	b480      	push	{r7}
 800d1e8:	b085      	sub	sp, #20
 800d1ea:	af00      	add	r7, sp, #0
 800d1ec:	6078      	str	r0, [r7, #4]
 800d1ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d204:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d20a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d210:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d212:	68fa      	ldr	r2, [r7, #12]
 800d214:	4313      	orrs	r3, r2
 800d216:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	68db      	ldr	r3, [r3, #12]
 800d21c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800d220:	f023 030f 	bic.w	r3, r3, #15
 800d224:	68fa      	ldr	r2, [r7, #12]
 800d226:	431a      	orrs	r2, r3
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d22c:	2300      	movs	r3, #0
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3714      	adds	r7, #20
 800d232:	46bd      	mov	sp, r7
 800d234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d238:	4770      	bx	lr

0800d23a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d23a:	b480      	push	{r7}
 800d23c:	b083      	sub	sp, #12
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	b2db      	uxtb	r3, r3
}
 800d248:	4618      	mov	r0, r3
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d254:	b480      	push	{r7}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	3314      	adds	r3, #20
 800d262:	461a      	mov	r2, r3
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	4413      	add	r3, r2
 800d268:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
}  
 800d26e:	4618      	mov	r0, r3
 800d270:	3714      	adds	r7, #20
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr

0800d27a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d27a:	b480      	push	{r7}
 800d27c:	b085      	sub	sp, #20
 800d27e:	af00      	add	r7, sp, #0
 800d280:	6078      	str	r0, [r7, #4]
 800d282:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d284:	2300      	movs	r3, #0
 800d286:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	685a      	ldr	r2, [r3, #4]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d2a0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d2a6:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d2ac:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2b8:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	431a      	orrs	r2, r3
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d2c4:	2300      	movs	r3, #0

}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr

0800d2d2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d2d2:	b580      	push	{r7, lr}
 800d2d4:	b088      	sub	sp, #32
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
 800d2da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d2e0:	2310      	movs	r3, #16
 800d2e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d2e4:	2340      	movs	r3, #64	@ 0x40
 800d2e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d2ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d2f2:	f107 0308 	add.w	r3, r7, #8
 800d2f6:	4619      	mov	r1, r3
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f7ff ff74 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d302:	2110      	movs	r1, #16
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f000 fa19 	bl	800d73c <SDMMC_GetCmdResp1>
 800d30a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d30c:	69fb      	ldr	r3, [r7, #28]
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3720      	adds	r7, #32
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d316:	b580      	push	{r7, lr}
 800d318:	b088      	sub	sp, #32
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]
 800d31e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d324:	2311      	movs	r3, #17
 800d326:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d328:	2340      	movs	r3, #64	@ 0x40
 800d32a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d32c:	2300      	movs	r3, #0
 800d32e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d330:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d334:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d336:	f107 0308 	add.w	r3, r7, #8
 800d33a:	4619      	mov	r1, r3
 800d33c:	6878      	ldr	r0, [r7, #4]
 800d33e:	f7ff ff52 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d342:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d346:	2111      	movs	r1, #17
 800d348:	6878      	ldr	r0, [r7, #4]
 800d34a:	f000 f9f7 	bl	800d73c <SDMMC_GetCmdResp1>
 800d34e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d350:	69fb      	ldr	r3, [r7, #28]
}
 800d352:	4618      	mov	r0, r3
 800d354:	3720      	adds	r7, #32
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}

0800d35a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d35a:	b580      	push	{r7, lr}
 800d35c:	b088      	sub	sp, #32
 800d35e:	af00      	add	r7, sp, #0
 800d360:	6078      	str	r0, [r7, #4]
 800d362:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d368:	2312      	movs	r3, #18
 800d36a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d36c:	2340      	movs	r3, #64	@ 0x40
 800d36e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d370:	2300      	movs	r3, #0
 800d372:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d374:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d378:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d37a:	f107 0308 	add.w	r3, r7, #8
 800d37e:	4619      	mov	r1, r3
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	f7ff ff30 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d38a:	2112      	movs	r1, #18
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	f000 f9d5 	bl	800d73c <SDMMC_GetCmdResp1>
 800d392:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d394:	69fb      	ldr	r3, [r7, #28]
}
 800d396:	4618      	mov	r0, r3
 800d398:	3720      	adds	r7, #32
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}

0800d39e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d39e:	b580      	push	{r7, lr}
 800d3a0:	b088      	sub	sp, #32
 800d3a2:	af00      	add	r7, sp, #0
 800d3a4:	6078      	str	r0, [r7, #4]
 800d3a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d3ac:	2318      	movs	r3, #24
 800d3ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d3b0:	2340      	movs	r3, #64	@ 0x40
 800d3b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d3b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d3be:	f107 0308 	add.w	r3, r7, #8
 800d3c2:	4619      	mov	r1, r3
 800d3c4:	6878      	ldr	r0, [r7, #4]
 800d3c6:	f7ff ff0e 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d3ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d3ce:	2118      	movs	r1, #24
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f000 f9b3 	bl	800d73c <SDMMC_GetCmdResp1>
 800d3d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3d8:	69fb      	ldr	r3, [r7, #28]
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3720      	adds	r7, #32
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}

0800d3e2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d3e2:	b580      	push	{r7, lr}
 800d3e4:	b088      	sub	sp, #32
 800d3e6:	af00      	add	r7, sp, #0
 800d3e8:	6078      	str	r0, [r7, #4]
 800d3ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d3f0:	2319      	movs	r3, #25
 800d3f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d3f4:	2340      	movs	r3, #64	@ 0x40
 800d3f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d3fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d400:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d402:	f107 0308 	add.w	r3, r7, #8
 800d406:	4619      	mov	r1, r3
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f7ff feec 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d40e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d412:	2119      	movs	r1, #25
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 f991 	bl	800d73c <SDMMC_GetCmdResp1>
 800d41a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d41c:	69fb      	ldr	r3, [r7, #28]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3720      	adds	r7, #32
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}
	...

0800d428 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b088      	sub	sp, #32
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d430:	2300      	movs	r3, #0
 800d432:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d434:	230c      	movs	r3, #12
 800d436:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d438:	2340      	movs	r3, #64	@ 0x40
 800d43a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d43c:	2300      	movs	r3, #0
 800d43e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d444:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d446:	f107 0308 	add.w	r3, r7, #8
 800d44a:	4619      	mov	r1, r3
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f7ff feca 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d452:	4a05      	ldr	r2, [pc, #20]	@ (800d468 <SDMMC_CmdStopTransfer+0x40>)
 800d454:	210c      	movs	r1, #12
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	f000 f970 	bl	800d73c <SDMMC_GetCmdResp1>
 800d45c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d45e:	69fb      	ldr	r3, [r7, #28]
}
 800d460:	4618      	mov	r0, r3
 800d462:	3720      	adds	r7, #32
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}
 800d468:	05f5e100 	.word	0x05f5e100

0800d46c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b08a      	sub	sp, #40	@ 0x28
 800d470:	af00      	add	r7, sp, #0
 800d472:	60f8      	str	r0, [r7, #12]
 800d474:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d47c:	2307      	movs	r3, #7
 800d47e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d480:	2340      	movs	r3, #64	@ 0x40
 800d482:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d484:	2300      	movs	r3, #0
 800d486:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d488:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d48c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d48e:	f107 0310 	add.w	r3, r7, #16
 800d492:	4619      	mov	r1, r3
 800d494:	68f8      	ldr	r0, [r7, #12]
 800d496:	f7ff fea6 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800d49a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d49e:	2107      	movs	r1, #7
 800d4a0:	68f8      	ldr	r0, [r7, #12]
 800d4a2:	f000 f94b 	bl	800d73c <SDMMC_GetCmdResp1>
 800d4a6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3728      	adds	r7, #40	@ 0x28
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}

0800d4b2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800d4b2:	b580      	push	{r7, lr}
 800d4b4:	b088      	sub	sp, #32
 800d4b6:	af00      	add	r7, sp, #0
 800d4b8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d4ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d4d0:	f107 0308 	add.w	r3, r7, #8
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f7ff fe85 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	f000 fb65 	bl	800dbac <SDMMC_GetCmdError>
 800d4e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d4e4:	69fb      	ldr	r3, [r7, #28]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3720      	adds	r7, #32
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800d4ee:	b580      	push	{r7, lr}
 800d4f0:	b088      	sub	sp, #32
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d4f6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d4fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d4fc:	2308      	movs	r3, #8
 800d4fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d500:	2340      	movs	r3, #64	@ 0x40
 800d502:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d504:	2300      	movs	r3, #0
 800d506:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d508:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d50c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d50e:	f107 0308 	add.w	r3, r7, #8
 800d512:	4619      	mov	r1, r3
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f7ff fe66 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	f000 faf8 	bl	800db10 <SDMMC_GetCmdResp7>
 800d520:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d522:	69fb      	ldr	r3, [r7, #28]
}
 800d524:	4618      	mov	r0, r3
 800d526:	3720      	adds	r7, #32
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}

0800d52c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b088      	sub	sp, #32
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
 800d534:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d53a:	2337      	movs	r3, #55	@ 0x37
 800d53c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d53e:	2340      	movs	r3, #64	@ 0x40
 800d540:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d542:	2300      	movs	r3, #0
 800d544:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d54a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d54c:	f107 0308 	add.w	r3, r7, #8
 800d550:	4619      	mov	r1, r3
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f7ff fe47 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800d558:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d55c:	2137      	movs	r1, #55	@ 0x37
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 f8ec 	bl	800d73c <SDMMC_GetCmdResp1>
 800d564:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d566:	69fb      	ldr	r3, [r7, #28]
}
 800d568:	4618      	mov	r0, r3
 800d56a:	3720      	adds	r7, #32
 800d56c:	46bd      	mov	sp, r7
 800d56e:	bd80      	pop	{r7, pc}

0800d570 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b088      	sub	sp, #32
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d580:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d584:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d586:	2329      	movs	r3, #41	@ 0x29
 800d588:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d58a:	2340      	movs	r3, #64	@ 0x40
 800d58c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d58e:	2300      	movs	r3, #0
 800d590:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d596:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d598:	f107 0308 	add.w	r3, r7, #8
 800d59c:	4619      	mov	r1, r3
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f7ff fe21 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f000 f9ff 	bl	800d9a8 <SDMMC_GetCmdResp3>
 800d5aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d5ac:	69fb      	ldr	r3, [r7, #28]
}
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	3720      	adds	r7, #32
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}

0800d5b6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800d5b6:	b580      	push	{r7, lr}
 800d5b8:	b088      	sub	sp, #32
 800d5ba:	af00      	add	r7, sp, #0
 800d5bc:	6078      	str	r0, [r7, #4]
 800d5be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d5c4:	2306      	movs	r3, #6
 800d5c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d5c8:	2340      	movs	r3, #64	@ 0x40
 800d5ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d5d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d5d6:	f107 0308 	add.w	r3, r7, #8
 800d5da:	4619      	mov	r1, r3
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f7ff fe02 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800d5e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5e6:	2106      	movs	r1, #6
 800d5e8:	6878      	ldr	r0, [r7, #4]
 800d5ea:	f000 f8a7 	bl	800d73c <SDMMC_GetCmdResp1>
 800d5ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d5f0:	69fb      	ldr	r3, [r7, #28]
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	3720      	adds	r7, #32
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}

0800d5fa <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800d5fa:	b580      	push	{r7, lr}
 800d5fc:	b088      	sub	sp, #32
 800d5fe:	af00      	add	r7, sp, #0
 800d600:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d602:	2300      	movs	r3, #0
 800d604:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d606:	2333      	movs	r3, #51	@ 0x33
 800d608:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d60a:	2340      	movs	r3, #64	@ 0x40
 800d60c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d60e:	2300      	movs	r3, #0
 800d610:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d616:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d618:	f107 0308 	add.w	r3, r7, #8
 800d61c:	4619      	mov	r1, r3
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f7ff fde1 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800d624:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d628:	2133      	movs	r1, #51	@ 0x33
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f000 f886 	bl	800d73c <SDMMC_GetCmdResp1>
 800d630:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d632:	69fb      	ldr	r3, [r7, #28]
}
 800d634:	4618      	mov	r0, r3
 800d636:	3720      	adds	r7, #32
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b088      	sub	sp, #32
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d644:	2300      	movs	r3, #0
 800d646:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d648:	2302      	movs	r3, #2
 800d64a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d64c:	23c0      	movs	r3, #192	@ 0xc0
 800d64e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d650:	2300      	movs	r3, #0
 800d652:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d654:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d658:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d65a:	f107 0308 	add.w	r3, r7, #8
 800d65e:	4619      	mov	r1, r3
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7ff fdc0 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f000 f956 	bl	800d918 <SDMMC_GetCmdResp2>
 800d66c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d66e:	69fb      	ldr	r3, [r7, #28]
}
 800d670:	4618      	mov	r0, r3
 800d672:	3720      	adds	r7, #32
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b088      	sub	sp, #32
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d686:	2309      	movs	r3, #9
 800d688:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d68a:	23c0      	movs	r3, #192	@ 0xc0
 800d68c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d68e:	2300      	movs	r3, #0
 800d690:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d692:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d696:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d698:	f107 0308 	add.w	r3, r7, #8
 800d69c:	4619      	mov	r1, r3
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f7ff fda1 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f000 f937 	bl	800d918 <SDMMC_GetCmdResp2>
 800d6aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6ac:	69fb      	ldr	r3, [r7, #28]
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3720      	adds	r7, #32
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b088      	sub	sp, #32
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
 800d6be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d6c4:	2303      	movs	r3, #3
 800d6c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d6c8:	2340      	movs	r3, #64	@ 0x40
 800d6ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d6d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d6d6:	f107 0308 	add.w	r3, r7, #8
 800d6da:	4619      	mov	r1, r3
 800d6dc:	6878      	ldr	r0, [r7, #4]
 800d6de:	f7ff fd82 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d6e2:	683a      	ldr	r2, [r7, #0]
 800d6e4:	2103      	movs	r1, #3
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f000 f99c 	bl	800da24 <SDMMC_GetCmdResp6>
 800d6ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6ee:	69fb      	ldr	r3, [r7, #28]
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3720      	adds	r7, #32
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b088      	sub	sp, #32
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d706:	230d      	movs	r3, #13
 800d708:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d70a:	2340      	movs	r3, #64	@ 0x40
 800d70c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d70e:	2300      	movs	r3, #0
 800d710:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d716:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d718:	f107 0308 	add.w	r3, r7, #8
 800d71c:	4619      	mov	r1, r3
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f7ff fd61 	bl	800d1e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800d724:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d728:	210d      	movs	r1, #13
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f000 f806 	bl	800d73c <SDMMC_GetCmdResp1>
 800d730:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d732:	69fb      	ldr	r3, [r7, #28]
}
 800d734:	4618      	mov	r0, r3
 800d736:	3720      	adds	r7, #32
 800d738:	46bd      	mov	sp, r7
 800d73a:	bd80      	pop	{r7, pc}

0800d73c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b088      	sub	sp, #32
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	460b      	mov	r3, r1
 800d746:	607a      	str	r2, [r7, #4]
 800d748:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d74a:	4b70      	ldr	r3, [pc, #448]	@ (800d90c <SDMMC_GetCmdResp1+0x1d0>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a70      	ldr	r2, [pc, #448]	@ (800d910 <SDMMC_GetCmdResp1+0x1d4>)
 800d750:	fba2 2303 	umull	r2, r3, r2, r3
 800d754:	0a5a      	lsrs	r2, r3, #9
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	fb02 f303 	mul.w	r3, r2, r3
 800d75c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d75e:	69fb      	ldr	r3, [r7, #28]
 800d760:	1e5a      	subs	r2, r3, #1
 800d762:	61fa      	str	r2, [r7, #28]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d102      	bne.n	800d76e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d768:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d76c:	e0c9      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d772:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d774:	69bb      	ldr	r3, [r7, #24]
 800d776:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d0ef      	beq.n	800d75e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d784:	2b00      	cmp	r3, #0
 800d786:	d1ea      	bne.n	800d75e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d78c:	f003 0304 	and.w	r3, r3, #4
 800d790:	2b00      	cmp	r3, #0
 800d792:	d004      	beq.n	800d79e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2204      	movs	r2, #4
 800d798:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d79a:	2304      	movs	r3, #4
 800d79c:	e0b1      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7a2:	f003 0301 	and.w	r3, r3, #1
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d004      	beq.n	800d7b4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	2201      	movs	r2, #1
 800d7ae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e0a6      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	22c5      	movs	r2, #197	@ 0xc5
 800d7b8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800d7ba:	68f8      	ldr	r0, [r7, #12]
 800d7bc:	f7ff fd3d 	bl	800d23a <SDIO_GetCommandResponse>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	461a      	mov	r2, r3
 800d7c4:	7afb      	ldrb	r3, [r7, #11]
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d001      	beq.n	800d7ce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d7ca:	2301      	movs	r3, #1
 800d7cc:	e099      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	68f8      	ldr	r0, [r7, #12]
 800d7d2:	f7ff fd3f 	bl	800d254 <SDIO_GetResponse>
 800d7d6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d7d8:	697a      	ldr	r2, [r7, #20]
 800d7da:	4b4e      	ldr	r3, [pc, #312]	@ (800d914 <SDMMC_GetCmdResp1+0x1d8>)
 800d7dc:	4013      	ands	r3, r2
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d101      	bne.n	800d7e6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	e08d      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	da02      	bge.n	800d7f2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d7ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d7f0:	e087      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d001      	beq.n	800d800 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d7fc:	2340      	movs	r3, #64	@ 0x40
 800d7fe:	e080      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d806:	2b00      	cmp	r3, #0
 800d808:	d001      	beq.n	800d80e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d80a:	2380      	movs	r3, #128	@ 0x80
 800d80c:	e079      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d80e:	697b      	ldr	r3, [r7, #20]
 800d810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d814:	2b00      	cmp	r3, #0
 800d816:	d002      	beq.n	800d81e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d818:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d81c:	e071      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d824:	2b00      	cmp	r3, #0
 800d826:	d002      	beq.n	800d82e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d828:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d82c:	e069      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d834:	2b00      	cmp	r3, #0
 800d836:	d002      	beq.n	800d83e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d838:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d83c:	e061      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d83e:	697b      	ldr	r3, [r7, #20]
 800d840:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d844:	2b00      	cmp	r3, #0
 800d846:	d002      	beq.n	800d84e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d848:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d84c:	e059      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d854:	2b00      	cmp	r3, #0
 800d856:	d002      	beq.n	800d85e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d85c:	e051      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d85e:	697b      	ldr	r3, [r7, #20]
 800d860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d864:	2b00      	cmp	r3, #0
 800d866:	d002      	beq.n	800d86e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d86c:	e049      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d874:	2b00      	cmp	r3, #0
 800d876:	d002      	beq.n	800d87e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d878:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d87c:	e041      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d87e:	697b      	ldr	r3, [r7, #20]
 800d880:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d884:	2b00      	cmp	r3, #0
 800d886:	d002      	beq.n	800d88e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800d888:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d88c:	e039      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d894:	2b00      	cmp	r3, #0
 800d896:	d002      	beq.n	800d89e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d898:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d89c:	e031      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d002      	beq.n	800d8ae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d8a8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800d8ac:	e029      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d002      	beq.n	800d8be <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d8b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d8bc:	e021      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d8be:	697b      	ldr	r3, [r7, #20]
 800d8c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d002      	beq.n	800d8ce <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d8c8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d8cc:	e019      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d002      	beq.n	800d8de <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d8d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d8dc:	e011      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d8de:	697b      	ldr	r3, [r7, #20]
 800d8e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d002      	beq.n	800d8ee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d8e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800d8ec:	e009      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	f003 0308 	and.w	r3, r3, #8
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d002      	beq.n	800d8fe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d8f8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800d8fc:	e001      	b.n	800d902 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d8fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d902:	4618      	mov	r0, r3
 800d904:	3720      	adds	r7, #32
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
 800d90a:	bf00      	nop
 800d90c:	20000000 	.word	0x20000000
 800d910:	10624dd3 	.word	0x10624dd3
 800d914:	fdffe008 	.word	0xfdffe008

0800d918 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800d918:	b480      	push	{r7}
 800d91a:	b085      	sub	sp, #20
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d920:	4b1f      	ldr	r3, [pc, #124]	@ (800d9a0 <SDMMC_GetCmdResp2+0x88>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4a1f      	ldr	r2, [pc, #124]	@ (800d9a4 <SDMMC_GetCmdResp2+0x8c>)
 800d926:	fba2 2303 	umull	r2, r3, r2, r3
 800d92a:	0a5b      	lsrs	r3, r3, #9
 800d92c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d930:	fb02 f303 	mul.w	r3, r2, r3
 800d934:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	1e5a      	subs	r2, r3, #1
 800d93a:	60fa      	str	r2, [r7, #12]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d102      	bne.n	800d946 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d940:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d944:	e026      	b.n	800d994 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d94a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d952:	2b00      	cmp	r3, #0
 800d954:	d0ef      	beq.n	800d936 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d1ea      	bne.n	800d936 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d964:	f003 0304 	and.w	r3, r3, #4
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d004      	beq.n	800d976 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2204      	movs	r2, #4
 800d970:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d972:	2304      	movs	r3, #4
 800d974:	e00e      	b.n	800d994 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d97a:	f003 0301 	and.w	r3, r3, #1
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d004      	beq.n	800d98c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2201      	movs	r2, #1
 800d986:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d988:	2301      	movs	r3, #1
 800d98a:	e003      	b.n	800d994 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	22c5      	movs	r2, #197	@ 0xc5
 800d990:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800d992:	2300      	movs	r3, #0
}
 800d994:	4618      	mov	r0, r3
 800d996:	3714      	adds	r7, #20
 800d998:	46bd      	mov	sp, r7
 800d99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99e:	4770      	bx	lr
 800d9a0:	20000000 	.word	0x20000000
 800d9a4:	10624dd3 	.word	0x10624dd3

0800d9a8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d9b0:	4b1a      	ldr	r3, [pc, #104]	@ (800da1c <SDMMC_GetCmdResp3+0x74>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4a1a      	ldr	r2, [pc, #104]	@ (800da20 <SDMMC_GetCmdResp3+0x78>)
 800d9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ba:	0a5b      	lsrs	r3, r3, #9
 800d9bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d9c0:	fb02 f303 	mul.w	r3, r2, r3
 800d9c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	1e5a      	subs	r2, r3, #1
 800d9ca:	60fa      	str	r2, [r7, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d102      	bne.n	800d9d6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d9d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d9d4:	e01b      	b.n	800da0e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d0ef      	beq.n	800d9c6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1ea      	bne.n	800d9c6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9f4:	f003 0304 	and.w	r3, r3, #4
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d004      	beq.n	800da06 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2204      	movs	r2, #4
 800da00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da02:	2304      	movs	r3, #4
 800da04:	e003      	b.n	800da0e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	22c5      	movs	r2, #197	@ 0xc5
 800da0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800da0c:	2300      	movs	r3, #0
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3714      	adds	r7, #20
 800da12:	46bd      	mov	sp, r7
 800da14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da18:	4770      	bx	lr
 800da1a:	bf00      	nop
 800da1c:	20000000 	.word	0x20000000
 800da20:	10624dd3 	.word	0x10624dd3

0800da24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b088      	sub	sp, #32
 800da28:	af00      	add	r7, sp, #0
 800da2a:	60f8      	str	r0, [r7, #12]
 800da2c:	460b      	mov	r3, r1
 800da2e:	607a      	str	r2, [r7, #4]
 800da30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800da32:	4b35      	ldr	r3, [pc, #212]	@ (800db08 <SDMMC_GetCmdResp6+0xe4>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4a35      	ldr	r2, [pc, #212]	@ (800db0c <SDMMC_GetCmdResp6+0xe8>)
 800da38:	fba2 2303 	umull	r2, r3, r2, r3
 800da3c:	0a5b      	lsrs	r3, r3, #9
 800da3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da42:	fb02 f303 	mul.w	r3, r2, r3
 800da46:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800da48:	69fb      	ldr	r3, [r7, #28]
 800da4a:	1e5a      	subs	r2, r3, #1
 800da4c:	61fa      	str	r2, [r7, #28]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d102      	bne.n	800da58 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800da52:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800da56:	e052      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da5c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800da5e:	69bb      	ldr	r3, [r7, #24]
 800da60:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800da64:	2b00      	cmp	r3, #0
 800da66:	d0ef      	beq.n	800da48 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800da68:	69bb      	ldr	r3, [r7, #24]
 800da6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d1ea      	bne.n	800da48 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da76:	f003 0304 	and.w	r3, r3, #4
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d004      	beq.n	800da88 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2204      	movs	r2, #4
 800da82:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da84:	2304      	movs	r3, #4
 800da86:	e03a      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da8c:	f003 0301 	and.w	r3, r3, #1
 800da90:	2b00      	cmp	r3, #0
 800da92:	d004      	beq.n	800da9e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	2201      	movs	r2, #1
 800da98:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800da9a:	2301      	movs	r3, #1
 800da9c:	e02f      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800da9e:	68f8      	ldr	r0, [r7, #12]
 800daa0:	f7ff fbcb 	bl	800d23a <SDIO_GetCommandResponse>
 800daa4:	4603      	mov	r3, r0
 800daa6:	461a      	mov	r2, r3
 800daa8:	7afb      	ldrb	r3, [r7, #11]
 800daaa:	4293      	cmp	r3, r2
 800daac:	d001      	beq.n	800dab2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800daae:	2301      	movs	r3, #1
 800dab0:	e025      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	22c5      	movs	r2, #197	@ 0xc5
 800dab6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800dab8:	2100      	movs	r1, #0
 800daba:	68f8      	ldr	r0, [r7, #12]
 800dabc:	f7ff fbca 	bl	800d254 <SDIO_GetResponse>
 800dac0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d106      	bne.n	800dada <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	0c1b      	lsrs	r3, r3, #16
 800dad0:	b29a      	uxth	r2, r3
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800dad6:	2300      	movs	r3, #0
 800dad8:	e011      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d002      	beq.n	800daea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dae4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dae8:	e009      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d002      	beq.n	800dafa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800daf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800daf8:	e001      	b.n	800dafe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800dafa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3720      	adds	r7, #32
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
 800db06:	bf00      	nop
 800db08:	20000000 	.word	0x20000000
 800db0c:	10624dd3 	.word	0x10624dd3

0800db10 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800db10:	b480      	push	{r7}
 800db12:	b085      	sub	sp, #20
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800db18:	4b22      	ldr	r3, [pc, #136]	@ (800dba4 <SDMMC_GetCmdResp7+0x94>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a22      	ldr	r2, [pc, #136]	@ (800dba8 <SDMMC_GetCmdResp7+0x98>)
 800db1e:	fba2 2303 	umull	r2, r3, r2, r3
 800db22:	0a5b      	lsrs	r3, r3, #9
 800db24:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db28:	fb02 f303 	mul.w	r3, r2, r3
 800db2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	1e5a      	subs	r2, r3, #1
 800db32:	60fa      	str	r2, [r7, #12]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d102      	bne.n	800db3e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800db38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800db3c:	e02c      	b.n	800db98 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800db44:	68bb      	ldr	r3, [r7, #8]
 800db46:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d0ef      	beq.n	800db2e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800db54:	2b00      	cmp	r3, #0
 800db56:	d1ea      	bne.n	800db2e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db5c:	f003 0304 	and.w	r3, r3, #4
 800db60:	2b00      	cmp	r3, #0
 800db62:	d004      	beq.n	800db6e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2204      	movs	r2, #4
 800db68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800db6a:	2304      	movs	r3, #4
 800db6c:	e014      	b.n	800db98 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db72:	f003 0301 	and.w	r3, r3, #1
 800db76:	2b00      	cmp	r3, #0
 800db78:	d004      	beq.n	800db84 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2201      	movs	r2, #1
 800db7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800db80:	2301      	movs	r3, #1
 800db82:	e009      	b.n	800db98 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d002      	beq.n	800db96 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2240      	movs	r2, #64	@ 0x40
 800db94:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800db96:	2300      	movs	r3, #0
  
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3714      	adds	r7, #20
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr
 800dba4:	20000000 	.word	0x20000000
 800dba8:	10624dd3 	.word	0x10624dd3

0800dbac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800dbac:	b480      	push	{r7}
 800dbae:	b085      	sub	sp, #20
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dbb4:	4b11      	ldr	r3, [pc, #68]	@ (800dbfc <SDMMC_GetCmdError+0x50>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4a11      	ldr	r2, [pc, #68]	@ (800dc00 <SDMMC_GetCmdError+0x54>)
 800dbba:	fba2 2303 	umull	r2, r3, r2, r3
 800dbbe:	0a5b      	lsrs	r3, r3, #9
 800dbc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dbc4:	fb02 f303 	mul.w	r3, r2, r3
 800dbc8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	1e5a      	subs	r2, r3, #1
 800dbce:	60fa      	str	r2, [r7, #12]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d102      	bne.n	800dbda <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dbd4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dbd8:	e009      	b.n	800dbee <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d0f1      	beq.n	800dbca <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	22c5      	movs	r2, #197	@ 0xc5
 800dbea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800dbec:	2300      	movs	r3, #0
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3714      	adds	r7, #20
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	20000000 	.word	0x20000000
 800dc00:	10624dd3 	.word	0x10624dd3

0800dc04 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800dc08:	4909      	ldr	r1, [pc, #36]	@ (800dc30 <MX_FATFS_Init+0x2c>)
 800dc0a:	480a      	ldr	r0, [pc, #40]	@ (800dc34 <MX_FATFS_Init+0x30>)
 800dc0c:	f004 f8fc 	bl	8011e08 <FATFS_LinkDriver>
 800dc10:	4603      	mov	r3, r0
 800dc12:	461a      	mov	r2, r3
 800dc14:	4b08      	ldr	r3, [pc, #32]	@ (800dc38 <MX_FATFS_Init+0x34>)
 800dc16:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  // 
  if(retSD == 0)
 800dc18:	4b07      	ldr	r3, [pc, #28]	@ (800dc38 <MX_FATFS_Init+0x34>)
 800dc1a:	781b      	ldrb	r3, [r3, #0]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d104      	bne.n	800dc2a <MX_FATFS_Init+0x26>
  {
    f_mount(&SDFatFS, SDPath, 1);
 800dc20:	2201      	movs	r2, #1
 800dc22:	4903      	ldr	r1, [pc, #12]	@ (800dc30 <MX_FATFS_Init+0x2c>)
 800dc24:	4805      	ldr	r0, [pc, #20]	@ (800dc3c <MX_FATFS_Init+0x38>)
 800dc26:	f002 fe17 	bl	8010858 <f_mount>
  }
  /* USER CODE END Init */
}
 800dc2a:	bf00      	nop
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	20004a18 	.word	0x20004a18
 800dc34:	0801b328 	.word	0x0801b328
 800dc38:	20004a14 	.word	0x20004a14
 800dc3c:	20004a1c 	.word	0x20004a1c

0800dc40 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return fat_GetFatTimeFromRTC();
 800dc44:	f7f9 fe02 	bl	800784c <fat_GetFatTimeFromRTC>
 800dc48:	4603      	mov	r3, r0
  /* USER CODE END get_fattime */
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	bd80      	pop	{r7, pc}
	...

0800dc50 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b082      	sub	sp, #8
 800dc54:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800dc56:	2300      	movs	r3, #0
 800dc58:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800dc5a:	f000 f888 	bl	800dd6e <BSP_SD_IsDetected>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	2b01      	cmp	r3, #1
 800dc62:	d001      	beq.n	800dc68 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800dc64:	2301      	movs	r3, #1
 800dc66:	e005      	b.n	800dc74 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800dc68:	4804      	ldr	r0, [pc, #16]	@ (800dc7c <BSP_SD_Init+0x2c>)
 800dc6a:	f7fb fecd 	bl	8009a08 <HAL_SD_Init>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800dc72:	79fb      	ldrb	r3, [r7, #7]
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3708      	adds	r7, #8
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}
 800dc7c:	2000062c 	.word	0x2000062c

0800dc80 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b086      	sub	sp, #24
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	60f8      	str	r0, [r7, #12]
 800dc88:	60b9      	str	r1, [r7, #8]
 800dc8a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	68ba      	ldr	r2, [r7, #8]
 800dc94:	68f9      	ldr	r1, [r7, #12]
 800dc96:	4806      	ldr	r0, [pc, #24]	@ (800dcb0 <BSP_SD_ReadBlocks_DMA+0x30>)
 800dc98:	f7fb ff5e 	bl	8009b58 <HAL_SD_ReadBlocks_DMA>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d001      	beq.n	800dca6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800dca2:	2301      	movs	r3, #1
 800dca4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800dca6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3718      	adds	r7, #24
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}
 800dcb0:	2000062c 	.word	0x2000062c

0800dcb4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b086      	sub	sp, #24
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	60f8      	str	r0, [r7, #12]
 800dcbc:	60b9      	str	r1, [r7, #8]
 800dcbe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	68ba      	ldr	r2, [r7, #8]
 800dcc8:	68f9      	ldr	r1, [r7, #12]
 800dcca:	4806      	ldr	r0, [pc, #24]	@ (800dce4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800dccc:	f7fc f824 	bl	8009d18 <HAL_SD_WriteBlocks_DMA>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d001      	beq.n	800dcda <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800dcda:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	3718      	adds	r7, #24
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}
 800dce4:	2000062c 	.word	0x2000062c

0800dce8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800dcec:	4805      	ldr	r0, [pc, #20]	@ (800dd04 <BSP_SD_GetCardState+0x1c>)
 800dcee:	f7fc fcdf 	bl	800a6b0 <HAL_SD_GetCardState>
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	2b04      	cmp	r3, #4
 800dcf6:	bf14      	ite	ne
 800dcf8:	2301      	movne	r3, #1
 800dcfa:	2300      	moveq	r3, #0
 800dcfc:	b2db      	uxtb	r3, r3
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	bd80      	pop	{r7, pc}
 800dd02:	bf00      	nop
 800dd04:	2000062c 	.word	0x2000062c

0800dd08 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b082      	sub	sp, #8
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800dd10:	6879      	ldr	r1, [r7, #4]
 800dd12:	4803      	ldr	r0, [pc, #12]	@ (800dd20 <BSP_SD_GetCardInfo+0x18>)
 800dd14:	f7fc fc06 	bl	800a524 <HAL_SD_GetCardInfo>
}
 800dd18:	bf00      	nop
 800dd1a:	3708      	adds	r7, #8
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}
 800dd20:	2000062c 	.word	0x2000062c

0800dd24 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b082      	sub	sp, #8
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800dd2c:	f000 f818 	bl	800dd60 <BSP_SD_AbortCallback>
}
 800dd30:	bf00      	nop
 800dd32:	3708      	adds	r7, #8
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}

0800dd38 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b082      	sub	sp, #8
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800dd40:	f000 f99a 	bl	800e078 <BSP_SD_WriteCpltCallback>
}
 800dd44:	bf00      	nop
 800dd46:	3708      	adds	r7, #8
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b082      	sub	sp, #8
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800dd54:	f000 f9a2 	bl	800e09c <BSP_SD_ReadCpltCallback>
}
 800dd58:	bf00      	nop
 800dd5a:	3708      	adds	r7, #8
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}

0800dd60 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800dd60:	b480      	push	{r7}
 800dd62:	af00      	add	r7, sp, #0

}
 800dd64:	bf00      	nop
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr

0800dd6e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800dd6e:	b480      	push	{r7}
 800dd70:	b083      	sub	sp, #12
 800dd72:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800dd74:	2301      	movs	r3, #1
 800dd76:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* SD */
  status = SD_PRESENT;
 800dd78:	2301      	movs	r3, #1
 800dd7a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  return status;
 800dd7c:	79fb      	ldrb	r3, [r7, #7]
 800dd7e:	b2db      	uxtb	r3, r3
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	370c      	adds	r7, #12
 800dd84:	46bd      	mov	sp, r7
 800dd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8a:	4770      	bx	lr

0800dd8c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b084      	sub	sp, #16
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800dd94:	f004 fa3e 	bl	8012214 <osKernelGetTickCount>
 800dd98:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800dd9a:	e006      	b.n	800ddaa <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800dd9c:	f7ff ffa4 	bl	800dce8 <BSP_SD_GetCardState>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d101      	bne.n	800ddaa <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800dda6:	2300      	movs	r3, #0
 800dda8:	e009      	b.n	800ddbe <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800ddaa:	f004 fa33 	bl	8012214 <osKernelGetTickCount>
 800ddae:	4602      	mov	r2, r0
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	1ad3      	subs	r3, r2, r3
 800ddb4:	687a      	ldr	r2, [r7, #4]
 800ddb6:	429a      	cmp	r2, r3
 800ddb8:	d8f0      	bhi.n	800dd9c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ddba:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3710      	adds	r7, #16
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}
	...

0800ddc8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b082      	sub	sp, #8
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	4603      	mov	r3, r0
 800ddd0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ddd2:	4b0b      	ldr	r3, [pc, #44]	@ (800de00 <SD_CheckStatus+0x38>)
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ddd8:	f7ff ff86 	bl	800dce8 <BSP_SD_GetCardState>
 800dddc:	4603      	mov	r3, r0
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d107      	bne.n	800ddf2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800dde2:	4b07      	ldr	r3, [pc, #28]	@ (800de00 <SD_CheckStatus+0x38>)
 800dde4:	781b      	ldrb	r3, [r3, #0]
 800dde6:	b2db      	uxtb	r3, r3
 800dde8:	f023 0301 	bic.w	r3, r3, #1
 800ddec:	b2da      	uxtb	r2, r3
 800ddee:	4b04      	ldr	r3, [pc, #16]	@ (800de00 <SD_CheckStatus+0x38>)
 800ddf0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ddf2:	4b03      	ldr	r3, [pc, #12]	@ (800de00 <SD_CheckStatus+0x38>)
 800ddf4:	781b      	ldrb	r3, [r3, #0]
 800ddf6:	b2db      	uxtb	r3, r3
}
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	3708      	adds	r7, #8
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}
 800de00:	2000000d 	.word	0x2000000d

0800de04 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b082      	sub	sp, #8
 800de08:	af00      	add	r7, sp, #0
 800de0a:	4603      	mov	r3, r0
 800de0c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800de0e:	4b1c      	ldr	r3, [pc, #112]	@ (800de80 <SD_initialize+0x7c>)
 800de10:	2201      	movs	r2, #1
 800de12:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800de14:	f004 f9b6 	bl	8012184 <osKernelGetState>
 800de18:	4603      	mov	r3, r0
 800de1a:	2b02      	cmp	r3, #2
 800de1c:	d129      	bne.n	800de72 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800de1e:	f7ff ff17 	bl	800dc50 <BSP_SD_Init>
 800de22:	4603      	mov	r3, r0
 800de24:	2b00      	cmp	r3, #0
 800de26:	d107      	bne.n	800de38 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800de28:	79fb      	ldrb	r3, [r7, #7]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7ff ffcc 	bl	800ddc8 <SD_CheckStatus>
 800de30:	4603      	mov	r3, r0
 800de32:	461a      	mov	r2, r3
 800de34:	4b12      	ldr	r3, [pc, #72]	@ (800de80 <SD_initialize+0x7c>)
 800de36:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800de38:	4b11      	ldr	r3, [pc, #68]	@ (800de80 <SD_initialize+0x7c>)
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	b2db      	uxtb	r3, r3
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d017      	beq.n	800de72 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800de42:	4b10      	ldr	r3, [pc, #64]	@ (800de84 <SD_initialize+0x80>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d107      	bne.n	800de5a <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800de4a:	2200      	movs	r2, #0
 800de4c:	2102      	movs	r1, #2
 800de4e:	200a      	movs	r0, #10
 800de50:	f004 fbca 	bl	80125e8 <osMessageQueueNew>
 800de54:	4603      	mov	r3, r0
 800de56:	4a0b      	ldr	r2, [pc, #44]	@ (800de84 <SD_initialize+0x80>)
 800de58:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800de5a:	4b0a      	ldr	r3, [pc, #40]	@ (800de84 <SD_initialize+0x80>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d107      	bne.n	800de72 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800de62:	4b07      	ldr	r3, [pc, #28]	@ (800de80 <SD_initialize+0x7c>)
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	b2db      	uxtb	r3, r3
 800de68:	f043 0301 	orr.w	r3, r3, #1
 800de6c:	b2da      	uxtb	r2, r3
 800de6e:	4b04      	ldr	r3, [pc, #16]	@ (800de80 <SD_initialize+0x7c>)
 800de70:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800de72:	4b03      	ldr	r3, [pc, #12]	@ (800de80 <SD_initialize+0x7c>)
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	b2db      	uxtb	r3, r3
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3708      	adds	r7, #8
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	2000000d 	.word	0x2000000d
 800de84:	20004e84 	.word	0x20004e84

0800de88 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b082      	sub	sp, #8
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	4603      	mov	r3, r0
 800de90:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800de92:	79fb      	ldrb	r3, [r7, #7]
 800de94:	4618      	mov	r0, r3
 800de96:	f7ff ff97 	bl	800ddc8 <SD_CheckStatus>
 800de9a:	4603      	mov	r3, r0
}
 800de9c:	4618      	mov	r0, r3
 800de9e:	3708      	adds	r7, #8
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}

0800dea4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b088      	sub	sp, #32
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	60b9      	str	r1, [r7, #8]
 800deac:	607a      	str	r2, [r7, #4]
 800deae:	603b      	str	r3, [r7, #0]
 800deb0:	4603      	mov	r3, r0
 800deb2:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800deb4:	2301      	movs	r3, #1
 800deb6:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800deb8:	f247 5030 	movw	r0, #30000	@ 0x7530
 800debc:	f7ff ff66 	bl	800dd8c <SD_CheckStatusWithTimeout>
 800dec0:	4603      	mov	r3, r0
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	da01      	bge.n	800deca <SD_read+0x26>
  {
    return res;
 800dec6:	7ffb      	ldrb	r3, [r7, #31]
 800dec8:	e02f      	b.n	800df2a <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800deca:	683a      	ldr	r2, [r7, #0]
 800decc:	6879      	ldr	r1, [r7, #4]
 800dece:	68b8      	ldr	r0, [r7, #8]
 800ded0:	f7ff fed6 	bl	800dc80 <BSP_SD_ReadBlocks_DMA>
 800ded4:	4603      	mov	r3, r0
 800ded6:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800ded8:	7fbb      	ldrb	r3, [r7, #30]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d124      	bne.n	800df28 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800dede:	4b15      	ldr	r3, [pc, #84]	@ (800df34 <SD_read+0x90>)
 800dee0:	6818      	ldr	r0, [r3, #0]
 800dee2:	f107 0112 	add.w	r1, r7, #18
 800dee6:	f247 5330 	movw	r3, #30000	@ 0x7530
 800deea:	2200      	movs	r2, #0
 800deec:	f004 fc50 	bl	8012790 <osMessageQueueGet>
 800def0:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800def2:	69bb      	ldr	r3, [r7, #24]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d117      	bne.n	800df28 <SD_read+0x84>
 800def8:	8a7b      	ldrh	r3, [r7, #18]
 800defa:	2b01      	cmp	r3, #1
 800defc:	d114      	bne.n	800df28 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800defe:	f004 f989 	bl	8012214 <osKernelGetTickCount>
 800df02:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800df04:	e007      	b.n	800df16 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800df06:	f7ff feef 	bl	800dce8 <BSP_SD_GetCardState>
 800df0a:	4603      	mov	r3, r0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d102      	bne.n	800df16 <SD_read+0x72>
              {
                res = RES_OK;
 800df10:	2300      	movs	r3, #0
 800df12:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800df14:	e008      	b.n	800df28 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800df16:	f004 f97d 	bl	8012214 <osKernelGetTickCount>
 800df1a:	4602      	mov	r2, r0
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	1ad3      	subs	r3, r2, r3
 800df20:	f247 522f 	movw	r2, #29999	@ 0x752f
 800df24:	4293      	cmp	r3, r2
 800df26:	d9ee      	bls.n	800df06 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800df28:	7ffb      	ldrb	r3, [r7, #31]
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	3720      	adds	r7, #32
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	20004e84 	.word	0x20004e84

0800df38 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b088      	sub	sp, #32
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	60b9      	str	r1, [r7, #8]
 800df40:	607a      	str	r2, [r7, #4]
 800df42:	603b      	str	r3, [r7, #0]
 800df44:	4603      	mov	r3, r0
 800df46:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800df48:	2301      	movs	r3, #1
 800df4a:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800df4c:	f247 5030 	movw	r0, #30000	@ 0x7530
 800df50:	f7ff ff1c 	bl	800dd8c <SD_CheckStatusWithTimeout>
 800df54:	4603      	mov	r3, r0
 800df56:	2b00      	cmp	r3, #0
 800df58:	da01      	bge.n	800df5e <SD_write+0x26>
  {
    return res;
 800df5a:	7ffb      	ldrb	r3, [r7, #31]
 800df5c:	e02d      	b.n	800dfba <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800df5e:	683a      	ldr	r2, [r7, #0]
 800df60:	6879      	ldr	r1, [r7, #4]
 800df62:	68b8      	ldr	r0, [r7, #8]
 800df64:	f7ff fea6 	bl	800dcb4 <BSP_SD_WriteBlocks_DMA>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d124      	bne.n	800dfb8 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800df6e:	4b15      	ldr	r3, [pc, #84]	@ (800dfc4 <SD_write+0x8c>)
 800df70:	6818      	ldr	r0, [r3, #0]
 800df72:	f107 0112 	add.w	r1, r7, #18
 800df76:	f247 5330 	movw	r3, #30000	@ 0x7530
 800df7a:	2200      	movs	r2, #0
 800df7c:	f004 fc08 	bl	8012790 <osMessageQueueGet>
 800df80:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800df82:	69bb      	ldr	r3, [r7, #24]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d117      	bne.n	800dfb8 <SD_write+0x80>
 800df88:	8a7b      	ldrh	r3, [r7, #18]
 800df8a:	2b02      	cmp	r3, #2
 800df8c:	d114      	bne.n	800dfb8 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800df8e:	f004 f941 	bl	8012214 <osKernelGetTickCount>
 800df92:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800df94:	e007      	b.n	800dfa6 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800df96:	f7ff fea7 	bl	800dce8 <BSP_SD_GetCardState>
 800df9a:	4603      	mov	r3, r0
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d102      	bne.n	800dfa6 <SD_write+0x6e>
          {
            res = RES_OK;
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	77fb      	strb	r3, [r7, #31]
            break;
 800dfa4:	e008      	b.n	800dfb8 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800dfa6:	f004 f935 	bl	8012214 <osKernelGetTickCount>
 800dfaa:	4602      	mov	r2, r0
 800dfac:	697b      	ldr	r3, [r7, #20]
 800dfae:	1ad3      	subs	r3, r2, r3
 800dfb0:	f247 522f 	movw	r2, #29999	@ 0x752f
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d9ee      	bls.n	800df96 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800dfb8:	7ffb      	ldrb	r3, [r7, #31]
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3720      	adds	r7, #32
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	20004e84 	.word	0x20004e84

0800dfc8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b08c      	sub	sp, #48	@ 0x30
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	4603      	mov	r3, r0
 800dfd0:	603a      	str	r2, [r7, #0]
 800dfd2:	71fb      	strb	r3, [r7, #7]
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800dfd8:	2301      	movs	r3, #1
 800dfda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dfde:	4b25      	ldr	r3, [pc, #148]	@ (800e074 <SD_ioctl+0xac>)
 800dfe0:	781b      	ldrb	r3, [r3, #0]
 800dfe2:	b2db      	uxtb	r3, r3
 800dfe4:	f003 0301 	and.w	r3, r3, #1
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d001      	beq.n	800dff0 <SD_ioctl+0x28>
 800dfec:	2303      	movs	r3, #3
 800dfee:	e03c      	b.n	800e06a <SD_ioctl+0xa2>

  switch (cmd)
 800dff0:	79bb      	ldrb	r3, [r7, #6]
 800dff2:	2b03      	cmp	r3, #3
 800dff4:	d834      	bhi.n	800e060 <SD_ioctl+0x98>
 800dff6:	a201      	add	r2, pc, #4	@ (adr r2, 800dffc <SD_ioctl+0x34>)
 800dff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dffc:	0800e00d 	.word	0x0800e00d
 800e000:	0800e015 	.word	0x0800e015
 800e004:	0800e02d 	.word	0x0800e02d
 800e008:	0800e047 	.word	0x0800e047
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e00c:	2300      	movs	r3, #0
 800e00e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800e012:	e028      	b.n	800e066 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e014:	f107 030c 	add.w	r3, r7, #12
 800e018:	4618      	mov	r0, r3
 800e01a:	f7ff fe75 	bl	800dd08 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e01e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e024:	2300      	movs	r3, #0
 800e026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800e02a:	e01c      	b.n	800e066 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e02c:	f107 030c 	add.w	r3, r7, #12
 800e030:	4618      	mov	r0, r3
 800e032:	f7ff fe69 	bl	800dd08 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e038:	b29a      	uxth	r2, r3
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e03e:	2300      	movs	r3, #0
 800e040:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800e044:	e00f      	b.n	800e066 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e046:	f107 030c 	add.w	r3, r7, #12
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7ff fe5c 	bl	800dd08 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800e050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e052:	0a5a      	lsrs	r2, r3, #9
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e058:	2300      	movs	r3, #0
 800e05a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800e05e:	e002      	b.n	800e066 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800e060:	2304      	movs	r3, #4
 800e062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800e066:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3730      	adds	r7, #48	@ 0x30
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	2000000d 	.word	0x2000000d

0800e078 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b082      	sub	sp, #8
 800e07c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800e07e:	2302      	movs	r3, #2
 800e080:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800e082:	4b05      	ldr	r3, [pc, #20]	@ (800e098 <BSP_SD_WriteCpltCallback+0x20>)
 800e084:	6818      	ldr	r0, [r3, #0]
 800e086:	1db9      	adds	r1, r7, #6
 800e088:	2300      	movs	r3, #0
 800e08a:	2200      	movs	r2, #0
 800e08c:	f004 fb20 	bl	80126d0 <osMessageQueuePut>
#endif
}
 800e090:	bf00      	nop
 800e092:	3708      	adds	r7, #8
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	20004e84 	.word	0x20004e84

0800e09c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b082      	sub	sp, #8
 800e0a0:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800e0a6:	4b05      	ldr	r3, [pc, #20]	@ (800e0bc <BSP_SD_ReadCpltCallback+0x20>)
 800e0a8:	6818      	ldr	r0, [r3, #0]
 800e0aa:	1db9      	adds	r1, r7, #6
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	f004 fb0e 	bl	80126d0 <osMessageQueuePut>
#endif
}
 800e0b4:	bf00      	nop
 800e0b6:	3708      	adds	r7, #8
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}
 800e0bc:	20004e84 	.word	0x20004e84

0800e0c0 <lv_tick_inc>:
/**
 * You have to call this function periodically
 * @param tick_period the call period of this function in milliseconds
 */
LV_ATTRIBUTE_TICK_INC void lv_tick_inc(uint32_t tick_period)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b083      	sub	sp, #12
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
    tick_irq_flag = 0;
 800e0c8:	4b07      	ldr	r3, [pc, #28]	@ (800e0e8 <lv_tick_inc+0x28>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	701a      	strb	r2, [r3, #0]
    sys_time += tick_period;
 800e0ce:	4b07      	ldr	r3, [pc, #28]	@ (800e0ec <lv_tick_inc+0x2c>)
 800e0d0:	681a      	ldr	r2, [r3, #0]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	4413      	add	r3, r2
 800e0d6:	4a05      	ldr	r2, [pc, #20]	@ (800e0ec <lv_tick_inc+0x2c>)
 800e0d8:	6013      	str	r3, [r2, #0]
}
 800e0da:	bf00      	nop
 800e0dc:	370c      	adds	r7, #12
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e4:	4770      	bx	lr
 800e0e6:	bf00      	nop
 800e0e8:	20004e8c 	.word	0x20004e8c
 800e0ec:	20004e88 	.word	0x20004e88

0800e0f0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b084      	sub	sp, #16
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e0fa:	79fb      	ldrb	r3, [r7, #7]
 800e0fc:	4a08      	ldr	r2, [pc, #32]	@ (800e120 <disk_status+0x30>)
 800e0fe:	009b      	lsls	r3, r3, #2
 800e100:	4413      	add	r3, r2
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	79fa      	ldrb	r2, [r7, #7]
 800e108:	4905      	ldr	r1, [pc, #20]	@ (800e120 <disk_status+0x30>)
 800e10a:	440a      	add	r2, r1
 800e10c:	7a12      	ldrb	r2, [r2, #8]
 800e10e:	4610      	mov	r0, r2
 800e110:	4798      	blx	r3
 800e112:	4603      	mov	r3, r0
 800e114:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e116:	7bfb      	ldrb	r3, [r7, #15]
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3710      	adds	r7, #16
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	20004ef8 	.word	0x20004ef8

0800e124 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b084      	sub	sp, #16
 800e128:	af00      	add	r7, sp, #0
 800e12a:	4603      	mov	r3, r0
 800e12c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e132:	79fb      	ldrb	r3, [r7, #7]
 800e134:	4a0e      	ldr	r2, [pc, #56]	@ (800e170 <disk_initialize+0x4c>)
 800e136:	5cd3      	ldrb	r3, [r2, r3]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d114      	bne.n	800e166 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e13c:	79fb      	ldrb	r3, [r7, #7]
 800e13e:	4a0c      	ldr	r2, [pc, #48]	@ (800e170 <disk_initialize+0x4c>)
 800e140:	009b      	lsls	r3, r3, #2
 800e142:	4413      	add	r3, r2
 800e144:	685b      	ldr	r3, [r3, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	79fa      	ldrb	r2, [r7, #7]
 800e14a:	4909      	ldr	r1, [pc, #36]	@ (800e170 <disk_initialize+0x4c>)
 800e14c:	440a      	add	r2, r1
 800e14e:	7a12      	ldrb	r2, [r2, #8]
 800e150:	4610      	mov	r0, r2
 800e152:	4798      	blx	r3
 800e154:	4603      	mov	r3, r0
 800e156:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800e158:	7bfb      	ldrb	r3, [r7, #15]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d103      	bne.n	800e166 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800e15e:	79fb      	ldrb	r3, [r7, #7]
 800e160:	4a03      	ldr	r2, [pc, #12]	@ (800e170 <disk_initialize+0x4c>)
 800e162:	2101      	movs	r1, #1
 800e164:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800e166:	7bfb      	ldrb	r3, [r7, #15]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3710      	adds	r7, #16
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	20004ef8 	.word	0x20004ef8

0800e174 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e174:	b590      	push	{r4, r7, lr}
 800e176:	b087      	sub	sp, #28
 800e178:	af00      	add	r7, sp, #0
 800e17a:	60b9      	str	r1, [r7, #8]
 800e17c:	607a      	str	r2, [r7, #4]
 800e17e:	603b      	str	r3, [r7, #0]
 800e180:	4603      	mov	r3, r0
 800e182:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e184:	7bfb      	ldrb	r3, [r7, #15]
 800e186:	4a0a      	ldr	r2, [pc, #40]	@ (800e1b0 <disk_read+0x3c>)
 800e188:	009b      	lsls	r3, r3, #2
 800e18a:	4413      	add	r3, r2
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	689c      	ldr	r4, [r3, #8]
 800e190:	7bfb      	ldrb	r3, [r7, #15]
 800e192:	4a07      	ldr	r2, [pc, #28]	@ (800e1b0 <disk_read+0x3c>)
 800e194:	4413      	add	r3, r2
 800e196:	7a18      	ldrb	r0, [r3, #8]
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	68b9      	ldr	r1, [r7, #8]
 800e19e:	47a0      	blx	r4
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e1a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	371c      	adds	r7, #28
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd90      	pop	{r4, r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	20004ef8 	.word	0x20004ef8

0800e1b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e1b4:	b590      	push	{r4, r7, lr}
 800e1b6:	b087      	sub	sp, #28
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	60b9      	str	r1, [r7, #8]
 800e1bc:	607a      	str	r2, [r7, #4]
 800e1be:	603b      	str	r3, [r7, #0]
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e1c4:	7bfb      	ldrb	r3, [r7, #15]
 800e1c6:	4a0a      	ldr	r2, [pc, #40]	@ (800e1f0 <disk_write+0x3c>)
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	4413      	add	r3, r2
 800e1cc:	685b      	ldr	r3, [r3, #4]
 800e1ce:	68dc      	ldr	r4, [r3, #12]
 800e1d0:	7bfb      	ldrb	r3, [r7, #15]
 800e1d2:	4a07      	ldr	r2, [pc, #28]	@ (800e1f0 <disk_write+0x3c>)
 800e1d4:	4413      	add	r3, r2
 800e1d6:	7a18      	ldrb	r0, [r3, #8]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	68b9      	ldr	r1, [r7, #8]
 800e1de:	47a0      	blx	r4
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e1e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	371c      	adds	r7, #28
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd90      	pop	{r4, r7, pc}
 800e1ee:	bf00      	nop
 800e1f0:	20004ef8 	.word	0x20004ef8

0800e1f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b084      	sub	sp, #16
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	603a      	str	r2, [r7, #0]
 800e1fe:	71fb      	strb	r3, [r7, #7]
 800e200:	460b      	mov	r3, r1
 800e202:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e204:	79fb      	ldrb	r3, [r7, #7]
 800e206:	4a09      	ldr	r2, [pc, #36]	@ (800e22c <disk_ioctl+0x38>)
 800e208:	009b      	lsls	r3, r3, #2
 800e20a:	4413      	add	r3, r2
 800e20c:	685b      	ldr	r3, [r3, #4]
 800e20e:	691b      	ldr	r3, [r3, #16]
 800e210:	79fa      	ldrb	r2, [r7, #7]
 800e212:	4906      	ldr	r1, [pc, #24]	@ (800e22c <disk_ioctl+0x38>)
 800e214:	440a      	add	r2, r1
 800e216:	7a10      	ldrb	r0, [r2, #8]
 800e218:	79b9      	ldrb	r1, [r7, #6]
 800e21a:	683a      	ldr	r2, [r7, #0]
 800e21c:	4798      	blx	r3
 800e21e:	4603      	mov	r3, r0
 800e220:	73fb      	strb	r3, [r7, #15]
  return res;
 800e222:	7bfb      	ldrb	r3, [r7, #15]
}
 800e224:	4618      	mov	r0, r3
 800e226:	3710      	adds	r7, #16
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	20004ef8 	.word	0x20004ef8

0800e230 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e230:	b480      	push	{r7}
 800e232:	b085      	sub	sp, #20
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	3301      	adds	r3, #1
 800e23c:	781b      	ldrb	r3, [r3, #0]
 800e23e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e240:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e244:	021b      	lsls	r3, r3, #8
 800e246:	b21a      	sxth	r2, r3
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	b21b      	sxth	r3, r3
 800e24e:	4313      	orrs	r3, r2
 800e250:	b21b      	sxth	r3, r3
 800e252:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e254:	89fb      	ldrh	r3, [r7, #14]
}
 800e256:	4618      	mov	r0, r3
 800e258:	3714      	adds	r7, #20
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr

0800e262 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e262:	b480      	push	{r7}
 800e264:	b085      	sub	sp, #20
 800e266:	af00      	add	r7, sp, #0
 800e268:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	3303      	adds	r3, #3
 800e26e:	781b      	ldrb	r3, [r3, #0]
 800e270:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	021b      	lsls	r3, r3, #8
 800e276:	687a      	ldr	r2, [r7, #4]
 800e278:	3202      	adds	r2, #2
 800e27a:	7812      	ldrb	r2, [r2, #0]
 800e27c:	4313      	orrs	r3, r2
 800e27e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	021b      	lsls	r3, r3, #8
 800e284:	687a      	ldr	r2, [r7, #4]
 800e286:	3201      	adds	r2, #1
 800e288:	7812      	ldrb	r2, [r2, #0]
 800e28a:	4313      	orrs	r3, r2
 800e28c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	021b      	lsls	r3, r3, #8
 800e292:	687a      	ldr	r2, [r7, #4]
 800e294:	7812      	ldrb	r2, [r2, #0]
 800e296:	4313      	orrs	r3, r2
 800e298:	60fb      	str	r3, [r7, #12]
	return rv;
 800e29a:	68fb      	ldr	r3, [r7, #12]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3714      	adds	r7, #20
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a6:	4770      	bx	lr

0800e2a8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b083      	sub	sp, #12
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	460b      	mov	r3, r1
 800e2b2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	1c5a      	adds	r2, r3, #1
 800e2b8:	607a      	str	r2, [r7, #4]
 800e2ba:	887a      	ldrh	r2, [r7, #2]
 800e2bc:	b2d2      	uxtb	r2, r2
 800e2be:	701a      	strb	r2, [r3, #0]
 800e2c0:	887b      	ldrh	r3, [r7, #2]
 800e2c2:	0a1b      	lsrs	r3, r3, #8
 800e2c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	1c5a      	adds	r2, r3, #1
 800e2ca:	607a      	str	r2, [r7, #4]
 800e2cc:	887a      	ldrh	r2, [r7, #2]
 800e2ce:	b2d2      	uxtb	r2, r2
 800e2d0:	701a      	strb	r2, [r3, #0]
}
 800e2d2:	bf00      	nop
 800e2d4:	370c      	adds	r7, #12
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2dc:	4770      	bx	lr

0800e2de <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e2de:	b480      	push	{r7}
 800e2e0:	b083      	sub	sp, #12
 800e2e2:	af00      	add	r7, sp, #0
 800e2e4:	6078      	str	r0, [r7, #4]
 800e2e6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	1c5a      	adds	r2, r3, #1
 800e2ec:	607a      	str	r2, [r7, #4]
 800e2ee:	683a      	ldr	r2, [r7, #0]
 800e2f0:	b2d2      	uxtb	r2, r2
 800e2f2:	701a      	strb	r2, [r3, #0]
 800e2f4:	683b      	ldr	r3, [r7, #0]
 800e2f6:	0a1b      	lsrs	r3, r3, #8
 800e2f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	1c5a      	adds	r2, r3, #1
 800e2fe:	607a      	str	r2, [r7, #4]
 800e300:	683a      	ldr	r2, [r7, #0]
 800e302:	b2d2      	uxtb	r2, r2
 800e304:	701a      	strb	r2, [r3, #0]
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	0a1b      	lsrs	r3, r3, #8
 800e30a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	1c5a      	adds	r2, r3, #1
 800e310:	607a      	str	r2, [r7, #4]
 800e312:	683a      	ldr	r2, [r7, #0]
 800e314:	b2d2      	uxtb	r2, r2
 800e316:	701a      	strb	r2, [r3, #0]
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	0a1b      	lsrs	r3, r3, #8
 800e31c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	1c5a      	adds	r2, r3, #1
 800e322:	607a      	str	r2, [r7, #4]
 800e324:	683a      	ldr	r2, [r7, #0]
 800e326:	b2d2      	uxtb	r2, r2
 800e328:	701a      	strb	r2, [r3, #0]
}
 800e32a:	bf00      	nop
 800e32c:	370c      	adds	r7, #12
 800e32e:	46bd      	mov	sp, r7
 800e330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e334:	4770      	bx	lr

0800e336 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e336:	b480      	push	{r7}
 800e338:	b087      	sub	sp, #28
 800e33a:	af00      	add	r7, sp, #0
 800e33c:	60f8      	str	r0, [r7, #12]
 800e33e:	60b9      	str	r1, [r7, #8]
 800e340:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d00d      	beq.n	800e36c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e350:	693a      	ldr	r2, [r7, #16]
 800e352:	1c53      	adds	r3, r2, #1
 800e354:	613b      	str	r3, [r7, #16]
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	1c59      	adds	r1, r3, #1
 800e35a:	6179      	str	r1, [r7, #20]
 800e35c:	7812      	ldrb	r2, [r2, #0]
 800e35e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	3b01      	subs	r3, #1
 800e364:	607b      	str	r3, [r7, #4]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d1f1      	bne.n	800e350 <mem_cpy+0x1a>
	}
}
 800e36c:	bf00      	nop
 800e36e:	371c      	adds	r7, #28
 800e370:	46bd      	mov	sp, r7
 800e372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e376:	4770      	bx	lr

0800e378 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e378:	b480      	push	{r7}
 800e37a:	b087      	sub	sp, #28
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	60f8      	str	r0, [r7, #12]
 800e380:	60b9      	str	r1, [r7, #8]
 800e382:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	1c5a      	adds	r2, r3, #1
 800e38c:	617a      	str	r2, [r7, #20]
 800e38e:	68ba      	ldr	r2, [r7, #8]
 800e390:	b2d2      	uxtb	r2, r2
 800e392:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	3b01      	subs	r3, #1
 800e398:	607b      	str	r3, [r7, #4]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1f3      	bne.n	800e388 <mem_set+0x10>
}
 800e3a0:	bf00      	nop
 800e3a2:	bf00      	nop
 800e3a4:	371c      	adds	r7, #28
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ac:	4770      	bx	lr

0800e3ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e3ae:	b480      	push	{r7}
 800e3b0:	b089      	sub	sp, #36	@ 0x24
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	60f8      	str	r0, [r7, #12]
 800e3b6:	60b9      	str	r1, [r7, #8]
 800e3b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	61fb      	str	r3, [r7, #28]
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e3c6:	69fb      	ldr	r3, [r7, #28]
 800e3c8:	1c5a      	adds	r2, r3, #1
 800e3ca:	61fa      	str	r2, [r7, #28]
 800e3cc:	781b      	ldrb	r3, [r3, #0]
 800e3ce:	4619      	mov	r1, r3
 800e3d0:	69bb      	ldr	r3, [r7, #24]
 800e3d2:	1c5a      	adds	r2, r3, #1
 800e3d4:	61ba      	str	r2, [r7, #24]
 800e3d6:	781b      	ldrb	r3, [r3, #0]
 800e3d8:	1acb      	subs	r3, r1, r3
 800e3da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	3b01      	subs	r3, #1
 800e3e0:	607b      	str	r3, [r7, #4]
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d002      	beq.n	800e3ee <mem_cmp+0x40>
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d0eb      	beq.n	800e3c6 <mem_cmp+0x18>

	return r;
 800e3ee:	697b      	ldr	r3, [r7, #20]
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3724      	adds	r7, #36	@ 0x24
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fa:	4770      	bx	lr

0800e3fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e3fc:	b480      	push	{r7}
 800e3fe:	b083      	sub	sp, #12
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e406:	e002      	b.n	800e40e <chk_chr+0x12>
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	3301      	adds	r3, #1
 800e40c:	607b      	str	r3, [r7, #4]
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	781b      	ldrb	r3, [r3, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d005      	beq.n	800e422 <chk_chr+0x26>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	461a      	mov	r2, r3
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	4293      	cmp	r3, r2
 800e420:	d1f2      	bne.n	800e408 <chk_chr+0xc>
	return *str;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	781b      	ldrb	r3, [r3, #0]
}
 800e426:	4618      	mov	r0, r3
 800e428:	370c      	adds	r7, #12
 800e42a:	46bd      	mov	sp, r7
 800e42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e430:	4770      	bx	lr

0800e432 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800e432:	b580      	push	{r7, lr}
 800e434:	b082      	sub	sp, #8
 800e436:	af00      	add	r7, sp, #0
 800e438:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d009      	beq.n	800e454 <lock_fs+0x22>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	691b      	ldr	r3, [r3, #16]
 800e444:	4618      	mov	r0, r3
 800e446:	f003 fdfe 	bl	8012046 <ff_req_grant>
 800e44a:	4603      	mov	r3, r0
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d001      	beq.n	800e454 <lock_fs+0x22>
 800e450:	2301      	movs	r3, #1
 800e452:	e000      	b.n	800e456 <lock_fs+0x24>
 800e454:	2300      	movs	r3, #0
}
 800e456:	4618      	mov	r0, r3
 800e458:	3708      	adds	r7, #8
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bd80      	pop	{r7, pc}

0800e45e <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800e45e:	b580      	push	{r7, lr}
 800e460:	b082      	sub	sp, #8
 800e462:	af00      	add	r7, sp, #0
 800e464:	6078      	str	r0, [r7, #4]
 800e466:	460b      	mov	r3, r1
 800e468:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d00d      	beq.n	800e48c <unlock_fs+0x2e>
 800e470:	78fb      	ldrb	r3, [r7, #3]
 800e472:	2b0c      	cmp	r3, #12
 800e474:	d00a      	beq.n	800e48c <unlock_fs+0x2e>
 800e476:	78fb      	ldrb	r3, [r7, #3]
 800e478:	2b0b      	cmp	r3, #11
 800e47a:	d007      	beq.n	800e48c <unlock_fs+0x2e>
 800e47c:	78fb      	ldrb	r3, [r7, #3]
 800e47e:	2b0f      	cmp	r3, #15
 800e480:	d004      	beq.n	800e48c <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	691b      	ldr	r3, [r3, #16]
 800e486:	4618      	mov	r0, r3
 800e488:	f003 fdf2 	bl	8012070 <ff_rel_grant>
	}
}
 800e48c:	bf00      	nop
 800e48e:	3708      	adds	r7, #8
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}

0800e494 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e494:	b480      	push	{r7}
 800e496:	b085      	sub	sp, #20
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
 800e49c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e49e:	2300      	movs	r3, #0
 800e4a0:	60bb      	str	r3, [r7, #8]
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	60fb      	str	r3, [r7, #12]
 800e4a6:	e029      	b.n	800e4fc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e4a8:	4a27      	ldr	r2, [pc, #156]	@ (800e548 <chk_lock+0xb4>)
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	011b      	lsls	r3, r3, #4
 800e4ae:	4413      	add	r3, r2
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d01d      	beq.n	800e4f2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e4b6:	4a24      	ldr	r2, [pc, #144]	@ (800e548 <chk_lock+0xb4>)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	011b      	lsls	r3, r3, #4
 800e4bc:	4413      	add	r3, r2
 800e4be:	681a      	ldr	r2, [r3, #0]
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	d116      	bne.n	800e4f6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e4c8:	4a1f      	ldr	r2, [pc, #124]	@ (800e548 <chk_lock+0xb4>)
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	011b      	lsls	r3, r3, #4
 800e4ce:	4413      	add	r3, r2
 800e4d0:	3304      	adds	r3, #4
 800e4d2:	681a      	ldr	r2, [r3, #0]
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e4d8:	429a      	cmp	r2, r3
 800e4da:	d10c      	bne.n	800e4f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e4dc:	4a1a      	ldr	r2, [pc, #104]	@ (800e548 <chk_lock+0xb4>)
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	011b      	lsls	r3, r3, #4
 800e4e2:	4413      	add	r3, r2
 800e4e4:	3308      	adds	r3, #8
 800e4e6:	681a      	ldr	r2, [r3, #0]
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	d102      	bne.n	800e4f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e4f0:	e007      	b.n	800e502 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	60fb      	str	r3, [r7, #12]
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	2b05      	cmp	r3, #5
 800e500:	d9d2      	bls.n	800e4a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2b06      	cmp	r3, #6
 800e506:	d109      	bne.n	800e51c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d102      	bne.n	800e514 <chk_lock+0x80>
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	2b02      	cmp	r3, #2
 800e512:	d101      	bne.n	800e518 <chk_lock+0x84>
 800e514:	2300      	movs	r3, #0
 800e516:	e010      	b.n	800e53a <chk_lock+0xa6>
 800e518:	2312      	movs	r3, #18
 800e51a:	e00e      	b.n	800e53a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d108      	bne.n	800e534 <chk_lock+0xa0>
 800e522:	4a09      	ldr	r2, [pc, #36]	@ (800e548 <chk_lock+0xb4>)
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	011b      	lsls	r3, r3, #4
 800e528:	4413      	add	r3, r2
 800e52a:	330c      	adds	r3, #12
 800e52c:	881b      	ldrh	r3, [r3, #0]
 800e52e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e532:	d101      	bne.n	800e538 <chk_lock+0xa4>
 800e534:	2310      	movs	r3, #16
 800e536:	e000      	b.n	800e53a <chk_lock+0xa6>
 800e538:	2300      	movs	r3, #0
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3714      	adds	r7, #20
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr
 800e546:	bf00      	nop
 800e548:	20004e98 	.word	0x20004e98

0800e54c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e54c:	b480      	push	{r7}
 800e54e:	b083      	sub	sp, #12
 800e550:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e552:	2300      	movs	r3, #0
 800e554:	607b      	str	r3, [r7, #4]
 800e556:	e002      	b.n	800e55e <enq_lock+0x12>
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	3301      	adds	r3, #1
 800e55c:	607b      	str	r3, [r7, #4]
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2b05      	cmp	r3, #5
 800e562:	d806      	bhi.n	800e572 <enq_lock+0x26>
 800e564:	4a09      	ldr	r2, [pc, #36]	@ (800e58c <enq_lock+0x40>)
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	011b      	lsls	r3, r3, #4
 800e56a:	4413      	add	r3, r2
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d1f2      	bne.n	800e558 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2b06      	cmp	r3, #6
 800e576:	bf14      	ite	ne
 800e578:	2301      	movne	r3, #1
 800e57a:	2300      	moveq	r3, #0
 800e57c:	b2db      	uxtb	r3, r3
}
 800e57e:	4618      	mov	r0, r3
 800e580:	370c      	adds	r7, #12
 800e582:	46bd      	mov	sp, r7
 800e584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e588:	4770      	bx	lr
 800e58a:	bf00      	nop
 800e58c:	20004e98 	.word	0x20004e98

0800e590 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e590:	b480      	push	{r7}
 800e592:	b085      	sub	sp, #20
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
 800e598:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e59a:	2300      	movs	r3, #0
 800e59c:	60fb      	str	r3, [r7, #12]
 800e59e:	e01f      	b.n	800e5e0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e5a0:	4a41      	ldr	r2, [pc, #260]	@ (800e6a8 <inc_lock+0x118>)
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	011b      	lsls	r3, r3, #4
 800e5a6:	4413      	add	r3, r2
 800e5a8:	681a      	ldr	r2, [r3, #0]
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	429a      	cmp	r2, r3
 800e5b0:	d113      	bne.n	800e5da <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e5b2:	4a3d      	ldr	r2, [pc, #244]	@ (800e6a8 <inc_lock+0x118>)
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	011b      	lsls	r3, r3, #4
 800e5b8:	4413      	add	r3, r2
 800e5ba:	3304      	adds	r3, #4
 800e5bc:	681a      	ldr	r2, [r3, #0]
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e5c2:	429a      	cmp	r2, r3
 800e5c4:	d109      	bne.n	800e5da <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e5c6:	4a38      	ldr	r2, [pc, #224]	@ (800e6a8 <inc_lock+0x118>)
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	011b      	lsls	r3, r3, #4
 800e5cc:	4413      	add	r3, r2
 800e5ce:	3308      	adds	r3, #8
 800e5d0:	681a      	ldr	r2, [r3, #0]
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d006      	beq.n	800e5e8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	3301      	adds	r3, #1
 800e5de:	60fb      	str	r3, [r7, #12]
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2b05      	cmp	r3, #5
 800e5e4:	d9dc      	bls.n	800e5a0 <inc_lock+0x10>
 800e5e6:	e000      	b.n	800e5ea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e5e8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	2b06      	cmp	r3, #6
 800e5ee:	d132      	bne.n	800e656 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	60fb      	str	r3, [r7, #12]
 800e5f4:	e002      	b.n	800e5fc <inc_lock+0x6c>
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	60fb      	str	r3, [r7, #12]
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2b05      	cmp	r3, #5
 800e600:	d806      	bhi.n	800e610 <inc_lock+0x80>
 800e602:	4a29      	ldr	r2, [pc, #164]	@ (800e6a8 <inc_lock+0x118>)
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	011b      	lsls	r3, r3, #4
 800e608:	4413      	add	r3, r2
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d1f2      	bne.n	800e5f6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	2b06      	cmp	r3, #6
 800e614:	d101      	bne.n	800e61a <inc_lock+0x8a>
 800e616:	2300      	movs	r3, #0
 800e618:	e040      	b.n	800e69c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	4922      	ldr	r1, [pc, #136]	@ (800e6a8 <inc_lock+0x118>)
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	011b      	lsls	r3, r3, #4
 800e624:	440b      	add	r3, r1
 800e626:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	689a      	ldr	r2, [r3, #8]
 800e62c:	491e      	ldr	r1, [pc, #120]	@ (800e6a8 <inc_lock+0x118>)
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	011b      	lsls	r3, r3, #4
 800e632:	440b      	add	r3, r1
 800e634:	3304      	adds	r3, #4
 800e636:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	695a      	ldr	r2, [r3, #20]
 800e63c:	491a      	ldr	r1, [pc, #104]	@ (800e6a8 <inc_lock+0x118>)
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	011b      	lsls	r3, r3, #4
 800e642:	440b      	add	r3, r1
 800e644:	3308      	adds	r3, #8
 800e646:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e648:	4a17      	ldr	r2, [pc, #92]	@ (800e6a8 <inc_lock+0x118>)
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	011b      	lsls	r3, r3, #4
 800e64e:	4413      	add	r3, r2
 800e650:	330c      	adds	r3, #12
 800e652:	2200      	movs	r2, #0
 800e654:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d009      	beq.n	800e670 <inc_lock+0xe0>
 800e65c:	4a12      	ldr	r2, [pc, #72]	@ (800e6a8 <inc_lock+0x118>)
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	011b      	lsls	r3, r3, #4
 800e662:	4413      	add	r3, r2
 800e664:	330c      	adds	r3, #12
 800e666:	881b      	ldrh	r3, [r3, #0]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d001      	beq.n	800e670 <inc_lock+0xe0>
 800e66c:	2300      	movs	r3, #0
 800e66e:	e015      	b.n	800e69c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d108      	bne.n	800e688 <inc_lock+0xf8>
 800e676:	4a0c      	ldr	r2, [pc, #48]	@ (800e6a8 <inc_lock+0x118>)
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	011b      	lsls	r3, r3, #4
 800e67c:	4413      	add	r3, r2
 800e67e:	330c      	adds	r3, #12
 800e680:	881b      	ldrh	r3, [r3, #0]
 800e682:	3301      	adds	r3, #1
 800e684:	b29a      	uxth	r2, r3
 800e686:	e001      	b.n	800e68c <inc_lock+0xfc>
 800e688:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e68c:	4906      	ldr	r1, [pc, #24]	@ (800e6a8 <inc_lock+0x118>)
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	011b      	lsls	r3, r3, #4
 800e692:	440b      	add	r3, r1
 800e694:	330c      	adds	r3, #12
 800e696:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	3301      	adds	r3, #1
}
 800e69c:	4618      	mov	r0, r3
 800e69e:	3714      	adds	r7, #20
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a6:	4770      	bx	lr
 800e6a8:	20004e98 	.word	0x20004e98

0800e6ac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e6ac:	b480      	push	{r7}
 800e6ae:	b085      	sub	sp, #20
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	3b01      	subs	r3, #1
 800e6b8:	607b      	str	r3, [r7, #4]
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	2b05      	cmp	r3, #5
 800e6be:	d825      	bhi.n	800e70c <dec_lock+0x60>
		n = Files[i].ctr;
 800e6c0:	4a17      	ldr	r2, [pc, #92]	@ (800e720 <dec_lock+0x74>)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	011b      	lsls	r3, r3, #4
 800e6c6:	4413      	add	r3, r2
 800e6c8:	330c      	adds	r3, #12
 800e6ca:	881b      	ldrh	r3, [r3, #0]
 800e6cc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e6ce:	89fb      	ldrh	r3, [r7, #14]
 800e6d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e6d4:	d101      	bne.n	800e6da <dec_lock+0x2e>
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e6da:	89fb      	ldrh	r3, [r7, #14]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d002      	beq.n	800e6e6 <dec_lock+0x3a>
 800e6e0:	89fb      	ldrh	r3, [r7, #14]
 800e6e2:	3b01      	subs	r3, #1
 800e6e4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e6e6:	4a0e      	ldr	r2, [pc, #56]	@ (800e720 <dec_lock+0x74>)
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	011b      	lsls	r3, r3, #4
 800e6ec:	4413      	add	r3, r2
 800e6ee:	330c      	adds	r3, #12
 800e6f0:	89fa      	ldrh	r2, [r7, #14]
 800e6f2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e6f4:	89fb      	ldrh	r3, [r7, #14]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d105      	bne.n	800e706 <dec_lock+0x5a>
 800e6fa:	4a09      	ldr	r2, [pc, #36]	@ (800e720 <dec_lock+0x74>)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	011b      	lsls	r3, r3, #4
 800e700:	4413      	add	r3, r2
 800e702:	2200      	movs	r2, #0
 800e704:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e706:	2300      	movs	r3, #0
 800e708:	737b      	strb	r3, [r7, #13]
 800e70a:	e001      	b.n	800e710 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e70c:	2302      	movs	r3, #2
 800e70e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e710:	7b7b      	ldrb	r3, [r7, #13]
}
 800e712:	4618      	mov	r0, r3
 800e714:	3714      	adds	r7, #20
 800e716:	46bd      	mov	sp, r7
 800e718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	20004e98 	.word	0x20004e98

0800e724 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e724:	b480      	push	{r7}
 800e726:	b085      	sub	sp, #20
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e72c:	2300      	movs	r3, #0
 800e72e:	60fb      	str	r3, [r7, #12]
 800e730:	e010      	b.n	800e754 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e732:	4a0d      	ldr	r2, [pc, #52]	@ (800e768 <clear_lock+0x44>)
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	011b      	lsls	r3, r3, #4
 800e738:	4413      	add	r3, r2
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	687a      	ldr	r2, [r7, #4]
 800e73e:	429a      	cmp	r2, r3
 800e740:	d105      	bne.n	800e74e <clear_lock+0x2a>
 800e742:	4a09      	ldr	r2, [pc, #36]	@ (800e768 <clear_lock+0x44>)
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	011b      	lsls	r3, r3, #4
 800e748:	4413      	add	r3, r2
 800e74a:	2200      	movs	r2, #0
 800e74c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	3301      	adds	r3, #1
 800e752:	60fb      	str	r3, [r7, #12]
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	2b05      	cmp	r3, #5
 800e758:	d9eb      	bls.n	800e732 <clear_lock+0xe>
	}
}
 800e75a:	bf00      	nop
 800e75c:	bf00      	nop
 800e75e:	3714      	adds	r7, #20
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr
 800e768:	20004e98 	.word	0x20004e98

0800e76c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b086      	sub	sp, #24
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e774:	2300      	movs	r3, #0
 800e776:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	78db      	ldrb	r3, [r3, #3]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d034      	beq.n	800e7ea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e784:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	7858      	ldrb	r0, [r3, #1]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e790:	2301      	movs	r3, #1
 800e792:	697a      	ldr	r2, [r7, #20]
 800e794:	f7ff fd0e 	bl	800e1b4 <disk_write>
 800e798:	4603      	mov	r3, r0
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d002      	beq.n	800e7a4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	73fb      	strb	r3, [r7, #15]
 800e7a2:	e022      	b.n	800e7ea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ae:	697a      	ldr	r2, [r7, #20]
 800e7b0:	1ad2      	subs	r2, r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6a1b      	ldr	r3, [r3, #32]
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	d217      	bcs.n	800e7ea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	789b      	ldrb	r3, [r3, #2]
 800e7be:	613b      	str	r3, [r7, #16]
 800e7c0:	e010      	b.n	800e7e4 <sync_window+0x78>
					wsect += fs->fsize;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	6a1b      	ldr	r3, [r3, #32]
 800e7c6:	697a      	ldr	r2, [r7, #20]
 800e7c8:	4413      	add	r3, r2
 800e7ca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	7858      	ldrb	r0, [r3, #1]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	697a      	ldr	r2, [r7, #20]
 800e7da:	f7ff fceb 	bl	800e1b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	613b      	str	r3, [r7, #16]
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	2b01      	cmp	r3, #1
 800e7e8:	d8eb      	bhi.n	800e7c2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e7ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	3718      	adds	r7, #24
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bd80      	pop	{r7, pc}

0800e7f4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b084      	sub	sp, #16
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e7fe:	2300      	movs	r3, #0
 800e800:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e806:	683a      	ldr	r2, [r7, #0]
 800e808:	429a      	cmp	r2, r3
 800e80a:	d01b      	beq.n	800e844 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f7ff ffad 	bl	800e76c <sync_window>
 800e812:	4603      	mov	r3, r0
 800e814:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e816:	7bfb      	ldrb	r3, [r7, #15]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d113      	bne.n	800e844 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	7858      	ldrb	r0, [r3, #1]
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e826:	2301      	movs	r3, #1
 800e828:	683a      	ldr	r2, [r7, #0]
 800e82a:	f7ff fca3 	bl	800e174 <disk_read>
 800e82e:	4603      	mov	r3, r0
 800e830:	2b00      	cmp	r3, #0
 800e832:	d004      	beq.n	800e83e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e834:	f04f 33ff 	mov.w	r3, #4294967295
 800e838:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e83a:	2301      	movs	r3, #1
 800e83c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	683a      	ldr	r2, [r7, #0]
 800e842:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800e844:	7bfb      	ldrb	r3, [r7, #15]
}
 800e846:	4618      	mov	r0, r3
 800e848:	3710      	adds	r7, #16
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
	...

0800e850 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b084      	sub	sp, #16
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	f7ff ff87 	bl	800e76c <sync_window>
 800e85e:	4603      	mov	r3, r0
 800e860:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e862:	7bfb      	ldrb	r3, [r7, #15]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d158      	bne.n	800e91a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	781b      	ldrb	r3, [r3, #0]
 800e86c:	2b03      	cmp	r3, #3
 800e86e:	d148      	bne.n	800e902 <sync_fs+0xb2>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	791b      	ldrb	r3, [r3, #4]
 800e874:	2b01      	cmp	r3, #1
 800e876:	d144      	bne.n	800e902 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	3338      	adds	r3, #56	@ 0x38
 800e87c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e880:	2100      	movs	r1, #0
 800e882:	4618      	mov	r0, r3
 800e884:	f7ff fd78 	bl	800e378 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	3338      	adds	r3, #56	@ 0x38
 800e88c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e890:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e894:	4618      	mov	r0, r3
 800e896:	f7ff fd07 	bl	800e2a8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	3338      	adds	r3, #56	@ 0x38
 800e89e:	4921      	ldr	r1, [pc, #132]	@ (800e924 <sync_fs+0xd4>)
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	f7ff fd1c 	bl	800e2de <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	3338      	adds	r3, #56	@ 0x38
 800e8aa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e8ae:	491e      	ldr	r1, [pc, #120]	@ (800e928 <sync_fs+0xd8>)
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f7ff fd14 	bl	800e2de <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	3338      	adds	r3, #56	@ 0x38
 800e8ba:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	699b      	ldr	r3, [r3, #24]
 800e8c2:	4619      	mov	r1, r3
 800e8c4:	4610      	mov	r0, r2
 800e8c6:	f7ff fd0a 	bl	800e2de <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	3338      	adds	r3, #56	@ 0x38
 800e8ce:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	695b      	ldr	r3, [r3, #20]
 800e8d6:	4619      	mov	r1, r3
 800e8d8:	4610      	mov	r0, r2
 800e8da:	f7ff fd00 	bl	800e2de <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8e2:	1c5a      	adds	r2, r3, #1
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	7858      	ldrb	r0, [r3, #1]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	f7ff fc5c 	bl	800e1b4 <disk_write>
			fs->fsi_flag = 0;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	2200      	movs	r2, #0
 800e900:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	785b      	ldrb	r3, [r3, #1]
 800e906:	2200      	movs	r2, #0
 800e908:	2100      	movs	r1, #0
 800e90a:	4618      	mov	r0, r3
 800e90c:	f7ff fc72 	bl	800e1f4 <disk_ioctl>
 800e910:	4603      	mov	r3, r0
 800e912:	2b00      	cmp	r3, #0
 800e914:	d001      	beq.n	800e91a <sync_fs+0xca>
 800e916:	2301      	movs	r3, #1
 800e918:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e91a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3710      	adds	r7, #16
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}
 800e924:	41615252 	.word	0x41615252
 800e928:	61417272 	.word	0x61417272

0800e92c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
 800e934:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	3b02      	subs	r3, #2
 800e93a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	69db      	ldr	r3, [r3, #28]
 800e940:	3b02      	subs	r3, #2
 800e942:	683a      	ldr	r2, [r7, #0]
 800e944:	429a      	cmp	r2, r3
 800e946:	d301      	bcc.n	800e94c <clust2sect+0x20>
 800e948:	2300      	movs	r3, #0
 800e94a:	e008      	b.n	800e95e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	895b      	ldrh	r3, [r3, #10]
 800e950:	461a      	mov	r2, r3
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	fb03 f202 	mul.w	r2, r3, r2
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e95c:	4413      	add	r3, r2
}
 800e95e:	4618      	mov	r0, r3
 800e960:	370c      	adds	r7, #12
 800e962:	46bd      	mov	sp, r7
 800e964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e968:	4770      	bx	lr

0800e96a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e96a:	b580      	push	{r7, lr}
 800e96c:	b086      	sub	sp, #24
 800e96e:	af00      	add	r7, sp, #0
 800e970:	6078      	str	r0, [r7, #4]
 800e972:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d904      	bls.n	800e98a <get_fat+0x20>
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	69db      	ldr	r3, [r3, #28]
 800e984:	683a      	ldr	r2, [r7, #0]
 800e986:	429a      	cmp	r2, r3
 800e988:	d302      	bcc.n	800e990 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e98a:	2301      	movs	r3, #1
 800e98c:	617b      	str	r3, [r7, #20]
 800e98e:	e08e      	b.n	800eaae <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e990:	f04f 33ff 	mov.w	r3, #4294967295
 800e994:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	781b      	ldrb	r3, [r3, #0]
 800e99a:	2b03      	cmp	r3, #3
 800e99c:	d061      	beq.n	800ea62 <get_fat+0xf8>
 800e99e:	2b03      	cmp	r3, #3
 800e9a0:	dc7b      	bgt.n	800ea9a <get_fat+0x130>
 800e9a2:	2b01      	cmp	r3, #1
 800e9a4:	d002      	beq.n	800e9ac <get_fat+0x42>
 800e9a6:	2b02      	cmp	r3, #2
 800e9a8:	d041      	beq.n	800ea2e <get_fat+0xc4>
 800e9aa:	e076      	b.n	800ea9a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	60fb      	str	r3, [r7, #12]
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	085b      	lsrs	r3, r3, #1
 800e9b4:	68fa      	ldr	r2, [r7, #12]
 800e9b6:	4413      	add	r3, r2
 800e9b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e9ba:	693b      	ldr	r3, [r7, #16]
 800e9bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	0a5b      	lsrs	r3, r3, #9
 800e9c2:	4413      	add	r3, r2
 800e9c4:	4619      	mov	r1, r3
 800e9c6:	6938      	ldr	r0, [r7, #16]
 800e9c8:	f7ff ff14 	bl	800e7f4 <move_window>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d166      	bne.n	800eaa0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	1c5a      	adds	r2, r3, #1
 800e9d6:	60fa      	str	r2, [r7, #12]
 800e9d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9dc:	693a      	ldr	r2, [r7, #16]
 800e9de:	4413      	add	r3, r2
 800e9e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e9e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e9e6:	693b      	ldr	r3, [r7, #16]
 800e9e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	0a5b      	lsrs	r3, r3, #9
 800e9ee:	4413      	add	r3, r2
 800e9f0:	4619      	mov	r1, r3
 800e9f2:	6938      	ldr	r0, [r7, #16]
 800e9f4:	f7ff fefe 	bl	800e7f4 <move_window>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d152      	bne.n	800eaa4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea04:	693a      	ldr	r2, [r7, #16]
 800ea06:	4413      	add	r3, r2
 800ea08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ea0c:	021b      	lsls	r3, r3, #8
 800ea0e:	68ba      	ldr	r2, [r7, #8]
 800ea10:	4313      	orrs	r3, r2
 800ea12:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	f003 0301 	and.w	r3, r3, #1
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d002      	beq.n	800ea24 <get_fat+0xba>
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	091b      	lsrs	r3, r3, #4
 800ea22:	e002      	b.n	800ea2a <get_fat+0xc0>
 800ea24:	68bb      	ldr	r3, [r7, #8]
 800ea26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ea2a:	617b      	str	r3, [r7, #20]
			break;
 800ea2c:	e03f      	b.n	800eaae <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ea2e:	693b      	ldr	r3, [r7, #16]
 800ea30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	0a1b      	lsrs	r3, r3, #8
 800ea36:	4413      	add	r3, r2
 800ea38:	4619      	mov	r1, r3
 800ea3a:	6938      	ldr	r0, [r7, #16]
 800ea3c:	f7ff feda 	bl	800e7f4 <move_window>
 800ea40:	4603      	mov	r3, r0
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d130      	bne.n	800eaa8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ea46:	693b      	ldr	r3, [r7, #16]
 800ea48:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	005b      	lsls	r3, r3, #1
 800ea50:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ea54:	4413      	add	r3, r2
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7ff fbea 	bl	800e230 <ld_word>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	617b      	str	r3, [r7, #20]
			break;
 800ea60:	e025      	b.n	800eaae <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ea62:	693b      	ldr	r3, [r7, #16]
 800ea64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	09db      	lsrs	r3, r3, #7
 800ea6a:	4413      	add	r3, r2
 800ea6c:	4619      	mov	r1, r3
 800ea6e:	6938      	ldr	r0, [r7, #16]
 800ea70:	f7ff fec0 	bl	800e7f4 <move_window>
 800ea74:	4603      	mov	r3, r0
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d118      	bne.n	800eaac <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	009b      	lsls	r3, r3, #2
 800ea84:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ea88:	4413      	add	r3, r2
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7ff fbe9 	bl	800e262 <ld_dword>
 800ea90:	4603      	mov	r3, r0
 800ea92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800ea96:	617b      	str	r3, [r7, #20]
			break;
 800ea98:	e009      	b.n	800eaae <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	617b      	str	r3, [r7, #20]
 800ea9e:	e006      	b.n	800eaae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eaa0:	bf00      	nop
 800eaa2:	e004      	b.n	800eaae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eaa4:	bf00      	nop
 800eaa6:	e002      	b.n	800eaae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800eaa8:	bf00      	nop
 800eaaa:	e000      	b.n	800eaae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800eaac:	bf00      	nop
		}
	}

	return val;
 800eaae:	697b      	ldr	r3, [r7, #20]
}
 800eab0:	4618      	mov	r0, r3
 800eab2:	3718      	adds	r7, #24
 800eab4:	46bd      	mov	sp, r7
 800eab6:	bd80      	pop	{r7, pc}

0800eab8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800eab8:	b590      	push	{r4, r7, lr}
 800eaba:	b089      	sub	sp, #36	@ 0x24
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	60f8      	str	r0, [r7, #12]
 800eac0:	60b9      	str	r1, [r7, #8]
 800eac2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800eac4:	2302      	movs	r3, #2
 800eac6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	f240 80d9 	bls.w	800ec82 <put_fat+0x1ca>
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	69db      	ldr	r3, [r3, #28]
 800ead4:	68ba      	ldr	r2, [r7, #8]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	f080 80d3 	bcs.w	800ec82 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	2b03      	cmp	r3, #3
 800eae2:	f000 8096 	beq.w	800ec12 <put_fat+0x15a>
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	f300 80cb 	bgt.w	800ec82 <put_fat+0x1ca>
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	d002      	beq.n	800eaf6 <put_fat+0x3e>
 800eaf0:	2b02      	cmp	r3, #2
 800eaf2:	d06e      	beq.n	800ebd2 <put_fat+0x11a>
 800eaf4:	e0c5      	b.n	800ec82 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800eaf6:	68bb      	ldr	r3, [r7, #8]
 800eaf8:	61bb      	str	r3, [r7, #24]
 800eafa:	69bb      	ldr	r3, [r7, #24]
 800eafc:	085b      	lsrs	r3, r3, #1
 800eafe:	69ba      	ldr	r2, [r7, #24]
 800eb00:	4413      	add	r3, r2
 800eb02:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	0a5b      	lsrs	r3, r3, #9
 800eb0c:	4413      	add	r3, r2
 800eb0e:	4619      	mov	r1, r3
 800eb10:	68f8      	ldr	r0, [r7, #12]
 800eb12:	f7ff fe6f 	bl	800e7f4 <move_window>
 800eb16:	4603      	mov	r3, r0
 800eb18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800eb1a:	7ffb      	ldrb	r3, [r7, #31]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	f040 80a9 	bne.w	800ec74 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800eb28:	69bb      	ldr	r3, [r7, #24]
 800eb2a:	1c59      	adds	r1, r3, #1
 800eb2c:	61b9      	str	r1, [r7, #24]
 800eb2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb32:	4413      	add	r3, r2
 800eb34:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	f003 0301 	and.w	r3, r3, #1
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d00d      	beq.n	800eb5c <put_fat+0xa4>
 800eb40:	697b      	ldr	r3, [r7, #20]
 800eb42:	781b      	ldrb	r3, [r3, #0]
 800eb44:	b25b      	sxtb	r3, r3
 800eb46:	f003 030f 	and.w	r3, r3, #15
 800eb4a:	b25a      	sxtb	r2, r3
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	b25b      	sxtb	r3, r3
 800eb50:	011b      	lsls	r3, r3, #4
 800eb52:	b25b      	sxtb	r3, r3
 800eb54:	4313      	orrs	r3, r2
 800eb56:	b25b      	sxtb	r3, r3
 800eb58:	b2db      	uxtb	r3, r3
 800eb5a:	e001      	b.n	800eb60 <put_fat+0xa8>
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	697a      	ldr	r2, [r7, #20]
 800eb62:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	2201      	movs	r2, #1
 800eb68:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb6e:	69bb      	ldr	r3, [r7, #24]
 800eb70:	0a5b      	lsrs	r3, r3, #9
 800eb72:	4413      	add	r3, r2
 800eb74:	4619      	mov	r1, r3
 800eb76:	68f8      	ldr	r0, [r7, #12]
 800eb78:	f7ff fe3c 	bl	800e7f4 <move_window>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800eb80:	7ffb      	ldrb	r3, [r7, #31]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d178      	bne.n	800ec78 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800eb8c:	69bb      	ldr	r3, [r7, #24]
 800eb8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb92:	4413      	add	r3, r2
 800eb94:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800eb96:	68bb      	ldr	r3, [r7, #8]
 800eb98:	f003 0301 	and.w	r3, r3, #1
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d003      	beq.n	800eba8 <put_fat+0xf0>
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	091b      	lsrs	r3, r3, #4
 800eba4:	b2db      	uxtb	r3, r3
 800eba6:	e00e      	b.n	800ebc6 <put_fat+0x10e>
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	b25b      	sxtb	r3, r3
 800ebae:	f023 030f 	bic.w	r3, r3, #15
 800ebb2:	b25a      	sxtb	r2, r3
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	0a1b      	lsrs	r3, r3, #8
 800ebb8:	b25b      	sxtb	r3, r3
 800ebba:	f003 030f 	and.w	r3, r3, #15
 800ebbe:	b25b      	sxtb	r3, r3
 800ebc0:	4313      	orrs	r3, r2
 800ebc2:	b25b      	sxtb	r3, r3
 800ebc4:	b2db      	uxtb	r3, r3
 800ebc6:	697a      	ldr	r2, [r7, #20]
 800ebc8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	2201      	movs	r2, #1
 800ebce:	70da      	strb	r2, [r3, #3]
			break;
 800ebd0:	e057      	b.n	800ec82 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ebd6:	68bb      	ldr	r3, [r7, #8]
 800ebd8:	0a1b      	lsrs	r3, r3, #8
 800ebda:	4413      	add	r3, r2
 800ebdc:	4619      	mov	r1, r3
 800ebde:	68f8      	ldr	r0, [r7, #12]
 800ebe0:	f7ff fe08 	bl	800e7f4 <move_window>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ebe8:	7ffb      	ldrb	r3, [r7, #31]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d146      	bne.n	800ec7c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	005b      	lsls	r3, r3, #1
 800ebf8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ebfc:	4413      	add	r3, r2
 800ebfe:	687a      	ldr	r2, [r7, #4]
 800ec00:	b292      	uxth	r2, r2
 800ec02:	4611      	mov	r1, r2
 800ec04:	4618      	mov	r0, r3
 800ec06:	f7ff fb4f 	bl	800e2a8 <st_word>
			fs->wflag = 1;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	2201      	movs	r2, #1
 800ec0e:	70da      	strb	r2, [r3, #3]
			break;
 800ec10:	e037      	b.n	800ec82 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ec16:	68bb      	ldr	r3, [r7, #8]
 800ec18:	09db      	lsrs	r3, r3, #7
 800ec1a:	4413      	add	r3, r2
 800ec1c:	4619      	mov	r1, r3
 800ec1e:	68f8      	ldr	r0, [r7, #12]
 800ec20:	f7ff fde8 	bl	800e7f4 <move_window>
 800ec24:	4603      	mov	r3, r0
 800ec26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ec28:	7ffb      	ldrb	r3, [r7, #31]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d128      	bne.n	800ec80 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	009b      	lsls	r3, r3, #2
 800ec3e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ec42:	4413      	add	r3, r2
 800ec44:	4618      	mov	r0, r3
 800ec46:	f7ff fb0c 	bl	800e262 <ld_dword>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ec50:	4323      	orrs	r3, r4
 800ec52:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	009b      	lsls	r3, r3, #2
 800ec5e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ec62:	4413      	add	r3, r2
 800ec64:	6879      	ldr	r1, [r7, #4]
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7ff fb39 	bl	800e2de <st_dword>
			fs->wflag = 1;
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	70da      	strb	r2, [r3, #3]
			break;
 800ec72:	e006      	b.n	800ec82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ec74:	bf00      	nop
 800ec76:	e004      	b.n	800ec82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ec78:	bf00      	nop
 800ec7a:	e002      	b.n	800ec82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ec7c:	bf00      	nop
 800ec7e:	e000      	b.n	800ec82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ec80:	bf00      	nop
		}
	}
	return res;
 800ec82:	7ffb      	ldrb	r3, [r7, #31]
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3724      	adds	r7, #36	@ 0x24
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd90      	pop	{r4, r7, pc}

0800ec8c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b088      	sub	sp, #32
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ec98:	2300      	movs	r3, #0
 800ec9a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d904      	bls.n	800ecb2 <remove_chain+0x26>
 800eca8:	69bb      	ldr	r3, [r7, #24]
 800ecaa:	69db      	ldr	r3, [r3, #28]
 800ecac:	68ba      	ldr	r2, [r7, #8]
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d301      	bcc.n	800ecb6 <remove_chain+0x2a>
 800ecb2:	2302      	movs	r3, #2
 800ecb4:	e04b      	b.n	800ed4e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d00c      	beq.n	800ecd6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ecbc:	f04f 32ff 	mov.w	r2, #4294967295
 800ecc0:	6879      	ldr	r1, [r7, #4]
 800ecc2:	69b8      	ldr	r0, [r7, #24]
 800ecc4:	f7ff fef8 	bl	800eab8 <put_fat>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800eccc:	7ffb      	ldrb	r3, [r7, #31]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d001      	beq.n	800ecd6 <remove_chain+0x4a>
 800ecd2:	7ffb      	ldrb	r3, [r7, #31]
 800ecd4:	e03b      	b.n	800ed4e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ecd6:	68b9      	ldr	r1, [r7, #8]
 800ecd8:	68f8      	ldr	r0, [r7, #12]
 800ecda:	f7ff fe46 	bl	800e96a <get_fat>
 800ecde:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d031      	beq.n	800ed4a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ece6:	697b      	ldr	r3, [r7, #20]
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d101      	bne.n	800ecf0 <remove_chain+0x64>
 800ecec:	2302      	movs	r3, #2
 800ecee:	e02e      	b.n	800ed4e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ecf0:	697b      	ldr	r3, [r7, #20]
 800ecf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecf6:	d101      	bne.n	800ecfc <remove_chain+0x70>
 800ecf8:	2301      	movs	r3, #1
 800ecfa:	e028      	b.n	800ed4e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	68b9      	ldr	r1, [r7, #8]
 800ed00:	69b8      	ldr	r0, [r7, #24]
 800ed02:	f7ff fed9 	bl	800eab8 <put_fat>
 800ed06:	4603      	mov	r3, r0
 800ed08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ed0a:	7ffb      	ldrb	r3, [r7, #31]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d001      	beq.n	800ed14 <remove_chain+0x88>
 800ed10:	7ffb      	ldrb	r3, [r7, #31]
 800ed12:	e01c      	b.n	800ed4e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ed14:	69bb      	ldr	r3, [r7, #24]
 800ed16:	699a      	ldr	r2, [r3, #24]
 800ed18:	69bb      	ldr	r3, [r7, #24]
 800ed1a:	69db      	ldr	r3, [r3, #28]
 800ed1c:	3b02      	subs	r3, #2
 800ed1e:	429a      	cmp	r2, r3
 800ed20:	d20b      	bcs.n	800ed3a <remove_chain+0xae>
			fs->free_clst++;
 800ed22:	69bb      	ldr	r3, [r7, #24]
 800ed24:	699b      	ldr	r3, [r3, #24]
 800ed26:	1c5a      	adds	r2, r3, #1
 800ed28:	69bb      	ldr	r3, [r7, #24]
 800ed2a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800ed2c:	69bb      	ldr	r3, [r7, #24]
 800ed2e:	791b      	ldrb	r3, [r3, #4]
 800ed30:	f043 0301 	orr.w	r3, r3, #1
 800ed34:	b2da      	uxtb	r2, r3
 800ed36:	69bb      	ldr	r3, [r7, #24]
 800ed38:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ed3e:	69bb      	ldr	r3, [r7, #24]
 800ed40:	69db      	ldr	r3, [r3, #28]
 800ed42:	68ba      	ldr	r2, [r7, #8]
 800ed44:	429a      	cmp	r2, r3
 800ed46:	d3c6      	bcc.n	800ecd6 <remove_chain+0x4a>
 800ed48:	e000      	b.n	800ed4c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ed4a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ed4c:	2300      	movs	r3, #0
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3720      	adds	r7, #32
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}

0800ed56 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ed56:	b580      	push	{r7, lr}
 800ed58:	b088      	sub	sp, #32
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
 800ed5e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d10d      	bne.n	800ed88 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	695b      	ldr	r3, [r3, #20]
 800ed70:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ed72:	69bb      	ldr	r3, [r7, #24]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d004      	beq.n	800ed82 <create_chain+0x2c>
 800ed78:	693b      	ldr	r3, [r7, #16]
 800ed7a:	69db      	ldr	r3, [r3, #28]
 800ed7c:	69ba      	ldr	r2, [r7, #24]
 800ed7e:	429a      	cmp	r2, r3
 800ed80:	d31b      	bcc.n	800edba <create_chain+0x64>
 800ed82:	2301      	movs	r3, #1
 800ed84:	61bb      	str	r3, [r7, #24]
 800ed86:	e018      	b.n	800edba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ed88:	6839      	ldr	r1, [r7, #0]
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f7ff fded 	bl	800e96a <get_fat>
 800ed90:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	2b01      	cmp	r3, #1
 800ed96:	d801      	bhi.n	800ed9c <create_chain+0x46>
 800ed98:	2301      	movs	r3, #1
 800ed9a:	e070      	b.n	800ee7e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eda2:	d101      	bne.n	800eda8 <create_chain+0x52>
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	e06a      	b.n	800ee7e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	69db      	ldr	r3, [r3, #28]
 800edac:	68fa      	ldr	r2, [r7, #12]
 800edae:	429a      	cmp	r2, r3
 800edb0:	d201      	bcs.n	800edb6 <create_chain+0x60>
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	e063      	b.n	800ee7e <create_chain+0x128>
		scl = clst;
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800edba:	69bb      	ldr	r3, [r7, #24]
 800edbc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800edbe:	69fb      	ldr	r3, [r7, #28]
 800edc0:	3301      	adds	r3, #1
 800edc2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800edc4:	693b      	ldr	r3, [r7, #16]
 800edc6:	69db      	ldr	r3, [r3, #28]
 800edc8:	69fa      	ldr	r2, [r7, #28]
 800edca:	429a      	cmp	r2, r3
 800edcc:	d307      	bcc.n	800edde <create_chain+0x88>
				ncl = 2;
 800edce:	2302      	movs	r3, #2
 800edd0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800edd2:	69fa      	ldr	r2, [r7, #28]
 800edd4:	69bb      	ldr	r3, [r7, #24]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d901      	bls.n	800edde <create_chain+0x88>
 800edda:	2300      	movs	r3, #0
 800eddc:	e04f      	b.n	800ee7e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800edde:	69f9      	ldr	r1, [r7, #28]
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f7ff fdc2 	bl	800e96a <get_fat>
 800ede6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d00e      	beq.n	800ee0c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	2b01      	cmp	r3, #1
 800edf2:	d003      	beq.n	800edfc <create_chain+0xa6>
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edfa:	d101      	bne.n	800ee00 <create_chain+0xaa>
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	e03e      	b.n	800ee7e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ee00:	69fa      	ldr	r2, [r7, #28]
 800ee02:	69bb      	ldr	r3, [r7, #24]
 800ee04:	429a      	cmp	r2, r3
 800ee06:	d1da      	bne.n	800edbe <create_chain+0x68>
 800ee08:	2300      	movs	r3, #0
 800ee0a:	e038      	b.n	800ee7e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ee0c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ee0e:	f04f 32ff 	mov.w	r2, #4294967295
 800ee12:	69f9      	ldr	r1, [r7, #28]
 800ee14:	6938      	ldr	r0, [r7, #16]
 800ee16:	f7ff fe4f 	bl	800eab8 <put_fat>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ee1e:	7dfb      	ldrb	r3, [r7, #23]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d109      	bne.n	800ee38 <create_chain+0xe2>
 800ee24:	683b      	ldr	r3, [r7, #0]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d006      	beq.n	800ee38 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ee2a:	69fa      	ldr	r2, [r7, #28]
 800ee2c:	6839      	ldr	r1, [r7, #0]
 800ee2e:	6938      	ldr	r0, [r7, #16]
 800ee30:	f7ff fe42 	bl	800eab8 <put_fat>
 800ee34:	4603      	mov	r3, r0
 800ee36:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ee38:	7dfb      	ldrb	r3, [r7, #23]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d116      	bne.n	800ee6c <create_chain+0x116>
		fs->last_clst = ncl;
 800ee3e:	693b      	ldr	r3, [r7, #16]
 800ee40:	69fa      	ldr	r2, [r7, #28]
 800ee42:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ee44:	693b      	ldr	r3, [r7, #16]
 800ee46:	699a      	ldr	r2, [r3, #24]
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	69db      	ldr	r3, [r3, #28]
 800ee4c:	3b02      	subs	r3, #2
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d804      	bhi.n	800ee5c <create_chain+0x106>
 800ee52:	693b      	ldr	r3, [r7, #16]
 800ee54:	699b      	ldr	r3, [r3, #24]
 800ee56:	1e5a      	subs	r2, r3, #1
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	791b      	ldrb	r3, [r3, #4]
 800ee60:	f043 0301 	orr.w	r3, r3, #1
 800ee64:	b2da      	uxtb	r2, r3
 800ee66:	693b      	ldr	r3, [r7, #16]
 800ee68:	711a      	strb	r2, [r3, #4]
 800ee6a:	e007      	b.n	800ee7c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ee6c:	7dfb      	ldrb	r3, [r7, #23]
 800ee6e:	2b01      	cmp	r3, #1
 800ee70:	d102      	bne.n	800ee78 <create_chain+0x122>
 800ee72:	f04f 33ff 	mov.w	r3, #4294967295
 800ee76:	e000      	b.n	800ee7a <create_chain+0x124>
 800ee78:	2301      	movs	r3, #1
 800ee7a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ee7c:	69fb      	ldr	r3, [r7, #28]
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3720      	adds	r7, #32
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}

0800ee86 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ee86:	b480      	push	{r7}
 800ee88:	b087      	sub	sp, #28
 800ee8a:	af00      	add	r7, sp, #0
 800ee8c:	6078      	str	r0, [r7, #4]
 800ee8e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee9a:	3304      	adds	r3, #4
 800ee9c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ee9e:	683b      	ldr	r3, [r7, #0]
 800eea0:	0a5b      	lsrs	r3, r3, #9
 800eea2:	68fa      	ldr	r2, [r7, #12]
 800eea4:	8952      	ldrh	r2, [r2, #10]
 800eea6:	fbb3 f3f2 	udiv	r3, r3, r2
 800eeaa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	1d1a      	adds	r2, r3, #4
 800eeb0:	613a      	str	r2, [r7, #16]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800eeb6:	68bb      	ldr	r3, [r7, #8]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d101      	bne.n	800eec0 <clmt_clust+0x3a>
 800eebc:	2300      	movs	r3, #0
 800eebe:	e010      	b.n	800eee2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800eec0:	697a      	ldr	r2, [r7, #20]
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	429a      	cmp	r2, r3
 800eec6:	d307      	bcc.n	800eed8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800eec8:	697a      	ldr	r2, [r7, #20]
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	1ad3      	subs	r3, r2, r3
 800eece:	617b      	str	r3, [r7, #20]
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	3304      	adds	r3, #4
 800eed4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800eed6:	e7e9      	b.n	800eeac <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800eed8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	681a      	ldr	r2, [r3, #0]
 800eede:	697b      	ldr	r3, [r7, #20]
 800eee0:	4413      	add	r3, r2
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	371c      	adds	r7, #28
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr

0800eeee <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b086      	sub	sp, #24
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
 800eef6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ef04:	d204      	bcs.n	800ef10 <dir_sdi+0x22>
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	f003 031f 	and.w	r3, r3, #31
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d001      	beq.n	800ef14 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ef10:	2302      	movs	r3, #2
 800ef12:	e063      	b.n	800efdc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	683a      	ldr	r2, [r7, #0]
 800ef18:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	689b      	ldr	r3, [r3, #8]
 800ef1e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ef20:	697b      	ldr	r3, [r7, #20]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d106      	bne.n	800ef34 <dir_sdi+0x46>
 800ef26:	693b      	ldr	r3, [r7, #16]
 800ef28:	781b      	ldrb	r3, [r3, #0]
 800ef2a:	2b02      	cmp	r3, #2
 800ef2c:	d902      	bls.n	800ef34 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef32:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d10c      	bne.n	800ef54 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	095b      	lsrs	r3, r3, #5
 800ef3e:	693a      	ldr	r2, [r7, #16]
 800ef40:	8912      	ldrh	r2, [r2, #8]
 800ef42:	4293      	cmp	r3, r2
 800ef44:	d301      	bcc.n	800ef4a <dir_sdi+0x5c>
 800ef46:	2302      	movs	r3, #2
 800ef48:	e048      	b.n	800efdc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ef4a:	693b      	ldr	r3, [r7, #16]
 800ef4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	61da      	str	r2, [r3, #28]
 800ef52:	e029      	b.n	800efa8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ef54:	693b      	ldr	r3, [r7, #16]
 800ef56:	895b      	ldrh	r3, [r3, #10]
 800ef58:	025b      	lsls	r3, r3, #9
 800ef5a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ef5c:	e019      	b.n	800ef92 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6979      	ldr	r1, [r7, #20]
 800ef62:	4618      	mov	r0, r3
 800ef64:	f7ff fd01 	bl	800e96a <get_fat>
 800ef68:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ef6a:	697b      	ldr	r3, [r7, #20]
 800ef6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef70:	d101      	bne.n	800ef76 <dir_sdi+0x88>
 800ef72:	2301      	movs	r3, #1
 800ef74:	e032      	b.n	800efdc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ef76:	697b      	ldr	r3, [r7, #20]
 800ef78:	2b01      	cmp	r3, #1
 800ef7a:	d904      	bls.n	800ef86 <dir_sdi+0x98>
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	69db      	ldr	r3, [r3, #28]
 800ef80:	697a      	ldr	r2, [r7, #20]
 800ef82:	429a      	cmp	r2, r3
 800ef84:	d301      	bcc.n	800ef8a <dir_sdi+0x9c>
 800ef86:	2302      	movs	r3, #2
 800ef88:	e028      	b.n	800efdc <dir_sdi+0xee>
			ofs -= csz;
 800ef8a:	683a      	ldr	r2, [r7, #0]
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	1ad3      	subs	r3, r2, r3
 800ef90:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ef92:	683a      	ldr	r2, [r7, #0]
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	429a      	cmp	r2, r3
 800ef98:	d2e1      	bcs.n	800ef5e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ef9a:	6979      	ldr	r1, [r7, #20]
 800ef9c:	6938      	ldr	r0, [r7, #16]
 800ef9e:	f7ff fcc5 	bl	800e92c <clust2sect>
 800efa2:	4602      	mov	r2, r0
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	697a      	ldr	r2, [r7, #20]
 800efac:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	69db      	ldr	r3, [r3, #28]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d101      	bne.n	800efba <dir_sdi+0xcc>
 800efb6:	2302      	movs	r3, #2
 800efb8:	e010      	b.n	800efdc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	69da      	ldr	r2, [r3, #28]
 800efbe:	683b      	ldr	r3, [r7, #0]
 800efc0:	0a5b      	lsrs	r3, r3, #9
 800efc2:	441a      	add	r2, r3
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800efc8:	693b      	ldr	r3, [r7, #16]
 800efca:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efd4:	441a      	add	r2, r3
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800efda:	2300      	movs	r3, #0
}
 800efdc:	4618      	mov	r0, r3
 800efde:	3718      	adds	r7, #24
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}

0800efe4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b086      	sub	sp, #24
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
 800efec:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	695b      	ldr	r3, [r3, #20]
 800eff8:	3320      	adds	r3, #32
 800effa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	69db      	ldr	r3, [r3, #28]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d003      	beq.n	800f00c <dir_next+0x28>
 800f004:	68bb      	ldr	r3, [r7, #8]
 800f006:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f00a:	d301      	bcc.n	800f010 <dir_next+0x2c>
 800f00c:	2304      	movs	r3, #4
 800f00e:	e0aa      	b.n	800f166 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f010:	68bb      	ldr	r3, [r7, #8]
 800f012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f016:	2b00      	cmp	r3, #0
 800f018:	f040 8098 	bne.w	800f14c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	69db      	ldr	r3, [r3, #28]
 800f020:	1c5a      	adds	r2, r3, #1
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	699b      	ldr	r3, [r3, #24]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d10b      	bne.n	800f046 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f02e:	68bb      	ldr	r3, [r7, #8]
 800f030:	095b      	lsrs	r3, r3, #5
 800f032:	68fa      	ldr	r2, [r7, #12]
 800f034:	8912      	ldrh	r2, [r2, #8]
 800f036:	4293      	cmp	r3, r2
 800f038:	f0c0 8088 	bcc.w	800f14c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2200      	movs	r2, #0
 800f040:	61da      	str	r2, [r3, #28]
 800f042:	2304      	movs	r3, #4
 800f044:	e08f      	b.n	800f166 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	0a5b      	lsrs	r3, r3, #9
 800f04a:	68fa      	ldr	r2, [r7, #12]
 800f04c:	8952      	ldrh	r2, [r2, #10]
 800f04e:	3a01      	subs	r2, #1
 800f050:	4013      	ands	r3, r2
 800f052:	2b00      	cmp	r3, #0
 800f054:	d17a      	bne.n	800f14c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f056:	687a      	ldr	r2, [r7, #4]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	699b      	ldr	r3, [r3, #24]
 800f05c:	4619      	mov	r1, r3
 800f05e:	4610      	mov	r0, r2
 800f060:	f7ff fc83 	bl	800e96a <get_fat>
 800f064:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f066:	697b      	ldr	r3, [r7, #20]
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d801      	bhi.n	800f070 <dir_next+0x8c>
 800f06c:	2302      	movs	r3, #2
 800f06e:	e07a      	b.n	800f166 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f076:	d101      	bne.n	800f07c <dir_next+0x98>
 800f078:	2301      	movs	r3, #1
 800f07a:	e074      	b.n	800f166 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	69db      	ldr	r3, [r3, #28]
 800f080:	697a      	ldr	r2, [r7, #20]
 800f082:	429a      	cmp	r2, r3
 800f084:	d358      	bcc.n	800f138 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d104      	bne.n	800f096 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2200      	movs	r2, #0
 800f090:	61da      	str	r2, [r3, #28]
 800f092:	2304      	movs	r3, #4
 800f094:	e067      	b.n	800f166 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f096:	687a      	ldr	r2, [r7, #4]
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	699b      	ldr	r3, [r3, #24]
 800f09c:	4619      	mov	r1, r3
 800f09e:	4610      	mov	r0, r2
 800f0a0:	f7ff fe59 	bl	800ed56 <create_chain>
 800f0a4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f0a6:	697b      	ldr	r3, [r7, #20]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d101      	bne.n	800f0b0 <dir_next+0xcc>
 800f0ac:	2307      	movs	r3, #7
 800f0ae:	e05a      	b.n	800f166 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f0b0:	697b      	ldr	r3, [r7, #20]
 800f0b2:	2b01      	cmp	r3, #1
 800f0b4:	d101      	bne.n	800f0ba <dir_next+0xd6>
 800f0b6:	2302      	movs	r3, #2
 800f0b8:	e055      	b.n	800f166 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0c0:	d101      	bne.n	800f0c6 <dir_next+0xe2>
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	e04f      	b.n	800f166 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	f7ff fb50 	bl	800e76c <sync_window>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d001      	beq.n	800f0d6 <dir_next+0xf2>
 800f0d2:	2301      	movs	r3, #1
 800f0d4:	e047      	b.n	800f166 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	3338      	adds	r3, #56	@ 0x38
 800f0da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f0de:	2100      	movs	r1, #0
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f7ff f949 	bl	800e378 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	613b      	str	r3, [r7, #16]
 800f0ea:	6979      	ldr	r1, [r7, #20]
 800f0ec:	68f8      	ldr	r0, [r7, #12]
 800f0ee:	f7ff fc1d 	bl	800e92c <clust2sect>
 800f0f2:	4602      	mov	r2, r0
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	635a      	str	r2, [r3, #52]	@ 0x34
 800f0f8:	e012      	b.n	800f120 <dir_next+0x13c>
						fs->wflag = 1;
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	2201      	movs	r2, #1
 800f0fe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f100:	68f8      	ldr	r0, [r7, #12]
 800f102:	f7ff fb33 	bl	800e76c <sync_window>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d001      	beq.n	800f110 <dir_next+0x12c>
 800f10c:	2301      	movs	r3, #1
 800f10e:	e02a      	b.n	800f166 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f110:	693b      	ldr	r3, [r7, #16]
 800f112:	3301      	adds	r3, #1
 800f114:	613b      	str	r3, [r7, #16]
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f11a:	1c5a      	adds	r2, r3, #1
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	635a      	str	r2, [r3, #52]	@ 0x34
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	895b      	ldrh	r3, [r3, #10]
 800f124:	461a      	mov	r2, r3
 800f126:	693b      	ldr	r3, [r7, #16]
 800f128:	4293      	cmp	r3, r2
 800f12a:	d3e6      	bcc.n	800f0fa <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f130:	693b      	ldr	r3, [r7, #16]
 800f132:	1ad2      	subs	r2, r2, r3
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	697a      	ldr	r2, [r7, #20]
 800f13c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f13e:	6979      	ldr	r1, [r7, #20]
 800f140:	68f8      	ldr	r0, [r7, #12]
 800f142:	f7ff fbf3 	bl	800e92c <clust2sect>
 800f146:	4602      	mov	r2, r0
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	68ba      	ldr	r2, [r7, #8]
 800f150:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f15e:	441a      	add	r2, r3
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3718      	adds	r7, #24
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b086      	sub	sp, #24
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
 800f176:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f17e:	2100      	movs	r1, #0
 800f180:	6878      	ldr	r0, [r7, #4]
 800f182:	f7ff feb4 	bl	800eeee <dir_sdi>
 800f186:	4603      	mov	r3, r0
 800f188:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f18a:	7dfb      	ldrb	r3, [r7, #23]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d12b      	bne.n	800f1e8 <dir_alloc+0x7a>
		n = 0;
 800f190:	2300      	movs	r3, #0
 800f192:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	69db      	ldr	r3, [r3, #28]
 800f198:	4619      	mov	r1, r3
 800f19a:	68f8      	ldr	r0, [r7, #12]
 800f19c:	f7ff fb2a 	bl	800e7f4 <move_window>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f1a4:	7dfb      	ldrb	r3, [r7, #23]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d11d      	bne.n	800f1e6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a1b      	ldr	r3, [r3, #32]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	2be5      	cmp	r3, #229	@ 0xe5
 800f1b2:	d004      	beq.n	800f1be <dir_alloc+0x50>
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	6a1b      	ldr	r3, [r3, #32]
 800f1b8:	781b      	ldrb	r3, [r3, #0]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d107      	bne.n	800f1ce <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	3301      	adds	r3, #1
 800f1c2:	613b      	str	r3, [r7, #16]
 800f1c4:	693a      	ldr	r2, [r7, #16]
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d102      	bne.n	800f1d2 <dir_alloc+0x64>
 800f1cc:	e00c      	b.n	800f1e8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f1d2:	2101      	movs	r1, #1
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7ff ff05 	bl	800efe4 <dir_next>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f1de:	7dfb      	ldrb	r3, [r7, #23]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d0d7      	beq.n	800f194 <dir_alloc+0x26>
 800f1e4:	e000      	b.n	800f1e8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f1e6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f1e8:	7dfb      	ldrb	r3, [r7, #23]
 800f1ea:	2b04      	cmp	r3, #4
 800f1ec:	d101      	bne.n	800f1f2 <dir_alloc+0x84>
 800f1ee:	2307      	movs	r3, #7
 800f1f0:	75fb      	strb	r3, [r7, #23]
	return res;
 800f1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3718      	adds	r7, #24
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}

0800f1fc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	331a      	adds	r3, #26
 800f20a:	4618      	mov	r0, r3
 800f20c:	f7ff f810 	bl	800e230 <ld_word>
 800f210:	4603      	mov	r3, r0
 800f212:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	781b      	ldrb	r3, [r3, #0]
 800f218:	2b03      	cmp	r3, #3
 800f21a:	d109      	bne.n	800f230 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	3314      	adds	r3, #20
 800f220:	4618      	mov	r0, r3
 800f222:	f7ff f805 	bl	800e230 <ld_word>
 800f226:	4603      	mov	r3, r0
 800f228:	041b      	lsls	r3, r3, #16
 800f22a:	68fa      	ldr	r2, [r7, #12]
 800f22c:	4313      	orrs	r3, r2
 800f22e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f230:	68fb      	ldr	r3, [r7, #12]
}
 800f232:	4618      	mov	r0, r3
 800f234:	3710      	adds	r7, #16
 800f236:	46bd      	mov	sp, r7
 800f238:	bd80      	pop	{r7, pc}

0800f23a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f23a:	b580      	push	{r7, lr}
 800f23c:	b084      	sub	sp, #16
 800f23e:	af00      	add	r7, sp, #0
 800f240:	60f8      	str	r0, [r7, #12]
 800f242:	60b9      	str	r1, [r7, #8]
 800f244:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	331a      	adds	r3, #26
 800f24a:	687a      	ldr	r2, [r7, #4]
 800f24c:	b292      	uxth	r2, r2
 800f24e:	4611      	mov	r1, r2
 800f250:	4618      	mov	r0, r3
 800f252:	f7ff f829 	bl	800e2a8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	2b03      	cmp	r3, #3
 800f25c:	d109      	bne.n	800f272 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	f103 0214 	add.w	r2, r3, #20
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	0c1b      	lsrs	r3, r3, #16
 800f268:	b29b      	uxth	r3, r3
 800f26a:	4619      	mov	r1, r3
 800f26c:	4610      	mov	r0, r2
 800f26e:	f7ff f81b 	bl	800e2a8 <st_word>
	}
}
 800f272:	bf00      	nop
 800f274:	3710      	adds	r7, #16
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}
	...

0800f27c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800f27c:	b590      	push	{r4, r7, lr}
 800f27e:	b087      	sub	sp, #28
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
 800f284:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	331a      	adds	r3, #26
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7fe ffd0 	bl	800e230 <ld_word>
 800f290:	4603      	mov	r3, r0
 800f292:	2b00      	cmp	r3, #0
 800f294:	d001      	beq.n	800f29a <cmp_lfn+0x1e>
 800f296:	2300      	movs	r3, #0
 800f298:	e059      	b.n	800f34e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f2a2:	1e5a      	subs	r2, r3, #1
 800f2a4:	4613      	mov	r3, r2
 800f2a6:	005b      	lsls	r3, r3, #1
 800f2a8:	4413      	add	r3, r2
 800f2aa:	009b      	lsls	r3, r3, #2
 800f2ac:	4413      	add	r3, r2
 800f2ae:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f2b0:	2301      	movs	r3, #1
 800f2b2:	81fb      	strh	r3, [r7, #14]
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	613b      	str	r3, [r7, #16]
 800f2b8:	e033      	b.n	800f322 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800f2ba:	4a27      	ldr	r2, [pc, #156]	@ (800f358 <cmp_lfn+0xdc>)
 800f2bc:	693b      	ldr	r3, [r7, #16]
 800f2be:	4413      	add	r3, r2
 800f2c0:	781b      	ldrb	r3, [r3, #0]
 800f2c2:	461a      	mov	r2, r3
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	4413      	add	r3, r2
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f7fe ffb1 	bl	800e230 <ld_word>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800f2d2:	89fb      	ldrh	r3, [r7, #14]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d01a      	beq.n	800f30e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	2bfe      	cmp	r3, #254	@ 0xfe
 800f2dc:	d812      	bhi.n	800f304 <cmp_lfn+0x88>
 800f2de:	89bb      	ldrh	r3, [r7, #12]
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	f002 fdff 	bl	8011ee4 <ff_wtoupper>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	461c      	mov	r4, r3
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	1c5a      	adds	r2, r3, #1
 800f2ee:	617a      	str	r2, [r7, #20]
 800f2f0:	005b      	lsls	r3, r3, #1
 800f2f2:	687a      	ldr	r2, [r7, #4]
 800f2f4:	4413      	add	r3, r2
 800f2f6:	881b      	ldrh	r3, [r3, #0]
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f002 fdf3 	bl	8011ee4 <ff_wtoupper>
 800f2fe:	4603      	mov	r3, r0
 800f300:	429c      	cmp	r4, r3
 800f302:	d001      	beq.n	800f308 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800f304:	2300      	movs	r3, #0
 800f306:	e022      	b.n	800f34e <cmp_lfn+0xd2>
			}
			wc = uc;
 800f308:	89bb      	ldrh	r3, [r7, #12]
 800f30a:	81fb      	strh	r3, [r7, #14]
 800f30c:	e006      	b.n	800f31c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800f30e:	89bb      	ldrh	r3, [r7, #12]
 800f310:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f314:	4293      	cmp	r3, r2
 800f316:	d001      	beq.n	800f31c <cmp_lfn+0xa0>
 800f318:	2300      	movs	r3, #0
 800f31a:	e018      	b.n	800f34e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f31c:	693b      	ldr	r3, [r7, #16]
 800f31e:	3301      	adds	r3, #1
 800f320:	613b      	str	r3, [r7, #16]
 800f322:	693b      	ldr	r3, [r7, #16]
 800f324:	2b0c      	cmp	r3, #12
 800f326:	d9c8      	bls.n	800f2ba <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	781b      	ldrb	r3, [r3, #0]
 800f32c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f330:	2b00      	cmp	r3, #0
 800f332:	d00b      	beq.n	800f34c <cmp_lfn+0xd0>
 800f334:	89fb      	ldrh	r3, [r7, #14]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d008      	beq.n	800f34c <cmp_lfn+0xd0>
 800f33a:	697b      	ldr	r3, [r7, #20]
 800f33c:	005b      	lsls	r3, r3, #1
 800f33e:	687a      	ldr	r2, [r7, #4]
 800f340:	4413      	add	r3, r2
 800f342:	881b      	ldrh	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d001      	beq.n	800f34c <cmp_lfn+0xd0>
 800f348:	2300      	movs	r3, #0
 800f34a:	e000      	b.n	800f34e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800f34c:	2301      	movs	r3, #1
}
 800f34e:	4618      	mov	r0, r3
 800f350:	371c      	adds	r7, #28
 800f352:	46bd      	mov	sp, r7
 800f354:	bd90      	pop	{r4, r7, pc}
 800f356:	bf00      	nop
 800f358:	0801b33c 	.word	0x0801b33c

0800f35c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b086      	sub	sp, #24
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
 800f364:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	331a      	adds	r3, #26
 800f36a:	4618      	mov	r0, r3
 800f36c:	f7fe ff60 	bl	800e230 <ld_word>
 800f370:	4603      	mov	r3, r0
 800f372:	2b00      	cmp	r3, #0
 800f374:	d001      	beq.n	800f37a <pick_lfn+0x1e>
 800f376:	2300      	movs	r3, #0
 800f378:	e04d      	b.n	800f416 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	781b      	ldrb	r3, [r3, #0]
 800f37e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f382:	1e5a      	subs	r2, r3, #1
 800f384:	4613      	mov	r3, r2
 800f386:	005b      	lsls	r3, r3, #1
 800f388:	4413      	add	r3, r2
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	4413      	add	r3, r2
 800f38e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f390:	2301      	movs	r3, #1
 800f392:	81fb      	strh	r3, [r7, #14]
 800f394:	2300      	movs	r3, #0
 800f396:	613b      	str	r3, [r7, #16]
 800f398:	e028      	b.n	800f3ec <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800f39a:	4a21      	ldr	r2, [pc, #132]	@ (800f420 <pick_lfn+0xc4>)
 800f39c:	693b      	ldr	r3, [r7, #16]
 800f39e:	4413      	add	r3, r2
 800f3a0:	781b      	ldrb	r3, [r3, #0]
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	4413      	add	r3, r2
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	f7fe ff41 	bl	800e230 <ld_word>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800f3b2:	89fb      	ldrh	r3, [r7, #14]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d00f      	beq.n	800f3d8 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	2bfe      	cmp	r3, #254	@ 0xfe
 800f3bc:	d901      	bls.n	800f3c2 <pick_lfn+0x66>
 800f3be:	2300      	movs	r3, #0
 800f3c0:	e029      	b.n	800f416 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800f3c2:	89bb      	ldrh	r3, [r7, #12]
 800f3c4:	81fb      	strh	r3, [r7, #14]
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	1c5a      	adds	r2, r3, #1
 800f3ca:	617a      	str	r2, [r7, #20]
 800f3cc:	005b      	lsls	r3, r3, #1
 800f3ce:	687a      	ldr	r2, [r7, #4]
 800f3d0:	4413      	add	r3, r2
 800f3d2:	89fa      	ldrh	r2, [r7, #14]
 800f3d4:	801a      	strh	r2, [r3, #0]
 800f3d6:	e006      	b.n	800f3e6 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800f3d8:	89bb      	ldrh	r3, [r7, #12]
 800f3da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d001      	beq.n	800f3e6 <pick_lfn+0x8a>
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	e017      	b.n	800f416 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f3e6:	693b      	ldr	r3, [r7, #16]
 800f3e8:	3301      	adds	r3, #1
 800f3ea:	613b      	str	r3, [r7, #16]
 800f3ec:	693b      	ldr	r3, [r7, #16]
 800f3ee:	2b0c      	cmp	r3, #12
 800f3f0:	d9d3      	bls.n	800f39a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d00a      	beq.n	800f414 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800f3fe:	697b      	ldr	r3, [r7, #20]
 800f400:	2bfe      	cmp	r3, #254	@ 0xfe
 800f402:	d901      	bls.n	800f408 <pick_lfn+0xac>
 800f404:	2300      	movs	r3, #0
 800f406:	e006      	b.n	800f416 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800f408:	697b      	ldr	r3, [r7, #20]
 800f40a:	005b      	lsls	r3, r3, #1
 800f40c:	687a      	ldr	r2, [r7, #4]
 800f40e:	4413      	add	r3, r2
 800f410:	2200      	movs	r2, #0
 800f412:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800f414:	2301      	movs	r3, #1
}
 800f416:	4618      	mov	r0, r3
 800f418:	3718      	adds	r7, #24
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bd80      	pop	{r7, pc}
 800f41e:	bf00      	nop
 800f420:	0801b33c 	.word	0x0801b33c

0800f424 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b088      	sub	sp, #32
 800f428:	af00      	add	r7, sp, #0
 800f42a:	60f8      	str	r0, [r7, #12]
 800f42c:	60b9      	str	r1, [r7, #8]
 800f42e:	4611      	mov	r1, r2
 800f430:	461a      	mov	r2, r3
 800f432:	460b      	mov	r3, r1
 800f434:	71fb      	strb	r3, [r7, #7]
 800f436:	4613      	mov	r3, r2
 800f438:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	330d      	adds	r3, #13
 800f43e:	79ba      	ldrb	r2, [r7, #6]
 800f440:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800f442:	68bb      	ldr	r3, [r7, #8]
 800f444:	330b      	adds	r3, #11
 800f446:	220f      	movs	r2, #15
 800f448:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	330c      	adds	r3, #12
 800f44e:	2200      	movs	r2, #0
 800f450:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	331a      	adds	r3, #26
 800f456:	2100      	movs	r1, #0
 800f458:	4618      	mov	r0, r3
 800f45a:	f7fe ff25 	bl	800e2a8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800f45e:	79fb      	ldrb	r3, [r7, #7]
 800f460:	1e5a      	subs	r2, r3, #1
 800f462:	4613      	mov	r3, r2
 800f464:	005b      	lsls	r3, r3, #1
 800f466:	4413      	add	r3, r2
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	4413      	add	r3, r2
 800f46c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800f46e:	2300      	movs	r3, #0
 800f470:	82fb      	strh	r3, [r7, #22]
 800f472:	2300      	movs	r3, #0
 800f474:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800f476:	8afb      	ldrh	r3, [r7, #22]
 800f478:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f47c:	4293      	cmp	r3, r2
 800f47e:	d007      	beq.n	800f490 <put_lfn+0x6c>
 800f480:	69fb      	ldr	r3, [r7, #28]
 800f482:	1c5a      	adds	r2, r3, #1
 800f484:	61fa      	str	r2, [r7, #28]
 800f486:	005b      	lsls	r3, r3, #1
 800f488:	68fa      	ldr	r2, [r7, #12]
 800f48a:	4413      	add	r3, r2
 800f48c:	881b      	ldrh	r3, [r3, #0]
 800f48e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800f490:	4a17      	ldr	r2, [pc, #92]	@ (800f4f0 <put_lfn+0xcc>)
 800f492:	69bb      	ldr	r3, [r7, #24]
 800f494:	4413      	add	r3, r2
 800f496:	781b      	ldrb	r3, [r3, #0]
 800f498:	461a      	mov	r2, r3
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	4413      	add	r3, r2
 800f49e:	8afa      	ldrh	r2, [r7, #22]
 800f4a0:	4611      	mov	r1, r2
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	f7fe ff00 	bl	800e2a8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800f4a8:	8afb      	ldrh	r3, [r7, #22]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d102      	bne.n	800f4b4 <put_lfn+0x90>
 800f4ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f4b2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800f4b4:	69bb      	ldr	r3, [r7, #24]
 800f4b6:	3301      	adds	r3, #1
 800f4b8:	61bb      	str	r3, [r7, #24]
 800f4ba:	69bb      	ldr	r3, [r7, #24]
 800f4bc:	2b0c      	cmp	r3, #12
 800f4be:	d9da      	bls.n	800f476 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800f4c0:	8afb      	ldrh	r3, [r7, #22]
 800f4c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f4c6:	4293      	cmp	r3, r2
 800f4c8:	d006      	beq.n	800f4d8 <put_lfn+0xb4>
 800f4ca:	69fb      	ldr	r3, [r7, #28]
 800f4cc:	005b      	lsls	r3, r3, #1
 800f4ce:	68fa      	ldr	r2, [r7, #12]
 800f4d0:	4413      	add	r3, r2
 800f4d2:	881b      	ldrh	r3, [r3, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d103      	bne.n	800f4e0 <put_lfn+0xbc>
 800f4d8:	79fb      	ldrb	r3, [r7, #7]
 800f4da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4de:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	79fa      	ldrb	r2, [r7, #7]
 800f4e4:	701a      	strb	r2, [r3, #0]
}
 800f4e6:	bf00      	nop
 800f4e8:	3720      	adds	r7, #32
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}
 800f4ee:	bf00      	nop
 800f4f0:	0801b33c 	.word	0x0801b33c

0800f4f4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b08c      	sub	sp, #48	@ 0x30
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	60f8      	str	r0, [r7, #12]
 800f4fc:	60b9      	str	r1, [r7, #8]
 800f4fe:	607a      	str	r2, [r7, #4]
 800f500:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800f502:	220b      	movs	r2, #11
 800f504:	68b9      	ldr	r1, [r7, #8]
 800f506:	68f8      	ldr	r0, [r7, #12]
 800f508:	f7fe ff15 	bl	800e336 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	2b05      	cmp	r3, #5
 800f510:	d92b      	bls.n	800f56a <gen_numname+0x76>
		sr = seq;
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800f516:	e022      	b.n	800f55e <gen_numname+0x6a>
			wc = *lfn++;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	1c9a      	adds	r2, r3, #2
 800f51c:	607a      	str	r2, [r7, #4]
 800f51e:	881b      	ldrh	r3, [r3, #0]
 800f520:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800f522:	2300      	movs	r3, #0
 800f524:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f526:	e017      	b.n	800f558 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800f528:	69fb      	ldr	r3, [r7, #28]
 800f52a:	005a      	lsls	r2, r3, #1
 800f52c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f52e:	f003 0301 	and.w	r3, r3, #1
 800f532:	4413      	add	r3, r2
 800f534:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800f536:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f538:	085b      	lsrs	r3, r3, #1
 800f53a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800f53c:	69fb      	ldr	r3, [r7, #28]
 800f53e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f542:	2b00      	cmp	r3, #0
 800f544:	d005      	beq.n	800f552 <gen_numname+0x5e>
 800f546:	69fb      	ldr	r3, [r7, #28]
 800f548:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800f54c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800f550:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800f552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f554:	3301      	adds	r3, #1
 800f556:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f55a:	2b0f      	cmp	r3, #15
 800f55c:	d9e4      	bls.n	800f528 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	881b      	ldrh	r3, [r3, #0]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d1d8      	bne.n	800f518 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800f566:	69fb      	ldr	r3, [r7, #28]
 800f568:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800f56a:	2307      	movs	r3, #7
 800f56c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	b2db      	uxtb	r3, r3
 800f572:	f003 030f 	and.w	r3, r3, #15
 800f576:	b2db      	uxtb	r3, r3
 800f578:	3330      	adds	r3, #48	@ 0x30
 800f57a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800f57e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f582:	2b39      	cmp	r3, #57	@ 0x39
 800f584:	d904      	bls.n	800f590 <gen_numname+0x9c>
 800f586:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f58a:	3307      	adds	r3, #7
 800f58c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800f590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f592:	1e5a      	subs	r2, r3, #1
 800f594:	62ba      	str	r2, [r7, #40]	@ 0x28
 800f596:	3330      	adds	r3, #48	@ 0x30
 800f598:	443b      	add	r3, r7
 800f59a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f59e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	091b      	lsrs	r3, r3, #4
 800f5a6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800f5a8:	683b      	ldr	r3, [r7, #0]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d1df      	bne.n	800f56e <gen_numname+0x7a>
	ns[i] = '~';
 800f5ae:	f107 0214 	add.w	r2, r7, #20
 800f5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5b4:	4413      	add	r3, r2
 800f5b6:	227e      	movs	r2, #126	@ 0x7e
 800f5b8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5be:	e016      	b.n	800f5ee <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800f5c0:	68fa      	ldr	r2, [r7, #12]
 800f5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c4:	4413      	add	r3, r2
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	2b80      	cmp	r3, #128	@ 0x80
 800f5ca:	d90d      	bls.n	800f5e8 <gen_numname+0xf4>
 800f5cc:	68fa      	ldr	r2, [r7, #12]
 800f5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5d0:	4413      	add	r3, r2
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	2bff      	cmp	r3, #255	@ 0xff
 800f5d6:	d007      	beq.n	800f5e8 <gen_numname+0xf4>
			if (j == i - 1) break;
 800f5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5de:	429a      	cmp	r2, r3
 800f5e0:	d010      	beq.n	800f604 <gen_numname+0x110>
			j++;
 800f5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5e4:	3301      	adds	r3, #1
 800f5e6:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800f5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5ea:	3301      	adds	r3, #1
 800f5ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5f2:	429a      	cmp	r2, r3
 800f5f4:	d207      	bcs.n	800f606 <gen_numname+0x112>
 800f5f6:	68fa      	ldr	r2, [r7, #12]
 800f5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5fa:	4413      	add	r3, r2
 800f5fc:	781b      	ldrb	r3, [r3, #0]
 800f5fe:	2b20      	cmp	r3, #32
 800f600:	d1de      	bne.n	800f5c0 <gen_numname+0xcc>
 800f602:	e000      	b.n	800f606 <gen_numname+0x112>
			if (j == i - 1) break;
 800f604:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800f606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f608:	2b07      	cmp	r3, #7
 800f60a:	d807      	bhi.n	800f61c <gen_numname+0x128>
 800f60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f60e:	1c5a      	adds	r2, r3, #1
 800f610:	62ba      	str	r2, [r7, #40]	@ 0x28
 800f612:	3330      	adds	r3, #48	@ 0x30
 800f614:	443b      	add	r3, r7
 800f616:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800f61a:	e000      	b.n	800f61e <gen_numname+0x12a>
 800f61c:	2120      	movs	r1, #32
 800f61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f620:	1c5a      	adds	r2, r3, #1
 800f622:	627a      	str	r2, [r7, #36]	@ 0x24
 800f624:	68fa      	ldr	r2, [r7, #12]
 800f626:	4413      	add	r3, r2
 800f628:	460a      	mov	r2, r1
 800f62a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800f62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f62e:	2b07      	cmp	r3, #7
 800f630:	d9e9      	bls.n	800f606 <gen_numname+0x112>
}
 800f632:	bf00      	nop
 800f634:	bf00      	nop
 800f636:	3730      	adds	r7, #48	@ 0x30
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800f63c:	b480      	push	{r7}
 800f63e:	b085      	sub	sp, #20
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800f644:	2300      	movs	r3, #0
 800f646:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800f648:	230b      	movs	r3, #11
 800f64a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800f64c:	7bfb      	ldrb	r3, [r7, #15]
 800f64e:	b2da      	uxtb	r2, r3
 800f650:	0852      	lsrs	r2, r2, #1
 800f652:	01db      	lsls	r3, r3, #7
 800f654:	4313      	orrs	r3, r2
 800f656:	b2da      	uxtb	r2, r3
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	1c59      	adds	r1, r3, #1
 800f65c:	6079      	str	r1, [r7, #4]
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	4413      	add	r3, r2
 800f662:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	3b01      	subs	r3, #1
 800f668:	60bb      	str	r3, [r7, #8]
 800f66a:	68bb      	ldr	r3, [r7, #8]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d1ed      	bne.n	800f64c <sum_sfn+0x10>
	return sum;
 800f670:	7bfb      	ldrb	r3, [r7, #15]
}
 800f672:	4618      	mov	r0, r3
 800f674:	3714      	adds	r7, #20
 800f676:	46bd      	mov	sp, r7
 800f678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67c:	4770      	bx	lr

0800f67e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f67e:	b580      	push	{r7, lr}
 800f680:	b086      	sub	sp, #24
 800f682:	af00      	add	r7, sp, #0
 800f684:	6078      	str	r0, [r7, #4]
 800f686:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f688:	2304      	movs	r3, #4
 800f68a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800f692:	23ff      	movs	r3, #255	@ 0xff
 800f694:	757b      	strb	r3, [r7, #21]
 800f696:	23ff      	movs	r3, #255	@ 0xff
 800f698:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800f69a:	e081      	b.n	800f7a0 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	69db      	ldr	r3, [r3, #28]
 800f6a0:	4619      	mov	r1, r3
 800f6a2:	6938      	ldr	r0, [r7, #16]
 800f6a4:	f7ff f8a6 	bl	800e7f4 <move_window>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f6ac:	7dfb      	ldrb	r3, [r7, #23]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d17c      	bne.n	800f7ac <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6a1b      	ldr	r3, [r3, #32]
 800f6b6:	781b      	ldrb	r3, [r3, #0]
 800f6b8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800f6ba:	7dbb      	ldrb	r3, [r7, #22]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d102      	bne.n	800f6c6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f6c0:	2304      	movs	r3, #4
 800f6c2:	75fb      	strb	r3, [r7, #23]
 800f6c4:	e077      	b.n	800f7b6 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	6a1b      	ldr	r3, [r3, #32]
 800f6ca:	330b      	adds	r3, #11
 800f6cc:	781b      	ldrb	r3, [r3, #0]
 800f6ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f6d2:	73fb      	strb	r3, [r7, #15]
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	7bfa      	ldrb	r2, [r7, #15]
 800f6d8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800f6da:	7dbb      	ldrb	r3, [r7, #22]
 800f6dc:	2be5      	cmp	r3, #229	@ 0xe5
 800f6de:	d00e      	beq.n	800f6fe <dir_read+0x80>
 800f6e0:	7dbb      	ldrb	r3, [r7, #22]
 800f6e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f6e4:	d00b      	beq.n	800f6fe <dir_read+0x80>
 800f6e6:	7bfb      	ldrb	r3, [r7, #15]
 800f6e8:	f023 0320 	bic.w	r3, r3, #32
 800f6ec:	2b08      	cmp	r3, #8
 800f6ee:	bf0c      	ite	eq
 800f6f0:	2301      	moveq	r3, #1
 800f6f2:	2300      	movne	r3, #0
 800f6f4:	b2db      	uxtb	r3, r3
 800f6f6:	461a      	mov	r2, r3
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d002      	beq.n	800f704 <dir_read+0x86>
				ord = 0xFF;
 800f6fe:	23ff      	movs	r3, #255	@ 0xff
 800f700:	757b      	strb	r3, [r7, #21]
 800f702:	e044      	b.n	800f78e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800f704:	7bfb      	ldrb	r3, [r7, #15]
 800f706:	2b0f      	cmp	r3, #15
 800f708:	d12f      	bne.n	800f76a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800f70a:	7dbb      	ldrb	r3, [r7, #22]
 800f70c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f710:	2b00      	cmp	r3, #0
 800f712:	d00d      	beq.n	800f730 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	6a1b      	ldr	r3, [r3, #32]
 800f718:	7b5b      	ldrb	r3, [r3, #13]
 800f71a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800f71c:	7dbb      	ldrb	r3, [r7, #22]
 800f71e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f722:	75bb      	strb	r3, [r7, #22]
 800f724:	7dbb      	ldrb	r3, [r7, #22]
 800f726:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	695a      	ldr	r2, [r3, #20]
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800f730:	7dba      	ldrb	r2, [r7, #22]
 800f732:	7d7b      	ldrb	r3, [r7, #21]
 800f734:	429a      	cmp	r2, r3
 800f736:	d115      	bne.n	800f764 <dir_read+0xe6>
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	6a1b      	ldr	r3, [r3, #32]
 800f73c:	330d      	adds	r3, #13
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	7d3a      	ldrb	r2, [r7, #20]
 800f742:	429a      	cmp	r2, r3
 800f744:	d10e      	bne.n	800f764 <dir_read+0xe6>
 800f746:	693b      	ldr	r3, [r7, #16]
 800f748:	68da      	ldr	r2, [r3, #12]
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	6a1b      	ldr	r3, [r3, #32]
 800f74e:	4619      	mov	r1, r3
 800f750:	4610      	mov	r0, r2
 800f752:	f7ff fe03 	bl	800f35c <pick_lfn>
 800f756:	4603      	mov	r3, r0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d003      	beq.n	800f764 <dir_read+0xe6>
 800f75c:	7d7b      	ldrb	r3, [r7, #21]
 800f75e:	3b01      	subs	r3, #1
 800f760:	b2db      	uxtb	r3, r3
 800f762:	e000      	b.n	800f766 <dir_read+0xe8>
 800f764:	23ff      	movs	r3, #255	@ 0xff
 800f766:	757b      	strb	r3, [r7, #21]
 800f768:	e011      	b.n	800f78e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800f76a:	7d7b      	ldrb	r3, [r7, #21]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d109      	bne.n	800f784 <dir_read+0x106>
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	6a1b      	ldr	r3, [r3, #32]
 800f774:	4618      	mov	r0, r3
 800f776:	f7ff ff61 	bl	800f63c <sum_sfn>
 800f77a:	4603      	mov	r3, r0
 800f77c:	461a      	mov	r2, r3
 800f77e:	7d3b      	ldrb	r3, [r7, #20]
 800f780:	4293      	cmp	r3, r2
 800f782:	d015      	beq.n	800f7b0 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	f04f 32ff 	mov.w	r2, #4294967295
 800f78a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800f78c:	e010      	b.n	800f7b0 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f78e:	2100      	movs	r1, #0
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f7ff fc27 	bl	800efe4 <dir_next>
 800f796:	4603      	mov	r3, r0
 800f798:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f79a:	7dfb      	ldrb	r3, [r7, #23]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d109      	bne.n	800f7b4 <dir_read+0x136>
	while (dp->sect) {
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	69db      	ldr	r3, [r3, #28]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	f47f af79 	bne.w	800f69c <dir_read+0x1e>
 800f7aa:	e004      	b.n	800f7b6 <dir_read+0x138>
		if (res != FR_OK) break;
 800f7ac:	bf00      	nop
 800f7ae:	e002      	b.n	800f7b6 <dir_read+0x138>
					break;
 800f7b0:	bf00      	nop
 800f7b2:	e000      	b.n	800f7b6 <dir_read+0x138>
		if (res != FR_OK) break;
 800f7b4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f7b6:	7dfb      	ldrb	r3, [r7, #23]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d002      	beq.n	800f7c2 <dir_read+0x144>
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	61da      	str	r2, [r3, #28]
	return res;
 800f7c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	3718      	adds	r7, #24
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bd80      	pop	{r7, pc}

0800f7cc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b086      	sub	sp, #24
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f7da:	2100      	movs	r1, #0
 800f7dc:	6878      	ldr	r0, [r7, #4]
 800f7de:	f7ff fb86 	bl	800eeee <dir_sdi>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f7e6:	7dfb      	ldrb	r3, [r7, #23]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d001      	beq.n	800f7f0 <dir_find+0x24>
 800f7ec:	7dfb      	ldrb	r3, [r7, #23]
 800f7ee:	e0a9      	b.n	800f944 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f7f0:	23ff      	movs	r3, #255	@ 0xff
 800f7f2:	753b      	strb	r3, [r7, #20]
 800f7f4:	7d3b      	ldrb	r3, [r7, #20]
 800f7f6:	757b      	strb	r3, [r7, #21]
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f04f 32ff 	mov.w	r2, #4294967295
 800f7fe:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	69db      	ldr	r3, [r3, #28]
 800f804:	4619      	mov	r1, r3
 800f806:	6938      	ldr	r0, [r7, #16]
 800f808:	f7fe fff4 	bl	800e7f4 <move_window>
 800f80c:	4603      	mov	r3, r0
 800f80e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f810:	7dfb      	ldrb	r3, [r7, #23]
 800f812:	2b00      	cmp	r3, #0
 800f814:	f040 8090 	bne.w	800f938 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6a1b      	ldr	r3, [r3, #32]
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f820:	7dbb      	ldrb	r3, [r7, #22]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d102      	bne.n	800f82c <dir_find+0x60>
 800f826:	2304      	movs	r3, #4
 800f828:	75fb      	strb	r3, [r7, #23]
 800f82a:	e08a      	b.n	800f942 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6a1b      	ldr	r3, [r3, #32]
 800f830:	330b      	adds	r3, #11
 800f832:	781b      	ldrb	r3, [r3, #0]
 800f834:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f838:	73fb      	strb	r3, [r7, #15]
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	7bfa      	ldrb	r2, [r7, #15]
 800f83e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800f840:	7dbb      	ldrb	r3, [r7, #22]
 800f842:	2be5      	cmp	r3, #229	@ 0xe5
 800f844:	d007      	beq.n	800f856 <dir_find+0x8a>
 800f846:	7bfb      	ldrb	r3, [r7, #15]
 800f848:	f003 0308 	and.w	r3, r3, #8
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d009      	beq.n	800f864 <dir_find+0x98>
 800f850:	7bfb      	ldrb	r3, [r7, #15]
 800f852:	2b0f      	cmp	r3, #15
 800f854:	d006      	beq.n	800f864 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f856:	23ff      	movs	r3, #255	@ 0xff
 800f858:	757b      	strb	r3, [r7, #21]
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f04f 32ff 	mov.w	r2, #4294967295
 800f860:	631a      	str	r2, [r3, #48]	@ 0x30
 800f862:	e05e      	b.n	800f922 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800f864:	7bfb      	ldrb	r3, [r7, #15]
 800f866:	2b0f      	cmp	r3, #15
 800f868:	d136      	bne.n	800f8d8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f874:	2b00      	cmp	r3, #0
 800f876:	d154      	bne.n	800f922 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800f878:	7dbb      	ldrb	r3, [r7, #22]
 800f87a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d00d      	beq.n	800f89e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	6a1b      	ldr	r3, [r3, #32]
 800f886:	7b5b      	ldrb	r3, [r3, #13]
 800f888:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800f88a:	7dbb      	ldrb	r3, [r7, #22]
 800f88c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f890:	75bb      	strb	r3, [r7, #22]
 800f892:	7dbb      	ldrb	r3, [r7, #22]
 800f894:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	695a      	ldr	r2, [r3, #20]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800f89e:	7dba      	ldrb	r2, [r7, #22]
 800f8a0:	7d7b      	ldrb	r3, [r7, #21]
 800f8a2:	429a      	cmp	r2, r3
 800f8a4:	d115      	bne.n	800f8d2 <dir_find+0x106>
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	6a1b      	ldr	r3, [r3, #32]
 800f8aa:	330d      	adds	r3, #13
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	7d3a      	ldrb	r2, [r7, #20]
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d10e      	bne.n	800f8d2 <dir_find+0x106>
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	68da      	ldr	r2, [r3, #12]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6a1b      	ldr	r3, [r3, #32]
 800f8bc:	4619      	mov	r1, r3
 800f8be:	4610      	mov	r0, r2
 800f8c0:	f7ff fcdc 	bl	800f27c <cmp_lfn>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d003      	beq.n	800f8d2 <dir_find+0x106>
 800f8ca:	7d7b      	ldrb	r3, [r7, #21]
 800f8cc:	3b01      	subs	r3, #1
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	e000      	b.n	800f8d4 <dir_find+0x108>
 800f8d2:	23ff      	movs	r3, #255	@ 0xff
 800f8d4:	757b      	strb	r3, [r7, #21]
 800f8d6:	e024      	b.n	800f922 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f8d8:	7d7b      	ldrb	r3, [r7, #21]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d109      	bne.n	800f8f2 <dir_find+0x126>
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6a1b      	ldr	r3, [r3, #32]
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7ff feaa 	bl	800f63c <sum_sfn>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	461a      	mov	r2, r3
 800f8ec:	7d3b      	ldrb	r3, [r7, #20]
 800f8ee:	4293      	cmp	r3, r2
 800f8f0:	d024      	beq.n	800f93c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f8f8:	f003 0301 	and.w	r3, r3, #1
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d10a      	bne.n	800f916 <dir_find+0x14a>
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	6a18      	ldr	r0, [r3, #32]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	3324      	adds	r3, #36	@ 0x24
 800f908:	220b      	movs	r2, #11
 800f90a:	4619      	mov	r1, r3
 800f90c:	f7fe fd4f 	bl	800e3ae <mem_cmp>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d014      	beq.n	800f940 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f916:	23ff      	movs	r3, #255	@ 0xff
 800f918:	757b      	strb	r3, [r7, #21]
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f04f 32ff 	mov.w	r2, #4294967295
 800f920:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f922:	2100      	movs	r1, #0
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f7ff fb5d 	bl	800efe4 <dir_next>
 800f92a:	4603      	mov	r3, r0
 800f92c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f92e:	7dfb      	ldrb	r3, [r7, #23]
 800f930:	2b00      	cmp	r3, #0
 800f932:	f43f af65 	beq.w	800f800 <dir_find+0x34>
 800f936:	e004      	b.n	800f942 <dir_find+0x176>
		if (res != FR_OK) break;
 800f938:	bf00      	nop
 800f93a:	e002      	b.n	800f942 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f93c:	bf00      	nop
 800f93e:	e000      	b.n	800f942 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f940:	bf00      	nop

	return res;
 800f942:	7dfb      	ldrb	r3, [r7, #23]
}
 800f944:	4618      	mov	r0, r3
 800f946:	3718      	adds	r7, #24
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}

0800f94c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b08c      	sub	sp, #48	@ 0x30
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f960:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d001      	beq.n	800f96c <dir_register+0x20>
 800f968:	2306      	movs	r3, #6
 800f96a:	e0e0      	b.n	800fb2e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800f96c:	2300      	movs	r3, #0
 800f96e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f970:	e002      	b.n	800f978 <dir_register+0x2c>
 800f972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f974:	3301      	adds	r3, #1
 800f976:	627b      	str	r3, [r7, #36]	@ 0x24
 800f978:	69fb      	ldr	r3, [r7, #28]
 800f97a:	68da      	ldr	r2, [r3, #12]
 800f97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f97e:	005b      	lsls	r3, r3, #1
 800f980:	4413      	add	r3, r2
 800f982:	881b      	ldrh	r3, [r3, #0]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d1f4      	bne.n	800f972 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800f98e:	f107 030c 	add.w	r3, r7, #12
 800f992:	220c      	movs	r2, #12
 800f994:	4618      	mov	r0, r3
 800f996:	f7fe fcce 	bl	800e336 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800f99a:	7dfb      	ldrb	r3, [r7, #23]
 800f99c:	f003 0301 	and.w	r3, r3, #1
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d032      	beq.n	800fa0a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2240      	movs	r2, #64	@ 0x40
 800f9a8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f9b0:	e016      	b.n	800f9e0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800f9b8:	69fb      	ldr	r3, [r7, #28]
 800f9ba:	68da      	ldr	r2, [r3, #12]
 800f9bc:	f107 010c 	add.w	r1, r7, #12
 800f9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9c2:	f7ff fd97 	bl	800f4f4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f7ff ff00 	bl	800f7cc <dir_find>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800f9d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d106      	bne.n	800f9e8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800f9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9dc:	3301      	adds	r3, #1
 800f9de:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9e2:	2b63      	cmp	r3, #99	@ 0x63
 800f9e4:	d9e5      	bls.n	800f9b2 <dir_register+0x66>
 800f9e6:	e000      	b.n	800f9ea <dir_register+0x9e>
			if (res != FR_OK) break;
 800f9e8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800f9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9ec:	2b64      	cmp	r3, #100	@ 0x64
 800f9ee:	d101      	bne.n	800f9f4 <dir_register+0xa8>
 800f9f0:	2307      	movs	r3, #7
 800f9f2:	e09c      	b.n	800fb2e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800f9f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f9f8:	2b04      	cmp	r3, #4
 800f9fa:	d002      	beq.n	800fa02 <dir_register+0xb6>
 800f9fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa00:	e095      	b.n	800fb2e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800fa02:	7dfa      	ldrb	r2, [r7, #23]
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800fa0a:	7dfb      	ldrb	r3, [r7, #23]
 800fa0c:	f003 0302 	and.w	r3, r3, #2
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d007      	beq.n	800fa24 <dir_register+0xd8>
 800fa14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa16:	330c      	adds	r3, #12
 800fa18:	4a47      	ldr	r2, [pc, #284]	@ (800fb38 <dir_register+0x1ec>)
 800fa1a:	fba2 2303 	umull	r2, r3, r2, r3
 800fa1e:	089b      	lsrs	r3, r3, #2
 800fa20:	3301      	adds	r3, #1
 800fa22:	e000      	b.n	800fa26 <dir_register+0xda>
 800fa24:	2301      	movs	r3, #1
 800fa26:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800fa28:	6a39      	ldr	r1, [r7, #32]
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f7ff fb9f 	bl	800f16e <dir_alloc>
 800fa30:	4603      	mov	r3, r0
 800fa32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800fa36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d148      	bne.n	800fad0 <dir_register+0x184>
 800fa3e:	6a3b      	ldr	r3, [r7, #32]
 800fa40:	3b01      	subs	r3, #1
 800fa42:	623b      	str	r3, [r7, #32]
 800fa44:	6a3b      	ldr	r3, [r7, #32]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d042      	beq.n	800fad0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	695a      	ldr	r2, [r3, #20]
 800fa4e:	6a3b      	ldr	r3, [r7, #32]
 800fa50:	015b      	lsls	r3, r3, #5
 800fa52:	1ad3      	subs	r3, r2, r3
 800fa54:	4619      	mov	r1, r3
 800fa56:	6878      	ldr	r0, [r7, #4]
 800fa58:	f7ff fa49 	bl	800eeee <dir_sdi>
 800fa5c:	4603      	mov	r3, r0
 800fa5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800fa62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d132      	bne.n	800fad0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	3324      	adds	r3, #36	@ 0x24
 800fa6e:	4618      	mov	r0, r3
 800fa70:	f7ff fde4 	bl	800f63c <sum_sfn>
 800fa74:	4603      	mov	r3, r0
 800fa76:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	69db      	ldr	r3, [r3, #28]
 800fa7c:	4619      	mov	r1, r3
 800fa7e:	69f8      	ldr	r0, [r7, #28]
 800fa80:	f7fe feb8 	bl	800e7f4 <move_window>
 800fa84:	4603      	mov	r3, r0
 800fa86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800fa8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d11d      	bne.n	800face <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800fa92:	69fb      	ldr	r3, [r7, #28]
 800fa94:	68d8      	ldr	r0, [r3, #12]
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	6a19      	ldr	r1, [r3, #32]
 800fa9a:	6a3b      	ldr	r3, [r7, #32]
 800fa9c:	b2da      	uxtb	r2, r3
 800fa9e:	7efb      	ldrb	r3, [r7, #27]
 800faa0:	f7ff fcc0 	bl	800f424 <put_lfn>
				fs->wflag = 1;
 800faa4:	69fb      	ldr	r3, [r7, #28]
 800faa6:	2201      	movs	r2, #1
 800faa8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800faaa:	2100      	movs	r1, #0
 800faac:	6878      	ldr	r0, [r7, #4]
 800faae:	f7ff fa99 	bl	800efe4 <dir_next>
 800fab2:	4603      	mov	r3, r0
 800fab4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800fab8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d107      	bne.n	800fad0 <dir_register+0x184>
 800fac0:	6a3b      	ldr	r3, [r7, #32]
 800fac2:	3b01      	subs	r3, #1
 800fac4:	623b      	str	r3, [r7, #32]
 800fac6:	6a3b      	ldr	r3, [r7, #32]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1d5      	bne.n	800fa78 <dir_register+0x12c>
 800facc:	e000      	b.n	800fad0 <dir_register+0x184>
				if (res != FR_OK) break;
 800face:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800fad0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d128      	bne.n	800fb2a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	69db      	ldr	r3, [r3, #28]
 800fadc:	4619      	mov	r1, r3
 800fade:	69f8      	ldr	r0, [r7, #28]
 800fae0:	f7fe fe88 	bl	800e7f4 <move_window>
 800fae4:	4603      	mov	r3, r0
 800fae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800faea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d11b      	bne.n	800fb2a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	6a1b      	ldr	r3, [r3, #32]
 800faf6:	2220      	movs	r2, #32
 800faf8:	2100      	movs	r1, #0
 800fafa:	4618      	mov	r0, r3
 800fafc:	f7fe fc3c 	bl	800e378 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6a18      	ldr	r0, [r3, #32]
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	3324      	adds	r3, #36	@ 0x24
 800fb08:	220b      	movs	r2, #11
 800fb0a:	4619      	mov	r1, r3
 800fb0c:	f7fe fc13 	bl	800e336 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6a1b      	ldr	r3, [r3, #32]
 800fb1a:	330c      	adds	r3, #12
 800fb1c:	f002 0218 	and.w	r2, r2, #24
 800fb20:	b2d2      	uxtb	r2, r2
 800fb22:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800fb24:	69fb      	ldr	r3, [r7, #28]
 800fb26:	2201      	movs	r2, #1
 800fb28:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800fb2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800fb2e:	4618      	mov	r0, r3
 800fb30:	3730      	adds	r7, #48	@ 0x30
 800fb32:	46bd      	mov	sp, r7
 800fb34:	bd80      	pop	{r7, pc}
 800fb36:	bf00      	nop
 800fb38:	4ec4ec4f 	.word	0x4ec4ec4f

0800fb3c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b088      	sub	sp, #32
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
 800fb44:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800fb4c:	683b      	ldr	r3, [r7, #0]
 800fb4e:	2200      	movs	r2, #0
 800fb50:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	69db      	ldr	r3, [r3, #28]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	f000 80d8 	beq.w	800fd0c <get_fileinfo+0x1d0>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb64:	d040      	beq.n	800fbe8 <get_fileinfo+0xac>
			i = j = 0;
 800fb66:	2300      	movs	r3, #0
 800fb68:	61bb      	str	r3, [r7, #24]
 800fb6a:	69bb      	ldr	r3, [r7, #24]
 800fb6c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800fb6e:	e029      	b.n	800fbc4 <get_fileinfo+0x88>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800fb70:	89fb      	ldrh	r3, [r7, #14]
 800fb72:	2100      	movs	r1, #0
 800fb74:	4618      	mov	r0, r3
 800fb76:	f002 f957 	bl	8011e28 <ff_convert>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800fb7e:	89fb      	ldrh	r3, [r7, #14]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d102      	bne.n	800fb8a <get_fileinfo+0x4e>
 800fb84:	2300      	movs	r3, #0
 800fb86:	61fb      	str	r3, [r7, #28]
 800fb88:	e028      	b.n	800fbdc <get_fileinfo+0xa0>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 800fb8a:	89fb      	ldrh	r3, [r7, #14]
 800fb8c:	2bff      	cmp	r3, #255	@ 0xff
 800fb8e:	d90a      	bls.n	800fba6 <get_fileinfo+0x6a>
					fno->fname[i++] = (char)(w >> 8);
 800fb90:	89fb      	ldrh	r3, [r7, #14]
 800fb92:	0a1b      	lsrs	r3, r3, #8
 800fb94:	b299      	uxth	r1, r3
 800fb96:	69fb      	ldr	r3, [r7, #28]
 800fb98:	1c5a      	adds	r2, r3, #1
 800fb9a:	61fa      	str	r2, [r7, #28]
 800fb9c:	b2c9      	uxtb	r1, r1
 800fb9e:	683a      	ldr	r2, [r7, #0]
 800fba0:	4413      	add	r3, r2
 800fba2:	460a      	mov	r2, r1
 800fba4:	759a      	strb	r2, [r3, #22]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800fba6:	69fb      	ldr	r3, [r7, #28]
 800fba8:	2bfe      	cmp	r3, #254	@ 0xfe
 800fbaa:	d902      	bls.n	800fbb2 <get_fileinfo+0x76>
 800fbac:	2300      	movs	r3, #0
 800fbae:	61fb      	str	r3, [r7, #28]
 800fbb0:	e014      	b.n	800fbdc <get_fileinfo+0xa0>
				fno->fname[i++] = (TCHAR)w;
 800fbb2:	69fb      	ldr	r3, [r7, #28]
 800fbb4:	1c5a      	adds	r2, r3, #1
 800fbb6:	61fa      	str	r2, [r7, #28]
 800fbb8:	89fa      	ldrh	r2, [r7, #14]
 800fbba:	b2d1      	uxtb	r1, r2
 800fbbc:	683a      	ldr	r2, [r7, #0]
 800fbbe:	4413      	add	r3, r2
 800fbc0:	460a      	mov	r2, r1
 800fbc2:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800fbc4:	693b      	ldr	r3, [r7, #16]
 800fbc6:	68da      	ldr	r2, [r3, #12]
 800fbc8:	69bb      	ldr	r3, [r7, #24]
 800fbca:	1c59      	adds	r1, r3, #1
 800fbcc:	61b9      	str	r1, [r7, #24]
 800fbce:	005b      	lsls	r3, r3, #1
 800fbd0:	4413      	add	r3, r2
 800fbd2:	881b      	ldrh	r3, [r3, #0]
 800fbd4:	81fb      	strh	r3, [r7, #14]
 800fbd6:	89fb      	ldrh	r3, [r7, #14]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1c9      	bne.n	800fb70 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800fbdc:	683a      	ldr	r2, [r7, #0]
 800fbde:	69fb      	ldr	r3, [r7, #28]
 800fbe0:	4413      	add	r3, r2
 800fbe2:	3316      	adds	r3, #22
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800fbe8:	2300      	movs	r3, #0
 800fbea:	61bb      	str	r3, [r7, #24]
 800fbec:	69bb      	ldr	r3, [r7, #24]
 800fbee:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800fbf0:	683a      	ldr	r2, [r7, #0]
 800fbf2:	69fb      	ldr	r3, [r7, #28]
 800fbf4:	4413      	add	r3, r2
 800fbf6:	3316      	adds	r3, #22
 800fbf8:	781b      	ldrb	r3, [r3, #0]
 800fbfa:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800fbfc:	e04d      	b.n	800fc9a <get_fileinfo+0x15e>
		c = (TCHAR)dp->dir[i++];
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	6a1a      	ldr	r2, [r3, #32]
 800fc02:	69fb      	ldr	r3, [r7, #28]
 800fc04:	1c59      	adds	r1, r3, #1
 800fc06:	61f9      	str	r1, [r7, #28]
 800fc08:	4413      	add	r3, r2
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800fc0e:	7dfb      	ldrb	r3, [r7, #23]
 800fc10:	2b20      	cmp	r3, #32
 800fc12:	d041      	beq.n	800fc98 <get_fileinfo+0x15c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800fc14:	7dfb      	ldrb	r3, [r7, #23]
 800fc16:	2b05      	cmp	r3, #5
 800fc18:	d101      	bne.n	800fc1e <get_fileinfo+0xe2>
 800fc1a:	23e5      	movs	r3, #229	@ 0xe5
 800fc1c:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800fc1e:	69fb      	ldr	r3, [r7, #28]
 800fc20:	2b09      	cmp	r3, #9
 800fc22:	d10f      	bne.n	800fc44 <get_fileinfo+0x108>
			if (!lfv) fno->fname[j] = '.';
 800fc24:	89bb      	ldrh	r3, [r7, #12]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d105      	bne.n	800fc36 <get_fileinfo+0xfa>
 800fc2a:	683a      	ldr	r2, [r7, #0]
 800fc2c:	69bb      	ldr	r3, [r7, #24]
 800fc2e:	4413      	add	r3, r2
 800fc30:	3316      	adds	r3, #22
 800fc32:	222e      	movs	r2, #46	@ 0x2e
 800fc34:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800fc36:	69bb      	ldr	r3, [r7, #24]
 800fc38:	1c5a      	adds	r2, r3, #1
 800fc3a:	61ba      	str	r2, [r7, #24]
 800fc3c:	683a      	ldr	r2, [r7, #0]
 800fc3e:	4413      	add	r3, r2
 800fc40:	222e      	movs	r2, #46	@ 0x2e
 800fc42:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800fc44:	683a      	ldr	r2, [r7, #0]
 800fc46:	69bb      	ldr	r3, [r7, #24]
 800fc48:	4413      	add	r3, r2
 800fc4a:	3309      	adds	r3, #9
 800fc4c:	7dfa      	ldrb	r2, [r7, #23]
 800fc4e:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800fc50:	89bb      	ldrh	r3, [r7, #12]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d11c      	bne.n	800fc90 <get_fileinfo+0x154>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800fc56:	7dfb      	ldrb	r3, [r7, #23]
 800fc58:	2b40      	cmp	r3, #64	@ 0x40
 800fc5a:	d913      	bls.n	800fc84 <get_fileinfo+0x148>
 800fc5c:	7dfb      	ldrb	r3, [r7, #23]
 800fc5e:	2b5a      	cmp	r3, #90	@ 0x5a
 800fc60:	d810      	bhi.n	800fc84 <get_fileinfo+0x148>
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	6a1b      	ldr	r3, [r3, #32]
 800fc66:	330c      	adds	r3, #12
 800fc68:	781b      	ldrb	r3, [r3, #0]
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	69fb      	ldr	r3, [r7, #28]
 800fc6e:	2b08      	cmp	r3, #8
 800fc70:	d901      	bls.n	800fc76 <get_fileinfo+0x13a>
 800fc72:	2310      	movs	r3, #16
 800fc74:	e000      	b.n	800fc78 <get_fileinfo+0x13c>
 800fc76:	2308      	movs	r3, #8
 800fc78:	4013      	ands	r3, r2
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d002      	beq.n	800fc84 <get_fileinfo+0x148>
				c += 0x20;			/* To lower */
 800fc7e:	7dfb      	ldrb	r3, [r7, #23]
 800fc80:	3320      	adds	r3, #32
 800fc82:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800fc84:	683a      	ldr	r2, [r7, #0]
 800fc86:	69bb      	ldr	r3, [r7, #24]
 800fc88:	4413      	add	r3, r2
 800fc8a:	3316      	adds	r3, #22
 800fc8c:	7dfa      	ldrb	r2, [r7, #23]
 800fc8e:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800fc90:	69bb      	ldr	r3, [r7, #24]
 800fc92:	3301      	adds	r3, #1
 800fc94:	61bb      	str	r3, [r7, #24]
 800fc96:	e000      	b.n	800fc9a <get_fileinfo+0x15e>
		if (c == ' ') continue;				/* Skip padding spaces */
 800fc98:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800fc9a:	69fb      	ldr	r3, [r7, #28]
 800fc9c:	2b0a      	cmp	r3, #10
 800fc9e:	d9ae      	bls.n	800fbfe <get_fileinfo+0xc2>
	}
	if (!lfv) {
 800fca0:	89bb      	ldrh	r3, [r7, #12]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d10d      	bne.n	800fcc2 <get_fileinfo+0x186>
		fno->fname[j] = 0;
 800fca6:	683a      	ldr	r2, [r7, #0]
 800fca8:	69bb      	ldr	r3, [r7, #24]
 800fcaa:	4413      	add	r3, r2
 800fcac:	3316      	adds	r3, #22
 800fcae:	2200      	movs	r2, #0
 800fcb0:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	6a1b      	ldr	r3, [r3, #32]
 800fcb6:	330c      	adds	r3, #12
 800fcb8:	781b      	ldrb	r3, [r3, #0]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d101      	bne.n	800fcc2 <get_fileinfo+0x186>
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800fcc2:	683a      	ldr	r2, [r7, #0]
 800fcc4:	69bb      	ldr	r3, [r7, #24]
 800fcc6:	4413      	add	r3, r2
 800fcc8:	3309      	adds	r3, #9
 800fcca:	2200      	movs	r2, #0
 800fccc:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	6a1b      	ldr	r3, [r3, #32]
 800fcd2:	7ada      	ldrb	r2, [r3, #11]
 800fcd4:	683b      	ldr	r3, [r7, #0]
 800fcd6:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	6a1b      	ldr	r3, [r3, #32]
 800fcdc:	331c      	adds	r3, #28
 800fcde:	4618      	mov	r0, r3
 800fce0:	f7fe fabf 	bl	800e262 <ld_dword>
 800fce4:	4602      	mov	r2, r0
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6a1b      	ldr	r3, [r3, #32]
 800fcee:	3316      	adds	r3, #22
 800fcf0:	4618      	mov	r0, r3
 800fcf2:	f7fe fab6 	bl	800e262 <ld_dword>
 800fcf6:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	b29a      	uxth	r2, r3
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	80da      	strh	r2, [r3, #6]
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	0c1b      	lsrs	r3, r3, #16
 800fd04:	b29a      	uxth	r2, r3
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	809a      	strh	r2, [r3, #4]
 800fd0a:	e000      	b.n	800fd0e <get_fileinfo+0x1d2>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800fd0c:	bf00      	nop
}
 800fd0e:	3720      	adds	r7, #32
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}

0800fd14 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b08a      	sub	sp, #40	@ 0x28
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
 800fd1c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800fd1e:	683b      	ldr	r3, [r7, #0]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	613b      	str	r3, [r7, #16]
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	68db      	ldr	r3, [r3, #12]
 800fd2a:	60fb      	str	r3, [r7, #12]
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	617b      	str	r3, [r7, #20]
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800fd34:	69bb      	ldr	r3, [r7, #24]
 800fd36:	1c5a      	adds	r2, r3, #1
 800fd38:	61ba      	str	r2, [r7, #24]
 800fd3a:	693a      	ldr	r2, [r7, #16]
 800fd3c:	4413      	add	r3, r2
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800fd42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd44:	2b1f      	cmp	r3, #31
 800fd46:	d96a      	bls.n	800fe1e <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800fd48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd4a:	2b2f      	cmp	r3, #47	@ 0x2f
 800fd4c:	d006      	beq.n	800fd5c <create_name+0x48>
 800fd4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd50:	2b5c      	cmp	r3, #92	@ 0x5c
 800fd52:	d110      	bne.n	800fd76 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fd54:	e002      	b.n	800fd5c <create_name+0x48>
 800fd56:	69bb      	ldr	r3, [r7, #24]
 800fd58:	3301      	adds	r3, #1
 800fd5a:	61bb      	str	r3, [r7, #24]
 800fd5c:	693a      	ldr	r2, [r7, #16]
 800fd5e:	69bb      	ldr	r3, [r7, #24]
 800fd60:	4413      	add	r3, r2
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	2b2f      	cmp	r3, #47	@ 0x2f
 800fd66:	d0f6      	beq.n	800fd56 <create_name+0x42>
 800fd68:	693a      	ldr	r2, [r7, #16]
 800fd6a:	69bb      	ldr	r3, [r7, #24]
 800fd6c:	4413      	add	r3, r2
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	2b5c      	cmp	r3, #92	@ 0x5c
 800fd72:	d0f0      	beq.n	800fd56 <create_name+0x42>
			break;
 800fd74:	e054      	b.n	800fe20 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800fd76:	697b      	ldr	r3, [r7, #20]
 800fd78:	2bfe      	cmp	r3, #254	@ 0xfe
 800fd7a:	d901      	bls.n	800fd80 <create_name+0x6c>
 800fd7c:	2306      	movs	r3, #6
 800fd7e:	e1bf      	b.n	8010100 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800fd80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd82:	b2db      	uxtb	r3, r3
 800fd84:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800fd86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd88:	b2db      	uxtb	r3, r3
 800fd8a:	2b80      	cmp	r3, #128	@ 0x80
 800fd8c:	d925      	bls.n	800fdda <create_name+0xc6>
 800fd8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd90:	b2db      	uxtb	r3, r3
 800fd92:	2bff      	cmp	r3, #255	@ 0xff
 800fd94:	d021      	beq.n	800fdda <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800fd96:	69bb      	ldr	r3, [r7, #24]
 800fd98:	1c5a      	adds	r2, r3, #1
 800fd9a:	61ba      	str	r2, [r7, #24]
 800fd9c:	693a      	ldr	r2, [r7, #16]
 800fd9e:	4413      	add	r3, r2
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800fda6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fda8:	021b      	lsls	r3, r3, #8
 800fdaa:	b29a      	uxth	r2, r3
 800fdac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	4413      	add	r3, r2
 800fdb4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800fdb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdba:	2b3f      	cmp	r3, #63	@ 0x3f
 800fdbc:	d903      	bls.n	800fdc6 <create_name+0xb2>
 800fdbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdc2:	2b7e      	cmp	r3, #126	@ 0x7e
 800fdc4:	d909      	bls.n	800fdda <create_name+0xc6>
 800fdc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	da03      	bge.n	800fdd6 <create_name+0xc2>
 800fdce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdd2:	2bff      	cmp	r3, #255	@ 0xff
 800fdd4:	d101      	bne.n	800fdda <create_name+0xc6>
 800fdd6:	2306      	movs	r3, #6
 800fdd8:	e192      	b.n	8010100 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800fdda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fddc:	2101      	movs	r1, #1
 800fdde:	4618      	mov	r0, r3
 800fde0:	f002 f822 	bl	8011e28 <ff_convert>
 800fde4:	4603      	mov	r3, r0
 800fde6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800fde8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d101      	bne.n	800fdf2 <create_name+0xde>
 800fdee:	2306      	movs	r3, #6
 800fdf0:	e186      	b.n	8010100 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800fdf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fdf4:	2b7f      	cmp	r3, #127	@ 0x7f
 800fdf6:	d809      	bhi.n	800fe0c <create_name+0xf8>
 800fdf8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fdfa:	4619      	mov	r1, r3
 800fdfc:	489a      	ldr	r0, [pc, #616]	@ (8010068 <create_name+0x354>)
 800fdfe:	f7fe fafd 	bl	800e3fc <chk_chr>
 800fe02:	4603      	mov	r3, r0
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d001      	beq.n	800fe0c <create_name+0xf8>
 800fe08:	2306      	movs	r3, #6
 800fe0a:	e179      	b.n	8010100 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800fe0c:	697b      	ldr	r3, [r7, #20]
 800fe0e:	1c5a      	adds	r2, r3, #1
 800fe10:	617a      	str	r2, [r7, #20]
 800fe12:	005b      	lsls	r3, r3, #1
 800fe14:	68fa      	ldr	r2, [r7, #12]
 800fe16:	4413      	add	r3, r2
 800fe18:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800fe1a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800fe1c:	e78a      	b.n	800fd34 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800fe1e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800fe20:	693a      	ldr	r2, [r7, #16]
 800fe22:	69bb      	ldr	r3, [r7, #24]
 800fe24:	441a      	add	r2, r3
 800fe26:	683b      	ldr	r3, [r7, #0]
 800fe28:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fe2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fe2c:	2b1f      	cmp	r3, #31
 800fe2e:	d801      	bhi.n	800fe34 <create_name+0x120>
 800fe30:	2304      	movs	r3, #4
 800fe32:	e000      	b.n	800fe36 <create_name+0x122>
 800fe34:	2300      	movs	r3, #0
 800fe36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800fe3a:	e011      	b.n	800fe60 <create_name+0x14c>
		w = lfn[di - 1];
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800fe42:	3b01      	subs	r3, #1
 800fe44:	005b      	lsls	r3, r3, #1
 800fe46:	68fa      	ldr	r2, [r7, #12]
 800fe48:	4413      	add	r3, r2
 800fe4a:	881b      	ldrh	r3, [r3, #0]
 800fe4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800fe4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fe50:	2b20      	cmp	r3, #32
 800fe52:	d002      	beq.n	800fe5a <create_name+0x146>
 800fe54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fe56:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe58:	d106      	bne.n	800fe68 <create_name+0x154>
		di--;
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	3b01      	subs	r3, #1
 800fe5e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d1ea      	bne.n	800fe3c <create_name+0x128>
 800fe66:	e000      	b.n	800fe6a <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800fe68:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	005b      	lsls	r3, r3, #1
 800fe6e:	68fa      	ldr	r2, [r7, #12]
 800fe70:	4413      	add	r3, r2
 800fe72:	2200      	movs	r2, #0
 800fe74:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800fe76:	697b      	ldr	r3, [r7, #20]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d101      	bne.n	800fe80 <create_name+0x16c>
 800fe7c:	2306      	movs	r3, #6
 800fe7e:	e13f      	b.n	8010100 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	3324      	adds	r3, #36	@ 0x24
 800fe84:	220b      	movs	r2, #11
 800fe86:	2120      	movs	r1, #32
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f7fe fa75 	bl	800e378 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800fe8e:	2300      	movs	r3, #0
 800fe90:	61bb      	str	r3, [r7, #24]
 800fe92:	e002      	b.n	800fe9a <create_name+0x186>
 800fe94:	69bb      	ldr	r3, [r7, #24]
 800fe96:	3301      	adds	r3, #1
 800fe98:	61bb      	str	r3, [r7, #24]
 800fe9a:	69bb      	ldr	r3, [r7, #24]
 800fe9c:	005b      	lsls	r3, r3, #1
 800fe9e:	68fa      	ldr	r2, [r7, #12]
 800fea0:	4413      	add	r3, r2
 800fea2:	881b      	ldrh	r3, [r3, #0]
 800fea4:	2b20      	cmp	r3, #32
 800fea6:	d0f5      	beq.n	800fe94 <create_name+0x180>
 800fea8:	69bb      	ldr	r3, [r7, #24]
 800feaa:	005b      	lsls	r3, r3, #1
 800feac:	68fa      	ldr	r2, [r7, #12]
 800feae:	4413      	add	r3, r2
 800feb0:	881b      	ldrh	r3, [r3, #0]
 800feb2:	2b2e      	cmp	r3, #46	@ 0x2e
 800feb4:	d0ee      	beq.n	800fe94 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800feb6:	69bb      	ldr	r3, [r7, #24]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d009      	beq.n	800fed0 <create_name+0x1bc>
 800febc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800fec0:	f043 0303 	orr.w	r3, r3, #3
 800fec4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800fec8:	e002      	b.n	800fed0 <create_name+0x1bc>
 800feca:	697b      	ldr	r3, [r7, #20]
 800fecc:	3b01      	subs	r3, #1
 800fece:	617b      	str	r3, [r7, #20]
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d009      	beq.n	800feea <create_name+0x1d6>
 800fed6:	697b      	ldr	r3, [r7, #20]
 800fed8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800fedc:	3b01      	subs	r3, #1
 800fede:	005b      	lsls	r3, r3, #1
 800fee0:	68fa      	ldr	r2, [r7, #12]
 800fee2:	4413      	add	r3, r2
 800fee4:	881b      	ldrh	r3, [r3, #0]
 800fee6:	2b2e      	cmp	r3, #46	@ 0x2e
 800fee8:	d1ef      	bne.n	800feca <create_name+0x1b6>

	i = b = 0; ni = 8;
 800feea:	2300      	movs	r3, #0
 800feec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fef0:	2300      	movs	r3, #0
 800fef2:	623b      	str	r3, [r7, #32]
 800fef4:	2308      	movs	r3, #8
 800fef6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800fef8:	69bb      	ldr	r3, [r7, #24]
 800fefa:	1c5a      	adds	r2, r3, #1
 800fefc:	61ba      	str	r2, [r7, #24]
 800fefe:	005b      	lsls	r3, r3, #1
 800ff00:	68fa      	ldr	r2, [r7, #12]
 800ff02:	4413      	add	r3, r2
 800ff04:	881b      	ldrh	r3, [r3, #0]
 800ff06:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ff08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	f000 80aa 	beq.w	8010064 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ff10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ff12:	2b20      	cmp	r3, #32
 800ff14:	d006      	beq.n	800ff24 <create_name+0x210>
 800ff16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ff18:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff1a:	d10a      	bne.n	800ff32 <create_name+0x21e>
 800ff1c:	69ba      	ldr	r2, [r7, #24]
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	429a      	cmp	r2, r3
 800ff22:	d006      	beq.n	800ff32 <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800ff24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ff28:	f043 0303 	orr.w	r3, r3, #3
 800ff2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ff30:	e097      	b.n	8010062 <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ff32:	6a3a      	ldr	r2, [r7, #32]
 800ff34:	69fb      	ldr	r3, [r7, #28]
 800ff36:	429a      	cmp	r2, r3
 800ff38:	d203      	bcs.n	800ff42 <create_name+0x22e>
 800ff3a:	69ba      	ldr	r2, [r7, #24]
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	429a      	cmp	r2, r3
 800ff40:	d123      	bne.n	800ff8a <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800ff42:	69fb      	ldr	r3, [r7, #28]
 800ff44:	2b0b      	cmp	r3, #11
 800ff46:	d106      	bne.n	800ff56 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800ff48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ff4c:	f043 0303 	orr.w	r3, r3, #3
 800ff50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ff54:	e08d      	b.n	8010072 <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ff56:	69ba      	ldr	r2, [r7, #24]
 800ff58:	697b      	ldr	r3, [r7, #20]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	d005      	beq.n	800ff6a <create_name+0x256>
 800ff5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ff62:	f043 0303 	orr.w	r3, r3, #3
 800ff66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800ff6a:	69ba      	ldr	r2, [r7, #24]
 800ff6c:	697b      	ldr	r3, [r7, #20]
 800ff6e:	429a      	cmp	r2, r3
 800ff70:	d87e      	bhi.n	8010070 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	61bb      	str	r3, [r7, #24]
 800ff76:	2308      	movs	r3, #8
 800ff78:	623b      	str	r3, [r7, #32]
 800ff7a:	230b      	movs	r3, #11
 800ff7c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ff7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff82:	009b      	lsls	r3, r3, #2
 800ff84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ff88:	e06b      	b.n	8010062 <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ff8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ff8c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ff8e:	d910      	bls.n	800ffb2 <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800ff90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ff92:	4618      	mov	r0, r3
 800ff94:	f001 ffa6 	bl	8011ee4 <ff_wtoupper>
 800ff98:	4603      	mov	r3, r0
 800ff9a:	2100      	movs	r1, #0
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	f001 ff43 	bl	8011e28 <ff_convert>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800ffa6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ffaa:	f043 0302 	orr.w	r3, r3, #2
 800ffae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800ffb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ffb4:	2bff      	cmp	r3, #255	@ 0xff
 800ffb6:	d91a      	bls.n	800ffee <create_name+0x2da>
			if (i >= ni - 1) {
 800ffb8:	69fb      	ldr	r3, [r7, #28]
 800ffba:	3b01      	subs	r3, #1
 800ffbc:	6a3a      	ldr	r2, [r7, #32]
 800ffbe:	429a      	cmp	r2, r3
 800ffc0:	d308      	bcc.n	800ffd4 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800ffc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ffc6:	f043 0303 	orr.w	r3, r3, #3
 800ffca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ffce:	69fb      	ldr	r3, [r7, #28]
 800ffd0:	623b      	str	r3, [r7, #32]
 800ffd2:	e046      	b.n	8010062 <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800ffd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ffd6:	0a1b      	lsrs	r3, r3, #8
 800ffd8:	b299      	uxth	r1, r3
 800ffda:	6a3b      	ldr	r3, [r7, #32]
 800ffdc:	1c5a      	adds	r2, r3, #1
 800ffde:	623a      	str	r2, [r7, #32]
 800ffe0:	b2c9      	uxtb	r1, r1
 800ffe2:	687a      	ldr	r2, [r7, #4]
 800ffe4:	4413      	add	r3, r2
 800ffe6:	460a      	mov	r2, r1
 800ffe8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ffec:	e02f      	b.n	801004e <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800ffee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d007      	beq.n	8010004 <create_name+0x2f0>
 800fff4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fff6:	4619      	mov	r1, r3
 800fff8:	481c      	ldr	r0, [pc, #112]	@ (801006c <create_name+0x358>)
 800fffa:	f7fe f9ff 	bl	800e3fc <chk_chr>
 800fffe:	4603      	mov	r3, r0
 8010000:	2b00      	cmp	r3, #0
 8010002:	d008      	beq.n	8010016 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8010004:	235f      	movs	r3, #95	@ 0x5f
 8010006:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8010008:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801000c:	f043 0303 	orr.w	r3, r3, #3
 8010010:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010014:	e01b      	b.n	801004e <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8010016:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010018:	2b40      	cmp	r3, #64	@ 0x40
 801001a:	d909      	bls.n	8010030 <create_name+0x31c>
 801001c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801001e:	2b5a      	cmp	r3, #90	@ 0x5a
 8010020:	d806      	bhi.n	8010030 <create_name+0x31c>
					b |= 2;
 8010022:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010026:	f043 0302 	orr.w	r3, r3, #2
 801002a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801002e:	e00e      	b.n	801004e <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8010030:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010032:	2b60      	cmp	r3, #96	@ 0x60
 8010034:	d90b      	bls.n	801004e <create_name+0x33a>
 8010036:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010038:	2b7a      	cmp	r3, #122	@ 0x7a
 801003a:	d808      	bhi.n	801004e <create_name+0x33a>
						b |= 1; w -= 0x20;
 801003c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010040:	f043 0301 	orr.w	r3, r3, #1
 8010044:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010048:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801004a:	3b20      	subs	r3, #32
 801004c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801004e:	6a3b      	ldr	r3, [r7, #32]
 8010050:	1c5a      	adds	r2, r3, #1
 8010052:	623a      	str	r2, [r7, #32]
 8010054:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010056:	b2d1      	uxtb	r1, r2
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	4413      	add	r3, r2
 801005c:	460a      	mov	r2, r1
 801005e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8010062:	e749      	b.n	800fef8 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 8010064:	bf00      	nop
 8010066:	e004      	b.n	8010072 <create_name+0x35e>
 8010068:	0801b260 	.word	0x0801b260
 801006c:	0801b26c 	.word	0x0801b26c
			if (si > di) break;			/* No extension */
 8010070:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8010078:	2be5      	cmp	r3, #229	@ 0xe5
 801007a:	d103      	bne.n	8010084 <create_name+0x370>
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	2205      	movs	r2, #5
 8010080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8010084:	69fb      	ldr	r3, [r7, #28]
 8010086:	2b08      	cmp	r3, #8
 8010088:	d104      	bne.n	8010094 <create_name+0x380>
 801008a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801008e:	009b      	lsls	r3, r3, #2
 8010090:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8010094:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010098:	f003 030c 	and.w	r3, r3, #12
 801009c:	2b0c      	cmp	r3, #12
 801009e:	d005      	beq.n	80100ac <create_name+0x398>
 80100a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100a4:	f003 0303 	and.w	r3, r3, #3
 80100a8:	2b03      	cmp	r3, #3
 80100aa:	d105      	bne.n	80100b8 <create_name+0x3a4>
 80100ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80100b0:	f043 0302 	orr.w	r3, r3, #2
 80100b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80100b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80100bc:	f003 0302 	and.w	r3, r3, #2
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d117      	bne.n	80100f4 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80100c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100c8:	f003 0303 	and.w	r3, r3, #3
 80100cc:	2b01      	cmp	r3, #1
 80100ce:	d105      	bne.n	80100dc <create_name+0x3c8>
 80100d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80100d4:	f043 0310 	orr.w	r3, r3, #16
 80100d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80100dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100e0:	f003 030c 	and.w	r3, r3, #12
 80100e4:	2b04      	cmp	r3, #4
 80100e6:	d105      	bne.n	80100f4 <create_name+0x3e0>
 80100e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80100ec:	f043 0308 	orr.w	r3, r3, #8
 80100f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80100fa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80100fe:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8010100:	4618      	mov	r0, r3
 8010102:	3728      	adds	r7, #40	@ 0x28
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}

08010108 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b086      	sub	sp, #24
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
 8010110:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801011c:	e002      	b.n	8010124 <follow_path+0x1c>
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	3301      	adds	r3, #1
 8010122:	603b      	str	r3, [r7, #0]
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	781b      	ldrb	r3, [r3, #0]
 8010128:	2b2f      	cmp	r3, #47	@ 0x2f
 801012a:	d0f8      	beq.n	801011e <follow_path+0x16>
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	781b      	ldrb	r3, [r3, #0]
 8010130:	2b5c      	cmp	r3, #92	@ 0x5c
 8010132:	d0f4      	beq.n	801011e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	2200      	movs	r2, #0
 8010138:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	781b      	ldrb	r3, [r3, #0]
 801013e:	2b1f      	cmp	r3, #31
 8010140:	d80a      	bhi.n	8010158 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	2280      	movs	r2, #128	@ 0x80
 8010146:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801014a:	2100      	movs	r1, #0
 801014c:	6878      	ldr	r0, [r7, #4]
 801014e:	f7fe fece 	bl	800eeee <dir_sdi>
 8010152:	4603      	mov	r3, r0
 8010154:	75fb      	strb	r3, [r7, #23]
 8010156:	e043      	b.n	80101e0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010158:	463b      	mov	r3, r7
 801015a:	4619      	mov	r1, r3
 801015c:	6878      	ldr	r0, [r7, #4]
 801015e:	f7ff fdd9 	bl	800fd14 <create_name>
 8010162:	4603      	mov	r3, r0
 8010164:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010166:	7dfb      	ldrb	r3, [r7, #23]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d134      	bne.n	80101d6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801016c:	6878      	ldr	r0, [r7, #4]
 801016e:	f7ff fb2d 	bl	800f7cc <dir_find>
 8010172:	4603      	mov	r3, r0
 8010174:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801017c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801017e:	7dfb      	ldrb	r3, [r7, #23]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d00a      	beq.n	801019a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010184:	7dfb      	ldrb	r3, [r7, #23]
 8010186:	2b04      	cmp	r3, #4
 8010188:	d127      	bne.n	80101da <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801018a:	7afb      	ldrb	r3, [r7, #11]
 801018c:	f003 0304 	and.w	r3, r3, #4
 8010190:	2b00      	cmp	r3, #0
 8010192:	d122      	bne.n	80101da <follow_path+0xd2>
 8010194:	2305      	movs	r3, #5
 8010196:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010198:	e01f      	b.n	80101da <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801019a:	7afb      	ldrb	r3, [r7, #11]
 801019c:	f003 0304 	and.w	r3, r3, #4
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d11c      	bne.n	80101de <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	799b      	ldrb	r3, [r3, #6]
 80101a8:	f003 0310 	and.w	r3, r3, #16
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d102      	bne.n	80101b6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80101b0:	2305      	movs	r3, #5
 80101b2:	75fb      	strb	r3, [r7, #23]
 80101b4:	e014      	b.n	80101e0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	695b      	ldr	r3, [r3, #20]
 80101c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101c4:	4413      	add	r3, r2
 80101c6:	4619      	mov	r1, r3
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f7ff f817 	bl	800f1fc <ld_clust>
 80101ce:	4602      	mov	r2, r0
 80101d0:	693b      	ldr	r3, [r7, #16]
 80101d2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80101d4:	e7c0      	b.n	8010158 <follow_path+0x50>
			if (res != FR_OK) break;
 80101d6:	bf00      	nop
 80101d8:	e002      	b.n	80101e0 <follow_path+0xd8>
				break;
 80101da:	bf00      	nop
 80101dc:	e000      	b.n	80101e0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80101de:	bf00      	nop
			}
		}
	}

	return res;
 80101e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80101e2:	4618      	mov	r0, r3
 80101e4:	3718      	adds	r7, #24
 80101e6:	46bd      	mov	sp, r7
 80101e8:	bd80      	pop	{r7, pc}

080101ea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80101ea:	b480      	push	{r7}
 80101ec:	b087      	sub	sp, #28
 80101ee:	af00      	add	r7, sp, #0
 80101f0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80101f2:	f04f 33ff 	mov.w	r3, #4294967295
 80101f6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d031      	beq.n	8010264 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	617b      	str	r3, [r7, #20]
 8010206:	e002      	b.n	801020e <get_ldnumber+0x24>
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	3301      	adds	r3, #1
 801020c:	617b      	str	r3, [r7, #20]
 801020e:	697b      	ldr	r3, [r7, #20]
 8010210:	781b      	ldrb	r3, [r3, #0]
 8010212:	2b1f      	cmp	r3, #31
 8010214:	d903      	bls.n	801021e <get_ldnumber+0x34>
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	781b      	ldrb	r3, [r3, #0]
 801021a:	2b3a      	cmp	r3, #58	@ 0x3a
 801021c:	d1f4      	bne.n	8010208 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	781b      	ldrb	r3, [r3, #0]
 8010222:	2b3a      	cmp	r3, #58	@ 0x3a
 8010224:	d11c      	bne.n	8010260 <get_ldnumber+0x76>
			tp = *path;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	1c5a      	adds	r2, r3, #1
 8010230:	60fa      	str	r2, [r7, #12]
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	3b30      	subs	r3, #48	@ 0x30
 8010236:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010238:	68bb      	ldr	r3, [r7, #8]
 801023a:	2b09      	cmp	r3, #9
 801023c:	d80e      	bhi.n	801025c <get_ldnumber+0x72>
 801023e:	68fa      	ldr	r2, [r7, #12]
 8010240:	697b      	ldr	r3, [r7, #20]
 8010242:	429a      	cmp	r2, r3
 8010244:	d10a      	bne.n	801025c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010246:	68bb      	ldr	r3, [r7, #8]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d107      	bne.n	801025c <get_ldnumber+0x72>
					vol = (int)i;
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	3301      	adds	r3, #1
 8010254:	617b      	str	r3, [r7, #20]
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	697a      	ldr	r2, [r7, #20]
 801025a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801025c:	693b      	ldr	r3, [r7, #16]
 801025e:	e002      	b.n	8010266 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010260:	2300      	movs	r3, #0
 8010262:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010264:	693b      	ldr	r3, [r7, #16]
}
 8010266:	4618      	mov	r0, r3
 8010268:	371c      	adds	r7, #28
 801026a:	46bd      	mov	sp, r7
 801026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010270:	4770      	bx	lr
	...

08010274 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b082      	sub	sp, #8
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2200      	movs	r2, #0
 8010282:	70da      	strb	r2, [r3, #3]
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f04f 32ff 	mov.w	r2, #4294967295
 801028a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801028c:	6839      	ldr	r1, [r7, #0]
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f7fe fab0 	bl	800e7f4 <move_window>
 8010294:	4603      	mov	r3, r0
 8010296:	2b00      	cmp	r3, #0
 8010298:	d001      	beq.n	801029e <check_fs+0x2a>
 801029a:	2304      	movs	r3, #4
 801029c:	e038      	b.n	8010310 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	3338      	adds	r3, #56	@ 0x38
 80102a2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80102a6:	4618      	mov	r0, r3
 80102a8:	f7fd ffc2 	bl	800e230 <ld_word>
 80102ac:	4603      	mov	r3, r0
 80102ae:	461a      	mov	r2, r3
 80102b0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80102b4:	429a      	cmp	r2, r3
 80102b6:	d001      	beq.n	80102bc <check_fs+0x48>
 80102b8:	2303      	movs	r3, #3
 80102ba:	e029      	b.n	8010310 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80102c2:	2be9      	cmp	r3, #233	@ 0xe9
 80102c4:	d009      	beq.n	80102da <check_fs+0x66>
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80102cc:	2beb      	cmp	r3, #235	@ 0xeb
 80102ce:	d11e      	bne.n	801030e <check_fs+0x9a>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80102d6:	2b90      	cmp	r3, #144	@ 0x90
 80102d8:	d119      	bne.n	801030e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	3338      	adds	r3, #56	@ 0x38
 80102de:	3336      	adds	r3, #54	@ 0x36
 80102e0:	4618      	mov	r0, r3
 80102e2:	f7fd ffbe 	bl	800e262 <ld_dword>
 80102e6:	4603      	mov	r3, r0
 80102e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80102ec:	4a0a      	ldr	r2, [pc, #40]	@ (8010318 <check_fs+0xa4>)
 80102ee:	4293      	cmp	r3, r2
 80102f0:	d101      	bne.n	80102f6 <check_fs+0x82>
 80102f2:	2300      	movs	r3, #0
 80102f4:	e00c      	b.n	8010310 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	3338      	adds	r3, #56	@ 0x38
 80102fa:	3352      	adds	r3, #82	@ 0x52
 80102fc:	4618      	mov	r0, r3
 80102fe:	f7fd ffb0 	bl	800e262 <ld_dword>
 8010302:	4603      	mov	r3, r0
 8010304:	4a05      	ldr	r2, [pc, #20]	@ (801031c <check_fs+0xa8>)
 8010306:	4293      	cmp	r3, r2
 8010308:	d101      	bne.n	801030e <check_fs+0x9a>
 801030a:	2300      	movs	r3, #0
 801030c:	e000      	b.n	8010310 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801030e:	2302      	movs	r3, #2
}
 8010310:	4618      	mov	r0, r3
 8010312:	3708      	adds	r7, #8
 8010314:	46bd      	mov	sp, r7
 8010316:	bd80      	pop	{r7, pc}
 8010318:	00544146 	.word	0x00544146
 801031c:	33544146 	.word	0x33544146

08010320 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b096      	sub	sp, #88	@ 0x58
 8010324:	af00      	add	r7, sp, #0
 8010326:	60f8      	str	r0, [r7, #12]
 8010328:	60b9      	str	r1, [r7, #8]
 801032a:	4613      	mov	r3, r2
 801032c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801032e:	68bb      	ldr	r3, [r7, #8]
 8010330:	2200      	movs	r2, #0
 8010332:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010334:	68f8      	ldr	r0, [r7, #12]
 8010336:	f7ff ff58 	bl	80101ea <get_ldnumber>
 801033a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801033c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801033e:	2b00      	cmp	r3, #0
 8010340:	da01      	bge.n	8010346 <find_volume+0x26>
 8010342:	230b      	movs	r3, #11
 8010344:	e235      	b.n	80107b2 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010346:	4aa5      	ldr	r2, [pc, #660]	@ (80105dc <find_volume+0x2bc>)
 8010348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801034a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801034e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010352:	2b00      	cmp	r3, #0
 8010354:	d101      	bne.n	801035a <find_volume+0x3a>
 8010356:	230c      	movs	r3, #12
 8010358:	e22b      	b.n	80107b2 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 801035a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801035c:	f7fe f869 	bl	800e432 <lock_fs>
 8010360:	4603      	mov	r3, r0
 8010362:	2b00      	cmp	r3, #0
 8010364:	d101      	bne.n	801036a <find_volume+0x4a>
 8010366:	230f      	movs	r3, #15
 8010368:	e223      	b.n	80107b2 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801036e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010370:	79fb      	ldrb	r3, [r7, #7]
 8010372:	f023 0301 	bic.w	r3, r3, #1
 8010376:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801037a:	781b      	ldrb	r3, [r3, #0]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d01a      	beq.n	80103b6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8010380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010382:	785b      	ldrb	r3, [r3, #1]
 8010384:	4618      	mov	r0, r3
 8010386:	f7fd feb3 	bl	800e0f0 <disk_status>
 801038a:	4603      	mov	r3, r0
 801038c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010390:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010394:	f003 0301 	and.w	r3, r3, #1
 8010398:	2b00      	cmp	r3, #0
 801039a:	d10c      	bne.n	80103b6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801039c:	79fb      	ldrb	r3, [r7, #7]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d007      	beq.n	80103b2 <find_volume+0x92>
 80103a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80103a6:	f003 0304 	and.w	r3, r3, #4
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d001      	beq.n	80103b2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80103ae:	230a      	movs	r3, #10
 80103b0:	e1ff      	b.n	80107b2 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 80103b2:	2300      	movs	r3, #0
 80103b4:	e1fd      	b.n	80107b2 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80103b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103b8:	2200      	movs	r2, #0
 80103ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80103bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103be:	b2da      	uxtb	r2, r3
 80103c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80103c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c6:	785b      	ldrb	r3, [r3, #1]
 80103c8:	4618      	mov	r0, r3
 80103ca:	f7fd feab 	bl	800e124 <disk_initialize>
 80103ce:	4603      	mov	r3, r0
 80103d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80103d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80103d8:	f003 0301 	and.w	r3, r3, #1
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d001      	beq.n	80103e4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80103e0:	2303      	movs	r3, #3
 80103e2:	e1e6      	b.n	80107b2 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80103e4:	79fb      	ldrb	r3, [r7, #7]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d007      	beq.n	80103fa <find_volume+0xda>
 80103ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80103ee:	f003 0304 	and.w	r3, r3, #4
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d001      	beq.n	80103fa <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80103f6:	230a      	movs	r3, #10
 80103f8:	e1db      	b.n	80107b2 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80103fa:	2300      	movs	r3, #0
 80103fc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80103fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010400:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010402:	f7ff ff37 	bl	8010274 <check_fs>
 8010406:	4603      	mov	r3, r0
 8010408:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801040c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010410:	2b02      	cmp	r3, #2
 8010412:	d149      	bne.n	80104a8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010414:	2300      	movs	r3, #0
 8010416:	643b      	str	r3, [r7, #64]	@ 0x40
 8010418:	e01e      	b.n	8010458 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801041a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801041c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8010420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010422:	011b      	lsls	r3, r3, #4
 8010424:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8010428:	4413      	add	r3, r2
 801042a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801042c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801042e:	3304      	adds	r3, #4
 8010430:	781b      	ldrb	r3, [r3, #0]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d006      	beq.n	8010444 <find_volume+0x124>
 8010436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010438:	3308      	adds	r3, #8
 801043a:	4618      	mov	r0, r3
 801043c:	f7fd ff11 	bl	800e262 <ld_dword>
 8010440:	4602      	mov	r2, r0
 8010442:	e000      	b.n	8010446 <find_volume+0x126>
 8010444:	2200      	movs	r2, #0
 8010446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010448:	009b      	lsls	r3, r3, #2
 801044a:	3358      	adds	r3, #88	@ 0x58
 801044c:	443b      	add	r3, r7
 801044e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010454:	3301      	adds	r3, #1
 8010456:	643b      	str	r3, [r7, #64]	@ 0x40
 8010458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801045a:	2b03      	cmp	r3, #3
 801045c:	d9dd      	bls.n	801041a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801045e:	2300      	movs	r3, #0
 8010460:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8010462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010464:	2b00      	cmp	r3, #0
 8010466:	d002      	beq.n	801046e <find_volume+0x14e>
 8010468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801046a:	3b01      	subs	r3, #1
 801046c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801046e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010470:	009b      	lsls	r3, r3, #2
 8010472:	3358      	adds	r3, #88	@ 0x58
 8010474:	443b      	add	r3, r7
 8010476:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801047a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801047c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801047e:	2b00      	cmp	r3, #0
 8010480:	d005      	beq.n	801048e <find_volume+0x16e>
 8010482:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010484:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010486:	f7ff fef5 	bl	8010274 <check_fs>
 801048a:	4603      	mov	r3, r0
 801048c:	e000      	b.n	8010490 <find_volume+0x170>
 801048e:	2303      	movs	r3, #3
 8010490:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010494:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010498:	2b01      	cmp	r3, #1
 801049a:	d905      	bls.n	80104a8 <find_volume+0x188>
 801049c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801049e:	3301      	adds	r3, #1
 80104a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80104a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80104a4:	2b03      	cmp	r3, #3
 80104a6:	d9e2      	bls.n	801046e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80104a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80104ac:	2b04      	cmp	r3, #4
 80104ae:	d101      	bne.n	80104b4 <find_volume+0x194>
 80104b0:	2301      	movs	r3, #1
 80104b2:	e17e      	b.n	80107b2 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80104b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80104b8:	2b01      	cmp	r3, #1
 80104ba:	d901      	bls.n	80104c0 <find_volume+0x1a0>
 80104bc:	230d      	movs	r3, #13
 80104be:	e178      	b.n	80107b2 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80104c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104c2:	3338      	adds	r3, #56	@ 0x38
 80104c4:	330b      	adds	r3, #11
 80104c6:	4618      	mov	r0, r3
 80104c8:	f7fd feb2 	bl	800e230 <ld_word>
 80104cc:	4603      	mov	r3, r0
 80104ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80104d2:	d001      	beq.n	80104d8 <find_volume+0x1b8>
 80104d4:	230d      	movs	r3, #13
 80104d6:	e16c      	b.n	80107b2 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80104d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104da:	3338      	adds	r3, #56	@ 0x38
 80104dc:	3316      	adds	r3, #22
 80104de:	4618      	mov	r0, r3
 80104e0:	f7fd fea6 	bl	800e230 <ld_word>
 80104e4:	4603      	mov	r3, r0
 80104e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80104e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d106      	bne.n	80104fc <find_volume+0x1dc>
 80104ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104f0:	3338      	adds	r3, #56	@ 0x38
 80104f2:	3324      	adds	r3, #36	@ 0x24
 80104f4:	4618      	mov	r0, r3
 80104f6:	f7fd feb4 	bl	800e262 <ld_dword>
 80104fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80104fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010500:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010504:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8010508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801050a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801050c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801050e:	789b      	ldrb	r3, [r3, #2]
 8010510:	2b01      	cmp	r3, #1
 8010512:	d005      	beq.n	8010520 <find_volume+0x200>
 8010514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010516:	789b      	ldrb	r3, [r3, #2]
 8010518:	2b02      	cmp	r3, #2
 801051a:	d001      	beq.n	8010520 <find_volume+0x200>
 801051c:	230d      	movs	r3, #13
 801051e:	e148      	b.n	80107b2 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010522:	789b      	ldrb	r3, [r3, #2]
 8010524:	461a      	mov	r2, r3
 8010526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010528:	fb02 f303 	mul.w	r3, r2, r3
 801052c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801052e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010530:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010534:	461a      	mov	r2, r3
 8010536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010538:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801053a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053c:	895b      	ldrh	r3, [r3, #10]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d008      	beq.n	8010554 <find_volume+0x234>
 8010542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010544:	895b      	ldrh	r3, [r3, #10]
 8010546:	461a      	mov	r2, r3
 8010548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801054a:	895b      	ldrh	r3, [r3, #10]
 801054c:	3b01      	subs	r3, #1
 801054e:	4013      	ands	r3, r2
 8010550:	2b00      	cmp	r3, #0
 8010552:	d001      	beq.n	8010558 <find_volume+0x238>
 8010554:	230d      	movs	r3, #13
 8010556:	e12c      	b.n	80107b2 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801055a:	3338      	adds	r3, #56	@ 0x38
 801055c:	3311      	adds	r3, #17
 801055e:	4618      	mov	r0, r3
 8010560:	f7fd fe66 	bl	800e230 <ld_word>
 8010564:	4603      	mov	r3, r0
 8010566:	461a      	mov	r2, r3
 8010568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801056a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801056c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801056e:	891b      	ldrh	r3, [r3, #8]
 8010570:	f003 030f 	and.w	r3, r3, #15
 8010574:	b29b      	uxth	r3, r3
 8010576:	2b00      	cmp	r3, #0
 8010578:	d001      	beq.n	801057e <find_volume+0x25e>
 801057a:	230d      	movs	r3, #13
 801057c:	e119      	b.n	80107b2 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801057e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010580:	3338      	adds	r3, #56	@ 0x38
 8010582:	3313      	adds	r3, #19
 8010584:	4618      	mov	r0, r3
 8010586:	f7fd fe53 	bl	800e230 <ld_word>
 801058a:	4603      	mov	r3, r0
 801058c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801058e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010590:	2b00      	cmp	r3, #0
 8010592:	d106      	bne.n	80105a2 <find_volume+0x282>
 8010594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010596:	3338      	adds	r3, #56	@ 0x38
 8010598:	3320      	adds	r3, #32
 801059a:	4618      	mov	r0, r3
 801059c:	f7fd fe61 	bl	800e262 <ld_dword>
 80105a0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80105a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a4:	3338      	adds	r3, #56	@ 0x38
 80105a6:	330e      	adds	r3, #14
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7fd fe41 	bl	800e230 <ld_word>
 80105ae:	4603      	mov	r3, r0
 80105b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80105b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d101      	bne.n	80105bc <find_volume+0x29c>
 80105b8:	230d      	movs	r3, #13
 80105ba:	e0fa      	b.n	80107b2 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80105bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80105be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105c0:	4413      	add	r3, r2
 80105c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80105c4:	8912      	ldrh	r2, [r2, #8]
 80105c6:	0912      	lsrs	r2, r2, #4
 80105c8:	b292      	uxth	r2, r2
 80105ca:	4413      	add	r3, r2
 80105cc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80105ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105d2:	429a      	cmp	r2, r3
 80105d4:	d204      	bcs.n	80105e0 <find_volume+0x2c0>
 80105d6:	230d      	movs	r3, #13
 80105d8:	e0eb      	b.n	80107b2 <find_volume+0x492>
 80105da:	bf00      	nop
 80105dc:	20004e90 	.word	0x20004e90
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80105e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105e4:	1ad3      	subs	r3, r2, r3
 80105e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80105e8:	8952      	ldrh	r2, [r2, #10]
 80105ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80105ee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80105f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d101      	bne.n	80105fa <find_volume+0x2da>
 80105f6:	230d      	movs	r3, #13
 80105f8:	e0db      	b.n	80107b2 <find_volume+0x492>
		fmt = FS_FAT32;
 80105fa:	2303      	movs	r3, #3
 80105fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010602:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010606:	4293      	cmp	r3, r2
 8010608:	d802      	bhi.n	8010610 <find_volume+0x2f0>
 801060a:	2302      	movs	r3, #2
 801060c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010612:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010616:	4293      	cmp	r3, r2
 8010618:	d802      	bhi.n	8010620 <find_volume+0x300>
 801061a:	2301      	movs	r3, #1
 801061c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010622:	1c9a      	adds	r2, r3, #2
 8010624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010626:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801062a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801062c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801062e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010632:	441a      	add	r2, r3
 8010634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010636:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010638:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801063a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801063c:	441a      	add	r2, r3
 801063e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010640:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8010642:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010646:	2b03      	cmp	r3, #3
 8010648:	d11e      	bne.n	8010688 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801064a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801064c:	3338      	adds	r3, #56	@ 0x38
 801064e:	332a      	adds	r3, #42	@ 0x2a
 8010650:	4618      	mov	r0, r3
 8010652:	f7fd fded 	bl	800e230 <ld_word>
 8010656:	4603      	mov	r3, r0
 8010658:	2b00      	cmp	r3, #0
 801065a:	d001      	beq.n	8010660 <find_volume+0x340>
 801065c:	230d      	movs	r3, #13
 801065e:	e0a8      	b.n	80107b2 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010662:	891b      	ldrh	r3, [r3, #8]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d001      	beq.n	801066c <find_volume+0x34c>
 8010668:	230d      	movs	r3, #13
 801066a:	e0a2      	b.n	80107b2 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801066c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801066e:	3338      	adds	r3, #56	@ 0x38
 8010670:	332c      	adds	r3, #44	@ 0x2c
 8010672:	4618      	mov	r0, r3
 8010674:	f7fd fdf5 	bl	800e262 <ld_dword>
 8010678:	4602      	mov	r2, r0
 801067a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801067c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801067e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010680:	69db      	ldr	r3, [r3, #28]
 8010682:	009b      	lsls	r3, r3, #2
 8010684:	647b      	str	r3, [r7, #68]	@ 0x44
 8010686:	e01f      	b.n	80106c8 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801068a:	891b      	ldrh	r3, [r3, #8]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d101      	bne.n	8010694 <find_volume+0x374>
 8010690:	230d      	movs	r3, #13
 8010692:	e08e      	b.n	80107b2 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010696:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801069a:	441a      	add	r2, r3
 801069c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801069e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80106a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80106a4:	2b02      	cmp	r3, #2
 80106a6:	d103      	bne.n	80106b0 <find_volume+0x390>
 80106a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106aa:	69db      	ldr	r3, [r3, #28]
 80106ac:	005b      	lsls	r3, r3, #1
 80106ae:	e00a      	b.n	80106c6 <find_volume+0x3a6>
 80106b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106b2:	69da      	ldr	r2, [r3, #28]
 80106b4:	4613      	mov	r3, r2
 80106b6:	005b      	lsls	r3, r3, #1
 80106b8:	4413      	add	r3, r2
 80106ba:	085a      	lsrs	r2, r3, #1
 80106bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106be:	69db      	ldr	r3, [r3, #28]
 80106c0:	f003 0301 	and.w	r3, r3, #1
 80106c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80106c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80106c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ca:	6a1a      	ldr	r2, [r3, #32]
 80106cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106ce:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80106d2:	0a5b      	lsrs	r3, r3, #9
 80106d4:	429a      	cmp	r2, r3
 80106d6:	d201      	bcs.n	80106dc <find_volume+0x3bc>
 80106d8:	230d      	movs	r3, #13
 80106da:	e06a      	b.n	80107b2 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80106dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106de:	f04f 32ff 	mov.w	r2, #4294967295
 80106e2:	619a      	str	r2, [r3, #24]
 80106e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106e6:	699a      	ldr	r2, [r3, #24]
 80106e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ea:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80106ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ee:	2280      	movs	r2, #128	@ 0x80
 80106f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80106f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80106f6:	2b03      	cmp	r3, #3
 80106f8:	d149      	bne.n	801078e <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80106fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106fc:	3338      	adds	r3, #56	@ 0x38
 80106fe:	3330      	adds	r3, #48	@ 0x30
 8010700:	4618      	mov	r0, r3
 8010702:	f7fd fd95 	bl	800e230 <ld_word>
 8010706:	4603      	mov	r3, r0
 8010708:	2b01      	cmp	r3, #1
 801070a:	d140      	bne.n	801078e <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 801070c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801070e:	3301      	adds	r3, #1
 8010710:	4619      	mov	r1, r3
 8010712:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010714:	f7fe f86e 	bl	800e7f4 <move_window>
 8010718:	4603      	mov	r3, r0
 801071a:	2b00      	cmp	r3, #0
 801071c:	d137      	bne.n	801078e <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 801071e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010720:	2200      	movs	r2, #0
 8010722:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010726:	3338      	adds	r3, #56	@ 0x38
 8010728:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801072c:	4618      	mov	r0, r3
 801072e:	f7fd fd7f 	bl	800e230 <ld_word>
 8010732:	4603      	mov	r3, r0
 8010734:	461a      	mov	r2, r3
 8010736:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801073a:	429a      	cmp	r2, r3
 801073c:	d127      	bne.n	801078e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801073e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010740:	3338      	adds	r3, #56	@ 0x38
 8010742:	4618      	mov	r0, r3
 8010744:	f7fd fd8d 	bl	800e262 <ld_dword>
 8010748:	4603      	mov	r3, r0
 801074a:	4a1c      	ldr	r2, [pc, #112]	@ (80107bc <find_volume+0x49c>)
 801074c:	4293      	cmp	r3, r2
 801074e:	d11e      	bne.n	801078e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010752:	3338      	adds	r3, #56	@ 0x38
 8010754:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010758:	4618      	mov	r0, r3
 801075a:	f7fd fd82 	bl	800e262 <ld_dword>
 801075e:	4603      	mov	r3, r0
 8010760:	4a17      	ldr	r2, [pc, #92]	@ (80107c0 <find_volume+0x4a0>)
 8010762:	4293      	cmp	r3, r2
 8010764:	d113      	bne.n	801078e <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010768:	3338      	adds	r3, #56	@ 0x38
 801076a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801076e:	4618      	mov	r0, r3
 8010770:	f7fd fd77 	bl	800e262 <ld_dword>
 8010774:	4602      	mov	r2, r0
 8010776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010778:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801077a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077c:	3338      	adds	r3, #56	@ 0x38
 801077e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8010782:	4618      	mov	r0, r3
 8010784:	f7fd fd6d 	bl	800e262 <ld_dword>
 8010788:	4602      	mov	r2, r0
 801078a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801078c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801078e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010790:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010794:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010796:	4b0b      	ldr	r3, [pc, #44]	@ (80107c4 <find_volume+0x4a4>)
 8010798:	881b      	ldrh	r3, [r3, #0]
 801079a:	3301      	adds	r3, #1
 801079c:	b29a      	uxth	r2, r3
 801079e:	4b09      	ldr	r3, [pc, #36]	@ (80107c4 <find_volume+0x4a4>)
 80107a0:	801a      	strh	r2, [r3, #0]
 80107a2:	4b08      	ldr	r3, [pc, #32]	@ (80107c4 <find_volume+0x4a4>)
 80107a4:	881a      	ldrh	r2, [r3, #0]
 80107a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107a8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80107aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80107ac:	f7fd ffba 	bl	800e724 <clear_lock>
#endif
	return FR_OK;
 80107b0:	2300      	movs	r3, #0
}
 80107b2:	4618      	mov	r0, r3
 80107b4:	3758      	adds	r7, #88	@ 0x58
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}
 80107ba:	bf00      	nop
 80107bc:	41615252 	.word	0x41615252
 80107c0:	61417272 	.word	0x61417272
 80107c4:	20004e94 	.word	0x20004e94

080107c8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b084      	sub	sp, #16
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
 80107d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80107d2:	2309      	movs	r3, #9
 80107d4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d02e      	beq.n	801083a <validate+0x72>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d02a      	beq.n	801083a <validate+0x72>
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	781b      	ldrb	r3, [r3, #0]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d025      	beq.n	801083a <validate+0x72>
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	889a      	ldrh	r2, [r3, #4]
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	88db      	ldrh	r3, [r3, #6]
 80107f8:	429a      	cmp	r2, r3
 80107fa:	d11e      	bne.n	801083a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	4618      	mov	r0, r3
 8010802:	f7fd fe16 	bl	800e432 <lock_fs>
 8010806:	4603      	mov	r3, r0
 8010808:	2b00      	cmp	r3, #0
 801080a:	d014      	beq.n	8010836 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	785b      	ldrb	r3, [r3, #1]
 8010812:	4618      	mov	r0, r3
 8010814:	f7fd fc6c 	bl	800e0f0 <disk_status>
 8010818:	4603      	mov	r3, r0
 801081a:	f003 0301 	and.w	r3, r3, #1
 801081e:	2b00      	cmp	r3, #0
 8010820:	d102      	bne.n	8010828 <validate+0x60>
				res = FR_OK;
 8010822:	2300      	movs	r3, #0
 8010824:	73fb      	strb	r3, [r7, #15]
 8010826:	e008      	b.n	801083a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	2100      	movs	r1, #0
 801082e:	4618      	mov	r0, r3
 8010830:	f7fd fe15 	bl	800e45e <unlock_fs>
 8010834:	e001      	b.n	801083a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8010836:	230f      	movs	r3, #15
 8010838:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801083a:	7bfb      	ldrb	r3, [r7, #15]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d102      	bne.n	8010846 <validate+0x7e>
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	e000      	b.n	8010848 <validate+0x80>
 8010846:	2300      	movs	r3, #0
 8010848:	683a      	ldr	r2, [r7, #0]
 801084a:	6013      	str	r3, [r2, #0]
	return res;
 801084c:	7bfb      	ldrb	r3, [r7, #15]
}
 801084e:	4618      	mov	r0, r3
 8010850:	3710      	adds	r7, #16
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}
	...

08010858 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b088      	sub	sp, #32
 801085c:	af00      	add	r7, sp, #0
 801085e:	60f8      	str	r0, [r7, #12]
 8010860:	60b9      	str	r1, [r7, #8]
 8010862:	4613      	mov	r3, r2
 8010864:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010866:	68bb      	ldr	r3, [r7, #8]
 8010868:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801086a:	f107 0310 	add.w	r3, r7, #16
 801086e:	4618      	mov	r0, r3
 8010870:	f7ff fcbb 	bl	80101ea <get_ldnumber>
 8010874:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010876:	69fb      	ldr	r3, [r7, #28]
 8010878:	2b00      	cmp	r3, #0
 801087a:	da01      	bge.n	8010880 <f_mount+0x28>
 801087c:	230b      	movs	r3, #11
 801087e:	e048      	b.n	8010912 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010880:	4a26      	ldr	r2, [pc, #152]	@ (801091c <f_mount+0xc4>)
 8010882:	69fb      	ldr	r3, [r7, #28]
 8010884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010888:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801088a:	69bb      	ldr	r3, [r7, #24]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d00f      	beq.n	80108b0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010890:	69b8      	ldr	r0, [r7, #24]
 8010892:	f7fd ff47 	bl	800e724 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8010896:	69bb      	ldr	r3, [r7, #24]
 8010898:	691b      	ldr	r3, [r3, #16]
 801089a:	4618      	mov	r0, r3
 801089c:	f001 fbc7 	bl	801202e <ff_del_syncobj>
 80108a0:	4603      	mov	r3, r0
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d101      	bne.n	80108aa <f_mount+0x52>
 80108a6:	2302      	movs	r3, #2
 80108a8:	e033      	b.n	8010912 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80108aa:	69bb      	ldr	r3, [r7, #24]
 80108ac:	2200      	movs	r2, #0
 80108ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d00f      	beq.n	80108d6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	2200      	movs	r2, #0
 80108ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80108bc:	69fb      	ldr	r3, [r7, #28]
 80108be:	b2da      	uxtb	r2, r3
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	3310      	adds	r3, #16
 80108c4:	4619      	mov	r1, r3
 80108c6:	4610      	mov	r0, r2
 80108c8:	f001 fb96 	bl	8011ff8 <ff_cre_syncobj>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d101      	bne.n	80108d6 <f_mount+0x7e>
 80108d2:	2302      	movs	r3, #2
 80108d4:	e01d      	b.n	8010912 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80108d6:	68fa      	ldr	r2, [r7, #12]
 80108d8:	4910      	ldr	r1, [pc, #64]	@ (801091c <f_mount+0xc4>)
 80108da:	69fb      	ldr	r3, [r7, #28]
 80108dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d002      	beq.n	80108ec <f_mount+0x94>
 80108e6:	79fb      	ldrb	r3, [r7, #7]
 80108e8:	2b01      	cmp	r3, #1
 80108ea:	d001      	beq.n	80108f0 <f_mount+0x98>
 80108ec:	2300      	movs	r3, #0
 80108ee:	e010      	b.n	8010912 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80108f0:	f107 010c 	add.w	r1, r7, #12
 80108f4:	f107 0308 	add.w	r3, r7, #8
 80108f8:	2200      	movs	r2, #0
 80108fa:	4618      	mov	r0, r3
 80108fc:	f7ff fd10 	bl	8010320 <find_volume>
 8010900:	4603      	mov	r3, r0
 8010902:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	7dfa      	ldrb	r2, [r7, #23]
 8010908:	4611      	mov	r1, r2
 801090a:	4618      	mov	r0, r3
 801090c:	f7fd fda7 	bl	800e45e <unlock_fs>
 8010910:	7dfb      	ldrb	r3, [r7, #23]
}
 8010912:	4618      	mov	r0, r3
 8010914:	3720      	adds	r7, #32
 8010916:	46bd      	mov	sp, r7
 8010918:	bd80      	pop	{r7, pc}
 801091a:	bf00      	nop
 801091c:	20004e90 	.word	0x20004e90

08010920 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b09a      	sub	sp, #104	@ 0x68
 8010924:	af00      	add	r7, sp, #0
 8010926:	60f8      	str	r0, [r7, #12]
 8010928:	60b9      	str	r1, [r7, #8]
 801092a:	4613      	mov	r3, r2
 801092c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d101      	bne.n	8010938 <f_open+0x18>
 8010934:	2309      	movs	r3, #9
 8010936:	e1c5      	b.n	8010cc4 <f_open+0x3a4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010938:	79fb      	ldrb	r3, [r7, #7]
 801093a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801093e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010940:	79fa      	ldrb	r2, [r7, #7]
 8010942:	f107 0110 	add.w	r1, r7, #16
 8010946:	f107 0308 	add.w	r3, r7, #8
 801094a:	4618      	mov	r0, r3
 801094c:	f7ff fce8 	bl	8010320 <find_volume>
 8010950:	4603      	mov	r3, r0
 8010952:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8010956:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801095a:	2b00      	cmp	r3, #0
 801095c:	f040 81a2 	bne.w	8010ca4 <f_open+0x384>
		dj.obj.fs = fs;
 8010960:	693b      	ldr	r3, [r7, #16]
 8010962:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8010964:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8010968:	f001 fb8d 	bl	8012086 <ff_memalloc>
 801096c:	65b8      	str	r0, [r7, #88]	@ 0x58
 801096e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010970:	2b00      	cmp	r3, #0
 8010972:	d106      	bne.n	8010982 <f_open+0x62>
 8010974:	693b      	ldr	r3, [r7, #16]
 8010976:	2111      	movs	r1, #17
 8010978:	4618      	mov	r0, r3
 801097a:	f7fd fd70 	bl	800e45e <unlock_fs>
 801097e:	2311      	movs	r3, #17
 8010980:	e1a0      	b.n	8010cc4 <f_open+0x3a4>
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010986:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8010988:	68ba      	ldr	r2, [r7, #8]
 801098a:	f107 0314 	add.w	r3, r7, #20
 801098e:	4611      	mov	r1, r2
 8010990:	4618      	mov	r0, r3
 8010992:	f7ff fbb9 	bl	8010108 <follow_path>
 8010996:	4603      	mov	r3, r0
 8010998:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801099c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d118      	bne.n	80109d6 <f_open+0xb6>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80109a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80109a8:	b25b      	sxtb	r3, r3
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	da03      	bge.n	80109b6 <f_open+0x96>
				res = FR_INVALID_NAME;
 80109ae:	2306      	movs	r3, #6
 80109b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80109b4:	e00f      	b.n	80109d6 <f_open+0xb6>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80109b6:	79fb      	ldrb	r3, [r7, #7]
 80109b8:	2b01      	cmp	r3, #1
 80109ba:	bf8c      	ite	hi
 80109bc:	2301      	movhi	r3, #1
 80109be:	2300      	movls	r3, #0
 80109c0:	b2db      	uxtb	r3, r3
 80109c2:	461a      	mov	r2, r3
 80109c4:	f107 0314 	add.w	r3, r7, #20
 80109c8:	4611      	mov	r1, r2
 80109ca:	4618      	mov	r0, r3
 80109cc:	f7fd fd62 	bl	800e494 <chk_lock>
 80109d0:	4603      	mov	r3, r0
 80109d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80109d6:	79fb      	ldrb	r3, [r7, #7]
 80109d8:	f003 031c 	and.w	r3, r3, #28
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d07f      	beq.n	8010ae0 <f_open+0x1c0>
			if (res != FR_OK) {					/* No file, create new */
 80109e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d017      	beq.n	8010a18 <f_open+0xf8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80109e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80109ec:	2b04      	cmp	r3, #4
 80109ee:	d10e      	bne.n	8010a0e <f_open+0xee>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80109f0:	f7fd fdac 	bl	800e54c <enq_lock>
 80109f4:	4603      	mov	r3, r0
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d006      	beq.n	8010a08 <f_open+0xe8>
 80109fa:	f107 0314 	add.w	r3, r7, #20
 80109fe:	4618      	mov	r0, r3
 8010a00:	f7fe ffa4 	bl	800f94c <dir_register>
 8010a04:	4603      	mov	r3, r0
 8010a06:	e000      	b.n	8010a0a <f_open+0xea>
 8010a08:	2312      	movs	r3, #18
 8010a0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010a0e:	79fb      	ldrb	r3, [r7, #7]
 8010a10:	f043 0308 	orr.w	r3, r3, #8
 8010a14:	71fb      	strb	r3, [r7, #7]
 8010a16:	e010      	b.n	8010a3a <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010a18:	7ebb      	ldrb	r3, [r7, #26]
 8010a1a:	f003 0311 	and.w	r3, r3, #17
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d003      	beq.n	8010a2a <f_open+0x10a>
					res = FR_DENIED;
 8010a22:	2307      	movs	r3, #7
 8010a24:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8010a28:	e007      	b.n	8010a3a <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010a2a:	79fb      	ldrb	r3, [r7, #7]
 8010a2c:	f003 0304 	and.w	r3, r3, #4
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d002      	beq.n	8010a3a <f_open+0x11a>
 8010a34:	2308      	movs	r3, #8
 8010a36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010a3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d168      	bne.n	8010b14 <f_open+0x1f4>
 8010a42:	79fb      	ldrb	r3, [r7, #7]
 8010a44:	f003 0308 	and.w	r3, r3, #8
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d063      	beq.n	8010b14 <f_open+0x1f4>
				dw = GET_FATTIME();
 8010a4c:	f7fd f8f8 	bl	800dc40 <get_fattime>
 8010a50:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a54:	330e      	adds	r3, #14
 8010a56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010a58:	4618      	mov	r0, r3
 8010a5a:	f7fd fc40 	bl	800e2de <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a60:	3316      	adds	r3, #22
 8010a62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010a64:	4618      	mov	r0, r3
 8010a66:	f7fd fc3a 	bl	800e2de <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a6c:	330b      	adds	r3, #11
 8010a6e:	2220      	movs	r2, #32
 8010a70:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010a72:	693b      	ldr	r3, [r7, #16]
 8010a74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a76:	4611      	mov	r1, r2
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f7fe fbbf 	bl	800f1fc <ld_clust>
 8010a7e:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010a80:	693b      	ldr	r3, [r7, #16]
 8010a82:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010a84:	2200      	movs	r2, #0
 8010a86:	4618      	mov	r0, r3
 8010a88:	f7fe fbd7 	bl	800f23a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a8e:	331c      	adds	r3, #28
 8010a90:	2100      	movs	r1, #0
 8010a92:	4618      	mov	r0, r3
 8010a94:	f7fd fc23 	bl	800e2de <st_dword>
					fs->wflag = 1;
 8010a98:	693b      	ldr	r3, [r7, #16]
 8010a9a:	2201      	movs	r2, #1
 8010a9c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d037      	beq.n	8010b14 <f_open+0x1f4>
						dw = fs->winsect;
 8010aa4:	693b      	ldr	r3, [r7, #16]
 8010aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010aa8:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8010aaa:	f107 0314 	add.w	r3, r7, #20
 8010aae:	2200      	movs	r2, #0
 8010ab0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	f7fe f8ea 	bl	800ec8c <remove_chain>
 8010ab8:	4603      	mov	r3, r0
 8010aba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8010abe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d126      	bne.n	8010b14 <f_open+0x1f4>
							res = move_window(fs, dw);
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010aca:	4618      	mov	r0, r3
 8010acc:	f7fd fe92 	bl	800e7f4 <move_window>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010ada:	3a01      	subs	r2, #1
 8010adc:	615a      	str	r2, [r3, #20]
 8010ade:	e019      	b.n	8010b14 <f_open+0x1f4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010ae0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d115      	bne.n	8010b14 <f_open+0x1f4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010ae8:	7ebb      	ldrb	r3, [r7, #26]
 8010aea:	f003 0310 	and.w	r3, r3, #16
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d003      	beq.n	8010afa <f_open+0x1da>
					res = FR_NO_FILE;
 8010af2:	2304      	movs	r3, #4
 8010af4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8010af8:	e00c      	b.n	8010b14 <f_open+0x1f4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010afa:	79fb      	ldrb	r3, [r7, #7]
 8010afc:	f003 0302 	and.w	r3, r3, #2
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d007      	beq.n	8010b14 <f_open+0x1f4>
 8010b04:	7ebb      	ldrb	r3, [r7, #26]
 8010b06:	f003 0301 	and.w	r3, r3, #1
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d002      	beq.n	8010b14 <f_open+0x1f4>
						res = FR_DENIED;
 8010b0e:	2307      	movs	r3, #7
 8010b10:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8010b14:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d126      	bne.n	8010b6a <f_open+0x24a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010b1c:	79fb      	ldrb	r3, [r7, #7]
 8010b1e:	f003 0308 	and.w	r3, r3, #8
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d003      	beq.n	8010b2e <f_open+0x20e>
				mode |= FA_MODIFIED;
 8010b26:	79fb      	ldrb	r3, [r7, #7]
 8010b28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b2c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8010b36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010b3c:	79fb      	ldrb	r3, [r7, #7]
 8010b3e:	2b01      	cmp	r3, #1
 8010b40:	bf8c      	ite	hi
 8010b42:	2301      	movhi	r3, #1
 8010b44:	2300      	movls	r3, #0
 8010b46:	b2db      	uxtb	r3, r3
 8010b48:	461a      	mov	r2, r3
 8010b4a:	f107 0314 	add.w	r3, r7, #20
 8010b4e:	4611      	mov	r1, r2
 8010b50:	4618      	mov	r0, r3
 8010b52:	f7fd fd1d 	bl	800e590 <inc_lock>
 8010b56:	4602      	mov	r2, r0
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	691b      	ldr	r3, [r3, #16]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d102      	bne.n	8010b6a <f_open+0x24a>
 8010b64:	2302      	movs	r3, #2
 8010b66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010b6a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	f040 8095 	bne.w	8010c9e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010b74:	693b      	ldr	r3, [r7, #16]
 8010b76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b78:	4611      	mov	r1, r2
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	f7fe fb3e 	bl	800f1fc <ld_clust>
 8010b80:	4602      	mov	r2, r0
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b88:	331c      	adds	r3, #28
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	f7fd fb69 	bl	800e262 <ld_dword>
 8010b90:	4602      	mov	r2, r0
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	2200      	movs	r2, #0
 8010b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010b9c:	693a      	ldr	r2, [r7, #16]
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	88da      	ldrh	r2, [r3, #6]
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	79fa      	ldrb	r2, [r7, #7]
 8010bae:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	2200      	movs	r2, #0
 8010bba:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	3330      	adds	r3, #48	@ 0x30
 8010bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010bca:	2100      	movs	r1, #0
 8010bcc:	4618      	mov	r0, r3
 8010bce:	f7fd fbd3 	bl	800e378 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010bd2:	79fb      	ldrb	r3, [r7, #7]
 8010bd4:	f003 0320 	and.w	r3, r3, #32
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d060      	beq.n	8010c9e <f_open+0x37e>
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d05c      	beq.n	8010c9e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	68da      	ldr	r2, [r3, #12]
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010bec:	693b      	ldr	r3, [r7, #16]
 8010bee:	895b      	ldrh	r3, [r3, #10]
 8010bf0:	025b      	lsls	r3, r3, #9
 8010bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	689b      	ldr	r3, [r3, #8]
 8010bf8:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	68db      	ldr	r3, [r3, #12]
 8010bfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010c00:	e016      	b.n	8010c30 <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8010c06:	4618      	mov	r0, r3
 8010c08:	f7fd feaf 	bl	800e96a <get_fat>
 8010c0c:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8010c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010c10:	2b01      	cmp	r3, #1
 8010c12:	d802      	bhi.n	8010c1a <f_open+0x2fa>
 8010c14:	2302      	movs	r3, #2
 8010c16:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c20:	d102      	bne.n	8010c28 <f_open+0x308>
 8010c22:	2301      	movs	r3, #1
 8010c24:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010c28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010c2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c2c:	1ad3      	subs	r3, r2, r3
 8010c2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010c30:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d103      	bne.n	8010c40 <f_open+0x320>
 8010c38:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010c3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c3c:	429a      	cmp	r2, r3
 8010c3e:	d8e0      	bhi.n	8010c02 <f_open+0x2e2>
				}
				fp->clust = clst;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010c44:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010c46:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d127      	bne.n	8010c9e <f_open+0x37e>
 8010c4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d022      	beq.n	8010c9e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010c58:	693b      	ldr	r3, [r7, #16]
 8010c5a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7fd fe65 	bl	800e92c <clust2sect>
 8010c62:	64b8      	str	r0, [r7, #72]	@ 0x48
 8010c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d103      	bne.n	8010c72 <f_open+0x352>
						res = FR_INT_ERR;
 8010c6a:	2302      	movs	r3, #2
 8010c6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8010c70:	e015      	b.n	8010c9e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010c74:	0a5a      	lsrs	r2, r3, #9
 8010c76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c78:	441a      	add	r2, r3
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	7858      	ldrb	r0, [r3, #1]
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	6a1a      	ldr	r2, [r3, #32]
 8010c8c:	2301      	movs	r3, #1
 8010c8e:	f7fd fa71 	bl	800e174 <disk_read>
 8010c92:	4603      	mov	r3, r0
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d002      	beq.n	8010c9e <f_open+0x37e>
 8010c98:	2301      	movs	r3, #1
 8010c9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8010c9e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010ca0:	f001 f9fd 	bl	801209e <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010ca4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d002      	beq.n	8010cb2 <f_open+0x392>
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010cb2:	693b      	ldr	r3, [r7, #16]
 8010cb4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8010cb8:	4611      	mov	r1, r2
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7fd fbcf 	bl	800e45e <unlock_fs>
 8010cc0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3768      	adds	r7, #104	@ 0x68
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}

08010ccc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b08e      	sub	sp, #56	@ 0x38
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	60f8      	str	r0, [r7, #12]
 8010cd4:	60b9      	str	r1, [r7, #8]
 8010cd6:	607a      	str	r2, [r7, #4]
 8010cd8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8010cda:	68bb      	ldr	r3, [r7, #8]
 8010cdc:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f107 0214 	add.w	r2, r7, #20
 8010cea:	4611      	mov	r1, r2
 8010cec:	4618      	mov	r0, r3
 8010cee:	f7ff fd6b 	bl	80107c8 <validate>
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010cf8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d107      	bne.n	8010d10 <f_read+0x44>
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	7d5b      	ldrb	r3, [r3, #21]
 8010d04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010d08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d009      	beq.n	8010d24 <f_read+0x58>
 8010d10:	697b      	ldr	r3, [r7, #20]
 8010d12:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8010d16:	4611      	mov	r1, r2
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f7fd fba0 	bl	800e45e <unlock_fs>
 8010d1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010d22:	e13d      	b.n	8010fa0 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	7d1b      	ldrb	r3, [r3, #20]
 8010d28:	f003 0301 	and.w	r3, r3, #1
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d106      	bne.n	8010d3e <f_read+0x72>
 8010d30:	697b      	ldr	r3, [r7, #20]
 8010d32:	2107      	movs	r1, #7
 8010d34:	4618      	mov	r0, r3
 8010d36:	f7fd fb92 	bl	800e45e <unlock_fs>
 8010d3a:	2307      	movs	r3, #7
 8010d3c:	e130      	b.n	8010fa0 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	68da      	ldr	r2, [r3, #12]
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	699b      	ldr	r3, [r3, #24]
 8010d46:	1ad3      	subs	r3, r2, r3
 8010d48:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8010d4a:	687a      	ldr	r2, [r7, #4]
 8010d4c:	6a3b      	ldr	r3, [r7, #32]
 8010d4e:	429a      	cmp	r2, r3
 8010d50:	f240 811c 	bls.w	8010f8c <f_read+0x2c0>
 8010d54:	6a3b      	ldr	r3, [r7, #32]
 8010d56:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8010d58:	e118      	b.n	8010f8c <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	699b      	ldr	r3, [r3, #24]
 8010d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	f040 80e4 	bne.w	8010f30 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	699b      	ldr	r3, [r3, #24]
 8010d6c:	0a5b      	lsrs	r3, r3, #9
 8010d6e:	697a      	ldr	r2, [r7, #20]
 8010d70:	8952      	ldrh	r2, [r2, #10]
 8010d72:	3a01      	subs	r2, #1
 8010d74:	4013      	ands	r3, r2
 8010d76:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010d78:	69fb      	ldr	r3, [r7, #28]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d139      	bne.n	8010df2 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	699b      	ldr	r3, [r3, #24]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d103      	bne.n	8010d8e <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	689b      	ldr	r3, [r3, #8]
 8010d8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8010d8c:	e013      	b.n	8010db6 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d007      	beq.n	8010da6 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	699b      	ldr	r3, [r3, #24]
 8010d9a:	4619      	mov	r1, r3
 8010d9c:	68f8      	ldr	r0, [r7, #12]
 8010d9e:	f7fe f872 	bl	800ee86 <clmt_clust>
 8010da2:	6338      	str	r0, [r7, #48]	@ 0x30
 8010da4:	e007      	b.n	8010db6 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8010da6:	68fa      	ldr	r2, [r7, #12]
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	69db      	ldr	r3, [r3, #28]
 8010dac:	4619      	mov	r1, r3
 8010dae:	4610      	mov	r0, r2
 8010db0:	f7fd fddb 	bl	800e96a <get_fat>
 8010db4:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8010db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db8:	2b01      	cmp	r3, #1
 8010dba:	d809      	bhi.n	8010dd0 <f_read+0x104>
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	2202      	movs	r2, #2
 8010dc0:	755a      	strb	r2, [r3, #21]
 8010dc2:	697b      	ldr	r3, [r7, #20]
 8010dc4:	2102      	movs	r1, #2
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	f7fd fb49 	bl	800e45e <unlock_fs>
 8010dcc:	2302      	movs	r3, #2
 8010dce:	e0e7      	b.n	8010fa0 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dd6:	d109      	bne.n	8010dec <f_read+0x120>
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	2201      	movs	r2, #1
 8010ddc:	755a      	strb	r2, [r3, #21]
 8010dde:	697b      	ldr	r3, [r7, #20]
 8010de0:	2101      	movs	r1, #1
 8010de2:	4618      	mov	r0, r3
 8010de4:	f7fd fb3b 	bl	800e45e <unlock_fs>
 8010de8:	2301      	movs	r3, #1
 8010dea:	e0d9      	b.n	8010fa0 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010df0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010df2:	697a      	ldr	r2, [r7, #20]
 8010df4:	68fb      	ldr	r3, [r7, #12]
 8010df6:	69db      	ldr	r3, [r3, #28]
 8010df8:	4619      	mov	r1, r3
 8010dfa:	4610      	mov	r0, r2
 8010dfc:	f7fd fd96 	bl	800e92c <clust2sect>
 8010e00:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010e02:	69bb      	ldr	r3, [r7, #24]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d109      	bne.n	8010e1c <f_read+0x150>
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	2202      	movs	r2, #2
 8010e0c:	755a      	strb	r2, [r3, #21]
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	2102      	movs	r1, #2
 8010e12:	4618      	mov	r0, r3
 8010e14:	f7fd fb23 	bl	800e45e <unlock_fs>
 8010e18:	2302      	movs	r3, #2
 8010e1a:	e0c1      	b.n	8010fa0 <f_read+0x2d4>
			sect += csect;
 8010e1c:	69ba      	ldr	r2, [r7, #24]
 8010e1e:	69fb      	ldr	r3, [r7, #28]
 8010e20:	4413      	add	r3, r2
 8010e22:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	0a5b      	lsrs	r3, r3, #9
 8010e28:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d03e      	beq.n	8010eae <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010e30:	69fa      	ldr	r2, [r7, #28]
 8010e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e34:	4413      	add	r3, r2
 8010e36:	697a      	ldr	r2, [r7, #20]
 8010e38:	8952      	ldrh	r2, [r2, #10]
 8010e3a:	4293      	cmp	r3, r2
 8010e3c:	d905      	bls.n	8010e4a <f_read+0x17e>
					cc = fs->csize - csect;
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	895b      	ldrh	r3, [r3, #10]
 8010e42:	461a      	mov	r2, r3
 8010e44:	69fb      	ldr	r3, [r7, #28]
 8010e46:	1ad3      	subs	r3, r2, r3
 8010e48:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010e4a:	697b      	ldr	r3, [r7, #20]
 8010e4c:	7858      	ldrb	r0, [r3, #1]
 8010e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e50:	69ba      	ldr	r2, [r7, #24]
 8010e52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010e54:	f7fd f98e 	bl	800e174 <disk_read>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d009      	beq.n	8010e72 <f_read+0x1a6>
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	2201      	movs	r2, #1
 8010e62:	755a      	strb	r2, [r3, #21]
 8010e64:	697b      	ldr	r3, [r7, #20]
 8010e66:	2101      	movs	r1, #1
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f7fd faf8 	bl	800e45e <unlock_fs>
 8010e6e:	2301      	movs	r3, #1
 8010e70:	e096      	b.n	8010fa0 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	7d1b      	ldrb	r3, [r3, #20]
 8010e76:	b25b      	sxtb	r3, r3
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	da14      	bge.n	8010ea6 <f_read+0x1da>
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	6a1a      	ldr	r2, [r3, #32]
 8010e80:	69bb      	ldr	r3, [r7, #24]
 8010e82:	1ad3      	subs	r3, r2, r3
 8010e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e86:	429a      	cmp	r2, r3
 8010e88:	d90d      	bls.n	8010ea6 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	6a1a      	ldr	r2, [r3, #32]
 8010e8e:	69bb      	ldr	r3, [r7, #24]
 8010e90:	1ad3      	subs	r3, r2, r3
 8010e92:	025b      	lsls	r3, r3, #9
 8010e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e96:	18d0      	adds	r0, r2, r3
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	3330      	adds	r3, #48	@ 0x30
 8010e9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010ea0:	4619      	mov	r1, r3
 8010ea2:	f7fd fa48 	bl	800e336 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ea8:	025b      	lsls	r3, r3, #9
 8010eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8010eac:	e05a      	b.n	8010f64 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	6a1b      	ldr	r3, [r3, #32]
 8010eb2:	69ba      	ldr	r2, [r7, #24]
 8010eb4:	429a      	cmp	r2, r3
 8010eb6:	d038      	beq.n	8010f2a <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	7d1b      	ldrb	r3, [r3, #20]
 8010ebc:	b25b      	sxtb	r3, r3
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	da1d      	bge.n	8010efe <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010ec2:	697b      	ldr	r3, [r7, #20]
 8010ec4:	7858      	ldrb	r0, [r3, #1]
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	6a1a      	ldr	r2, [r3, #32]
 8010ed0:	2301      	movs	r3, #1
 8010ed2:	f7fd f96f 	bl	800e1b4 <disk_write>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d009      	beq.n	8010ef0 <f_read+0x224>
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	2201      	movs	r2, #1
 8010ee0:	755a      	strb	r2, [r3, #21]
 8010ee2:	697b      	ldr	r3, [r7, #20]
 8010ee4:	2101      	movs	r1, #1
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f7fd fab9 	bl	800e45e <unlock_fs>
 8010eec:	2301      	movs	r3, #1
 8010eee:	e057      	b.n	8010fa0 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	7d1b      	ldrb	r3, [r3, #20]
 8010ef4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010ef8:	b2da      	uxtb	r2, r3
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010efe:	697b      	ldr	r3, [r7, #20]
 8010f00:	7858      	ldrb	r0, [r3, #1]
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010f08:	2301      	movs	r3, #1
 8010f0a:	69ba      	ldr	r2, [r7, #24]
 8010f0c:	f7fd f932 	bl	800e174 <disk_read>
 8010f10:	4603      	mov	r3, r0
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d009      	beq.n	8010f2a <f_read+0x25e>
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	2201      	movs	r2, #1
 8010f1a:	755a      	strb	r2, [r3, #21]
 8010f1c:	697b      	ldr	r3, [r7, #20]
 8010f1e:	2101      	movs	r1, #1
 8010f20:	4618      	mov	r0, r3
 8010f22:	f7fd fa9c 	bl	800e45e <unlock_fs>
 8010f26:	2301      	movs	r3, #1
 8010f28:	e03a      	b.n	8010fa0 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	69ba      	ldr	r2, [r7, #24]
 8010f2e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	699b      	ldr	r3, [r3, #24]
 8010f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f38:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010f3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	429a      	cmp	r2, r3
 8010f44:	d901      	bls.n	8010f4a <f_read+0x27e>
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	699b      	ldr	r3, [r3, #24]
 8010f54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f58:	4413      	add	r3, r2
 8010f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f5c:	4619      	mov	r1, r3
 8010f5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010f60:	f7fd f9e9 	bl	800e336 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f68:	4413      	add	r3, r2
 8010f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	699a      	ldr	r2, [r3, #24]
 8010f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f72:	441a      	add	r2, r3
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	619a      	str	r2, [r3, #24]
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	681a      	ldr	r2, [r3, #0]
 8010f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f7e:	441a      	add	r2, r3
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	601a      	str	r2, [r3, #0]
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f88:	1ad3      	subs	r3, r2, r3
 8010f8a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	f47f aee3 	bne.w	8010d5a <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	2100      	movs	r1, #0
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7fd fa60 	bl	800e45e <unlock_fs>
 8010f9e:	2300      	movs	r3, #0
}
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	3738      	adds	r7, #56	@ 0x38
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}

08010fa8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b08c      	sub	sp, #48	@ 0x30
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	60f8      	str	r0, [r7, #12]
 8010fb0:	60b9      	str	r1, [r7, #8]
 8010fb2:	607a      	str	r2, [r7, #4]
 8010fb4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010fb6:	68bb      	ldr	r3, [r7, #8]
 8010fb8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	f107 0210 	add.w	r2, r7, #16
 8010fc6:	4611      	mov	r1, r2
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7ff fbfd 	bl	80107c8 <validate>
 8010fce:	4603      	mov	r3, r0
 8010fd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d107      	bne.n	8010fec <f_write+0x44>
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	7d5b      	ldrb	r3, [r3, #21]
 8010fe0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d009      	beq.n	8011000 <f_write+0x58>
 8010fec:	693b      	ldr	r3, [r7, #16]
 8010fee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010ff2:	4611      	mov	r1, r2
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	f7fd fa32 	bl	800e45e <unlock_fs>
 8010ffa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ffe:	e173      	b.n	80112e8 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	7d1b      	ldrb	r3, [r3, #20]
 8011004:	f003 0302 	and.w	r3, r3, #2
 8011008:	2b00      	cmp	r3, #0
 801100a:	d106      	bne.n	801101a <f_write+0x72>
 801100c:	693b      	ldr	r3, [r7, #16]
 801100e:	2107      	movs	r1, #7
 8011010:	4618      	mov	r0, r3
 8011012:	f7fd fa24 	bl	800e45e <unlock_fs>
 8011016:	2307      	movs	r3, #7
 8011018:	e166      	b.n	80112e8 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	699a      	ldr	r2, [r3, #24]
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	441a      	add	r2, r3
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	699b      	ldr	r3, [r3, #24]
 8011026:	429a      	cmp	r2, r3
 8011028:	f080 814b 	bcs.w	80112c2 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	699b      	ldr	r3, [r3, #24]
 8011030:	43db      	mvns	r3, r3
 8011032:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011034:	e145      	b.n	80112c2 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	699b      	ldr	r3, [r3, #24]
 801103a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801103e:	2b00      	cmp	r3, #0
 8011040:	f040 8101 	bne.w	8011246 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	699b      	ldr	r3, [r3, #24]
 8011048:	0a5b      	lsrs	r3, r3, #9
 801104a:	693a      	ldr	r2, [r7, #16]
 801104c:	8952      	ldrh	r2, [r2, #10]
 801104e:	3a01      	subs	r2, #1
 8011050:	4013      	ands	r3, r2
 8011052:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d14d      	bne.n	80110f6 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	699b      	ldr	r3, [r3, #24]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d10c      	bne.n	801107c <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	689b      	ldr	r3, [r3, #8]
 8011066:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8011068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801106a:	2b00      	cmp	r3, #0
 801106c:	d11a      	bne.n	80110a4 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	2100      	movs	r1, #0
 8011072:	4618      	mov	r0, r3
 8011074:	f7fd fe6f 	bl	800ed56 <create_chain>
 8011078:	62b8      	str	r0, [r7, #40]	@ 0x28
 801107a:	e013      	b.n	80110a4 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011080:	2b00      	cmp	r3, #0
 8011082:	d007      	beq.n	8011094 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	699b      	ldr	r3, [r3, #24]
 8011088:	4619      	mov	r1, r3
 801108a:	68f8      	ldr	r0, [r7, #12]
 801108c:	f7fd fefb 	bl	800ee86 <clmt_clust>
 8011090:	62b8      	str	r0, [r7, #40]	@ 0x28
 8011092:	e007      	b.n	80110a4 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011094:	68fa      	ldr	r2, [r7, #12]
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	69db      	ldr	r3, [r3, #28]
 801109a:	4619      	mov	r1, r3
 801109c:	4610      	mov	r0, r2
 801109e:	f7fd fe5a 	bl	800ed56 <create_chain>
 80110a2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80110a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	f000 8110 	beq.w	80112cc <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80110ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110ae:	2b01      	cmp	r3, #1
 80110b0:	d109      	bne.n	80110c6 <f_write+0x11e>
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	2202      	movs	r2, #2
 80110b6:	755a      	strb	r2, [r3, #21]
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	2102      	movs	r1, #2
 80110bc:	4618      	mov	r0, r3
 80110be:	f7fd f9ce 	bl	800e45e <unlock_fs>
 80110c2:	2302      	movs	r3, #2
 80110c4:	e110      	b.n	80112e8 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80110c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110cc:	d109      	bne.n	80110e2 <f_write+0x13a>
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	2201      	movs	r2, #1
 80110d2:	755a      	strb	r2, [r3, #21]
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	2101      	movs	r1, #1
 80110d8:	4618      	mov	r0, r3
 80110da:	f7fd f9c0 	bl	800e45e <unlock_fs>
 80110de:	2301      	movs	r3, #1
 80110e0:	e102      	b.n	80112e8 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110e6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	689b      	ldr	r3, [r3, #8]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d102      	bne.n	80110f6 <f_write+0x14e>
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110f4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	7d1b      	ldrb	r3, [r3, #20]
 80110fa:	b25b      	sxtb	r3, r3
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	da1d      	bge.n	801113c <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011100:	693b      	ldr	r3, [r7, #16]
 8011102:	7858      	ldrb	r0, [r3, #1]
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	6a1a      	ldr	r2, [r3, #32]
 801110e:	2301      	movs	r3, #1
 8011110:	f7fd f850 	bl	800e1b4 <disk_write>
 8011114:	4603      	mov	r3, r0
 8011116:	2b00      	cmp	r3, #0
 8011118:	d009      	beq.n	801112e <f_write+0x186>
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	2201      	movs	r2, #1
 801111e:	755a      	strb	r2, [r3, #21]
 8011120:	693b      	ldr	r3, [r7, #16]
 8011122:	2101      	movs	r1, #1
 8011124:	4618      	mov	r0, r3
 8011126:	f7fd f99a 	bl	800e45e <unlock_fs>
 801112a:	2301      	movs	r3, #1
 801112c:	e0dc      	b.n	80112e8 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	7d1b      	ldrb	r3, [r3, #20]
 8011132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011136:	b2da      	uxtb	r2, r3
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801113c:	693a      	ldr	r2, [r7, #16]
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	69db      	ldr	r3, [r3, #28]
 8011142:	4619      	mov	r1, r3
 8011144:	4610      	mov	r0, r2
 8011146:	f7fd fbf1 	bl	800e92c <clust2sect>
 801114a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801114c:	697b      	ldr	r3, [r7, #20]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d109      	bne.n	8011166 <f_write+0x1be>
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	2202      	movs	r2, #2
 8011156:	755a      	strb	r2, [r3, #21]
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	2102      	movs	r1, #2
 801115c:	4618      	mov	r0, r3
 801115e:	f7fd f97e 	bl	800e45e <unlock_fs>
 8011162:	2302      	movs	r3, #2
 8011164:	e0c0      	b.n	80112e8 <f_write+0x340>
			sect += csect;
 8011166:	697a      	ldr	r2, [r7, #20]
 8011168:	69bb      	ldr	r3, [r7, #24]
 801116a:	4413      	add	r3, r2
 801116c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	0a5b      	lsrs	r3, r3, #9
 8011172:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011174:	6a3b      	ldr	r3, [r7, #32]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d041      	beq.n	80111fe <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801117a:	69ba      	ldr	r2, [r7, #24]
 801117c:	6a3b      	ldr	r3, [r7, #32]
 801117e:	4413      	add	r3, r2
 8011180:	693a      	ldr	r2, [r7, #16]
 8011182:	8952      	ldrh	r2, [r2, #10]
 8011184:	4293      	cmp	r3, r2
 8011186:	d905      	bls.n	8011194 <f_write+0x1ec>
					cc = fs->csize - csect;
 8011188:	693b      	ldr	r3, [r7, #16]
 801118a:	895b      	ldrh	r3, [r3, #10]
 801118c:	461a      	mov	r2, r3
 801118e:	69bb      	ldr	r3, [r7, #24]
 8011190:	1ad3      	subs	r3, r2, r3
 8011192:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011194:	693b      	ldr	r3, [r7, #16]
 8011196:	7858      	ldrb	r0, [r3, #1]
 8011198:	6a3b      	ldr	r3, [r7, #32]
 801119a:	697a      	ldr	r2, [r7, #20]
 801119c:	69f9      	ldr	r1, [r7, #28]
 801119e:	f7fd f809 	bl	800e1b4 <disk_write>
 80111a2:	4603      	mov	r3, r0
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d009      	beq.n	80111bc <f_write+0x214>
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	2201      	movs	r2, #1
 80111ac:	755a      	strb	r2, [r3, #21]
 80111ae:	693b      	ldr	r3, [r7, #16]
 80111b0:	2101      	movs	r1, #1
 80111b2:	4618      	mov	r0, r3
 80111b4:	f7fd f953 	bl	800e45e <unlock_fs>
 80111b8:	2301      	movs	r3, #1
 80111ba:	e095      	b.n	80112e8 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	6a1a      	ldr	r2, [r3, #32]
 80111c0:	697b      	ldr	r3, [r7, #20]
 80111c2:	1ad3      	subs	r3, r2, r3
 80111c4:	6a3a      	ldr	r2, [r7, #32]
 80111c6:	429a      	cmp	r2, r3
 80111c8:	d915      	bls.n	80111f6 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	6a1a      	ldr	r2, [r3, #32]
 80111d4:	697b      	ldr	r3, [r7, #20]
 80111d6:	1ad3      	subs	r3, r2, r3
 80111d8:	025b      	lsls	r3, r3, #9
 80111da:	69fa      	ldr	r2, [r7, #28]
 80111dc:	4413      	add	r3, r2
 80111de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111e2:	4619      	mov	r1, r3
 80111e4:	f7fd f8a7 	bl	800e336 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	7d1b      	ldrb	r3, [r3, #20]
 80111ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80111f0:	b2da      	uxtb	r2, r3
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80111f6:	6a3b      	ldr	r3, [r7, #32]
 80111f8:	025b      	lsls	r3, r3, #9
 80111fa:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80111fc:	e044      	b.n	8011288 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	6a1b      	ldr	r3, [r3, #32]
 8011202:	697a      	ldr	r2, [r7, #20]
 8011204:	429a      	cmp	r2, r3
 8011206:	d01b      	beq.n	8011240 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	699a      	ldr	r2, [r3, #24]
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011210:	429a      	cmp	r2, r3
 8011212:	d215      	bcs.n	8011240 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011214:	693b      	ldr	r3, [r7, #16]
 8011216:	7858      	ldrb	r0, [r3, #1]
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801121e:	2301      	movs	r3, #1
 8011220:	697a      	ldr	r2, [r7, #20]
 8011222:	f7fc ffa7 	bl	800e174 <disk_read>
 8011226:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011228:	2b00      	cmp	r3, #0
 801122a:	d009      	beq.n	8011240 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	2201      	movs	r2, #1
 8011230:	755a      	strb	r2, [r3, #21]
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	2101      	movs	r1, #1
 8011236:	4618      	mov	r0, r3
 8011238:	f7fd f911 	bl	800e45e <unlock_fs>
 801123c:	2301      	movs	r3, #1
 801123e:	e053      	b.n	80112e8 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	697a      	ldr	r2, [r7, #20]
 8011244:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	699b      	ldr	r3, [r3, #24]
 801124a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801124e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8011252:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	429a      	cmp	r2, r3
 801125a:	d901      	bls.n	8011260 <f_write+0x2b8>
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	699b      	ldr	r3, [r3, #24]
 801126a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801126e:	4413      	add	r3, r2
 8011270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011272:	69f9      	ldr	r1, [r7, #28]
 8011274:	4618      	mov	r0, r3
 8011276:	f7fd f85e 	bl	800e336 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	7d1b      	ldrb	r3, [r3, #20]
 801127e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011282:	b2da      	uxtb	r2, r3
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8011288:	69fa      	ldr	r2, [r7, #28]
 801128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128c:	4413      	add	r3, r2
 801128e:	61fb      	str	r3, [r7, #28]
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	699a      	ldr	r2, [r3, #24]
 8011294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011296:	441a      	add	r2, r3
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	619a      	str	r2, [r3, #24]
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	68da      	ldr	r2, [r3, #12]
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	699b      	ldr	r3, [r3, #24]
 80112a4:	429a      	cmp	r2, r3
 80112a6:	bf38      	it	cc
 80112a8:	461a      	movcc	r2, r3
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	60da      	str	r2, [r3, #12]
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	681a      	ldr	r2, [r3, #0]
 80112b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b4:	441a      	add	r2, r3
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	601a      	str	r2, [r3, #0]
 80112ba:	687a      	ldr	r2, [r7, #4]
 80112bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112be:	1ad3      	subs	r3, r2, r3
 80112c0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	f47f aeb6 	bne.w	8011036 <f_write+0x8e>
 80112ca:	e000      	b.n	80112ce <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80112cc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	7d1b      	ldrb	r3, [r3, #20]
 80112d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112d6:	b2da      	uxtb	r2, r3
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80112dc:	693b      	ldr	r3, [r7, #16]
 80112de:	2100      	movs	r1, #0
 80112e0:	4618      	mov	r0, r3
 80112e2:	f7fd f8bc 	bl	800e45e <unlock_fs>
 80112e6:	2300      	movs	r3, #0
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	3730      	adds	r7, #48	@ 0x30
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}

080112f0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b086      	sub	sp, #24
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	f107 0208 	add.w	r2, r7, #8
 80112fe:	4611      	mov	r1, r2
 8011300:	4618      	mov	r0, r3
 8011302:	f7ff fa61 	bl	80107c8 <validate>
 8011306:	4603      	mov	r3, r0
 8011308:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801130a:	7dfb      	ldrb	r3, [r7, #23]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d16d      	bne.n	80113ec <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	7d1b      	ldrb	r3, [r3, #20]
 8011314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011318:	2b00      	cmp	r3, #0
 801131a:	d067      	beq.n	80113ec <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	7d1b      	ldrb	r3, [r3, #20]
 8011320:	b25b      	sxtb	r3, r3
 8011322:	2b00      	cmp	r3, #0
 8011324:	da1a      	bge.n	801135c <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	7858      	ldrb	r0, [r3, #1]
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	6a1a      	ldr	r2, [r3, #32]
 8011334:	2301      	movs	r3, #1
 8011336:	f7fc ff3d 	bl	800e1b4 <disk_write>
 801133a:	4603      	mov	r3, r0
 801133c:	2b00      	cmp	r3, #0
 801133e:	d006      	beq.n	801134e <f_sync+0x5e>
 8011340:	68bb      	ldr	r3, [r7, #8]
 8011342:	2101      	movs	r1, #1
 8011344:	4618      	mov	r0, r3
 8011346:	f7fd f88a 	bl	800e45e <unlock_fs>
 801134a:	2301      	movs	r3, #1
 801134c:	e055      	b.n	80113fa <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	7d1b      	ldrb	r3, [r3, #20]
 8011352:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011356:	b2da      	uxtb	r2, r3
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801135c:	f7fc fc70 	bl	800dc40 <get_fattime>
 8011360:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011362:	68ba      	ldr	r2, [r7, #8]
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011368:	4619      	mov	r1, r3
 801136a:	4610      	mov	r0, r2
 801136c:	f7fd fa42 	bl	800e7f4 <move_window>
 8011370:	4603      	mov	r3, r0
 8011372:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011374:	7dfb      	ldrb	r3, [r7, #23]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d138      	bne.n	80113ec <f_sync+0xfc>
					dir = fp->dir_ptr;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801137e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	330b      	adds	r3, #11
 8011384:	781a      	ldrb	r2, [r3, #0]
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	330b      	adds	r3, #11
 801138a:	f042 0220 	orr.w	r2, r2, #32
 801138e:	b2d2      	uxtb	r2, r2
 8011390:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	6818      	ldr	r0, [r3, #0]
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	689b      	ldr	r3, [r3, #8]
 801139a:	461a      	mov	r2, r3
 801139c:	68f9      	ldr	r1, [r7, #12]
 801139e:	f7fd ff4c 	bl	800f23a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	f103 021c 	add.w	r2, r3, #28
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	68db      	ldr	r3, [r3, #12]
 80113ac:	4619      	mov	r1, r3
 80113ae:	4610      	mov	r0, r2
 80113b0:	f7fc ff95 	bl	800e2de <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	3316      	adds	r3, #22
 80113b8:	6939      	ldr	r1, [r7, #16]
 80113ba:	4618      	mov	r0, r3
 80113bc:	f7fc ff8f 	bl	800e2de <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	3312      	adds	r3, #18
 80113c4:	2100      	movs	r1, #0
 80113c6:	4618      	mov	r0, r3
 80113c8:	f7fc ff6e 	bl	800e2a8 <st_word>
					fs->wflag = 1;
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	2201      	movs	r2, #1
 80113d0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	4618      	mov	r0, r3
 80113d6:	f7fd fa3b 	bl	800e850 <sync_fs>
 80113da:	4603      	mov	r3, r0
 80113dc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	7d1b      	ldrb	r3, [r3, #20]
 80113e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80113e6:	b2da      	uxtb	r2, r3
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80113ec:	68bb      	ldr	r3, [r7, #8]
 80113ee:	7dfa      	ldrb	r2, [r7, #23]
 80113f0:	4611      	mov	r1, r2
 80113f2:	4618      	mov	r0, r3
 80113f4:	f7fd f833 	bl	800e45e <unlock_fs>
 80113f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80113fa:	4618      	mov	r0, r3
 80113fc:	3718      	adds	r7, #24
 80113fe:	46bd      	mov	sp, r7
 8011400:	bd80      	pop	{r7, pc}

08011402 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011402:	b580      	push	{r7, lr}
 8011404:	b084      	sub	sp, #16
 8011406:	af00      	add	r7, sp, #0
 8011408:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801140a:	6878      	ldr	r0, [r7, #4]
 801140c:	f7ff ff70 	bl	80112f0 <f_sync>
 8011410:	4603      	mov	r3, r0
 8011412:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011414:	7bfb      	ldrb	r3, [r7, #15]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d11d      	bne.n	8011456 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	f107 0208 	add.w	r2, r7, #8
 8011420:	4611      	mov	r1, r2
 8011422:	4618      	mov	r0, r3
 8011424:	f7ff f9d0 	bl	80107c8 <validate>
 8011428:	4603      	mov	r3, r0
 801142a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801142c:	7bfb      	ldrb	r3, [r7, #15]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d111      	bne.n	8011456 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	691b      	ldr	r3, [r3, #16]
 8011436:	4618      	mov	r0, r3
 8011438:	f7fd f938 	bl	800e6ac <dec_lock>
 801143c:	4603      	mov	r3, r0
 801143e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011440:	7bfb      	ldrb	r3, [r7, #15]
 8011442:	2b00      	cmp	r3, #0
 8011444:	d102      	bne.n	801144c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2200      	movs	r2, #0
 801144a:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	2100      	movs	r1, #0
 8011450:	4618      	mov	r0, r3
 8011452:	f7fd f804 	bl	800e45e <unlock_fs>
#endif
		}
	}
	return res;
 8011456:	7bfb      	ldrb	r3, [r7, #15]
}
 8011458:	4618      	mov	r0, r3
 801145a:	3710      	adds	r7, #16
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}

08011460 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b090      	sub	sp, #64	@ 0x40
 8011464:	af00      	add	r7, sp, #0
 8011466:	6078      	str	r0, [r7, #4]
 8011468:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	f107 0208 	add.w	r2, r7, #8
 8011470:	4611      	mov	r1, r2
 8011472:	4618      	mov	r0, r3
 8011474:	f7ff f9a8 	bl	80107c8 <validate>
 8011478:	4603      	mov	r3, r0
 801147a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801147e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011482:	2b00      	cmp	r3, #0
 8011484:	d103      	bne.n	801148e <f_lseek+0x2e>
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	7d5b      	ldrb	r3, [r3, #21]
 801148a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801148e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011492:	2b00      	cmp	r3, #0
 8011494:	d009      	beq.n	80114aa <f_lseek+0x4a>
 8011496:	68bb      	ldr	r3, [r7, #8]
 8011498:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801149c:	4611      	mov	r1, r2
 801149e:	4618      	mov	r0, r3
 80114a0:	f7fc ffdd 	bl	800e45e <unlock_fs>
 80114a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80114a8:	e229      	b.n	80118fe <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	f000 80ea 	beq.w	8011688 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114ba:	d164      	bne.n	8011586 <f_lseek+0x126>
			tbl = fp->cltbl;
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114c0:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80114c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114c4:	1d1a      	adds	r2, r3, #4
 80114c6:	627a      	str	r2, [r7, #36]	@ 0x24
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	617b      	str	r3, [r7, #20]
 80114cc:	2302      	movs	r3, #2
 80114ce:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	689b      	ldr	r3, [r3, #8]
 80114d4:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80114d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d044      	beq.n	8011566 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80114dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114de:	613b      	str	r3, [r7, #16]
 80114e0:	2300      	movs	r3, #0
 80114e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80114e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114e6:	3302      	adds	r3, #2
 80114e8:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80114ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114ec:	60fb      	str	r3, [r7, #12]
 80114ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114f0:	3301      	adds	r3, #1
 80114f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80114f8:	4618      	mov	r0, r3
 80114fa:	f7fd fa36 	bl	800e96a <get_fat>
 80114fe:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011502:	2b01      	cmp	r3, #1
 8011504:	d809      	bhi.n	801151a <f_lseek+0xba>
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2202      	movs	r2, #2
 801150a:	755a      	strb	r2, [r3, #21]
 801150c:	68bb      	ldr	r3, [r7, #8]
 801150e:	2102      	movs	r1, #2
 8011510:	4618      	mov	r0, r3
 8011512:	f7fc ffa4 	bl	800e45e <unlock_fs>
 8011516:	2302      	movs	r3, #2
 8011518:	e1f1      	b.n	80118fe <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801151a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801151c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011520:	d109      	bne.n	8011536 <f_lseek+0xd6>
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	2201      	movs	r2, #1
 8011526:	755a      	strb	r2, [r3, #21]
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	2101      	movs	r1, #1
 801152c:	4618      	mov	r0, r3
 801152e:	f7fc ff96 	bl	800e45e <unlock_fs>
 8011532:	2301      	movs	r3, #1
 8011534:	e1e3      	b.n	80118fe <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	3301      	adds	r3, #1
 801153a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801153c:	429a      	cmp	r2, r3
 801153e:	d0d4      	beq.n	80114ea <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011542:	697b      	ldr	r3, [r7, #20]
 8011544:	429a      	cmp	r2, r3
 8011546:	d809      	bhi.n	801155c <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8011548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801154a:	1d1a      	adds	r2, r3, #4
 801154c:	627a      	str	r2, [r7, #36]	@ 0x24
 801154e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011550:	601a      	str	r2, [r3, #0]
 8011552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011554:	1d1a      	adds	r2, r3, #4
 8011556:	627a      	str	r2, [r7, #36]	@ 0x24
 8011558:	693a      	ldr	r2, [r7, #16]
 801155a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801155c:	68bb      	ldr	r3, [r7, #8]
 801155e:	69db      	ldr	r3, [r3, #28]
 8011560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011562:	429a      	cmp	r2, r3
 8011564:	d3ba      	bcc.n	80114dc <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801156a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801156c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801156e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011570:	697b      	ldr	r3, [r7, #20]
 8011572:	429a      	cmp	r2, r3
 8011574:	d803      	bhi.n	801157e <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8011576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011578:	2200      	movs	r2, #0
 801157a:	601a      	str	r2, [r3, #0]
 801157c:	e1b6      	b.n	80118ec <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801157e:	2311      	movs	r3, #17
 8011580:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011584:	e1b2      	b.n	80118ec <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	68db      	ldr	r3, [r3, #12]
 801158a:	683a      	ldr	r2, [r7, #0]
 801158c:	429a      	cmp	r2, r3
 801158e:	d902      	bls.n	8011596 <f_lseek+0x136>
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	68db      	ldr	r3, [r3, #12]
 8011594:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	683a      	ldr	r2, [r7, #0]
 801159a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801159c:	683b      	ldr	r3, [r7, #0]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	f000 81a4 	beq.w	80118ec <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80115a4:	683b      	ldr	r3, [r7, #0]
 80115a6:	3b01      	subs	r3, #1
 80115a8:	4619      	mov	r1, r3
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	f7fd fc6b 	bl	800ee86 <clmt_clust>
 80115b0:	4602      	mov	r2, r0
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80115b6:	68ba      	ldr	r2, [r7, #8]
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	69db      	ldr	r3, [r3, #28]
 80115bc:	4619      	mov	r1, r3
 80115be:	4610      	mov	r0, r2
 80115c0:	f7fd f9b4 	bl	800e92c <clust2sect>
 80115c4:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80115c6:	69bb      	ldr	r3, [r7, #24]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d109      	bne.n	80115e0 <f_lseek+0x180>
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	2202      	movs	r2, #2
 80115d0:	755a      	strb	r2, [r3, #21]
 80115d2:	68bb      	ldr	r3, [r7, #8]
 80115d4:	2102      	movs	r1, #2
 80115d6:	4618      	mov	r0, r3
 80115d8:	f7fc ff41 	bl	800e45e <unlock_fs>
 80115dc:	2302      	movs	r3, #2
 80115de:	e18e      	b.n	80118fe <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80115e0:	683b      	ldr	r3, [r7, #0]
 80115e2:	3b01      	subs	r3, #1
 80115e4:	0a5b      	lsrs	r3, r3, #9
 80115e6:	68ba      	ldr	r2, [r7, #8]
 80115e8:	8952      	ldrh	r2, [r2, #10]
 80115ea:	3a01      	subs	r2, #1
 80115ec:	4013      	ands	r3, r2
 80115ee:	69ba      	ldr	r2, [r7, #24]
 80115f0:	4413      	add	r3, r2
 80115f2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	699b      	ldr	r3, [r3, #24]
 80115f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	f000 8175 	beq.w	80118ec <f_lseek+0x48c>
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	6a1b      	ldr	r3, [r3, #32]
 8011606:	69ba      	ldr	r2, [r7, #24]
 8011608:	429a      	cmp	r2, r3
 801160a:	f000 816f 	beq.w	80118ec <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	7d1b      	ldrb	r3, [r3, #20]
 8011612:	b25b      	sxtb	r3, r3
 8011614:	2b00      	cmp	r3, #0
 8011616:	da1d      	bge.n	8011654 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	7858      	ldrb	r0, [r3, #1]
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	6a1a      	ldr	r2, [r3, #32]
 8011626:	2301      	movs	r3, #1
 8011628:	f7fc fdc4 	bl	800e1b4 <disk_write>
 801162c:	4603      	mov	r3, r0
 801162e:	2b00      	cmp	r3, #0
 8011630:	d009      	beq.n	8011646 <f_lseek+0x1e6>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2201      	movs	r2, #1
 8011636:	755a      	strb	r2, [r3, #21]
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	2101      	movs	r1, #1
 801163c:	4618      	mov	r0, r3
 801163e:	f7fc ff0e 	bl	800e45e <unlock_fs>
 8011642:	2301      	movs	r3, #1
 8011644:	e15b      	b.n	80118fe <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	7d1b      	ldrb	r3, [r3, #20]
 801164a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801164e:	b2da      	uxtb	r2, r3
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	7858      	ldrb	r0, [r3, #1]
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801165e:	2301      	movs	r3, #1
 8011660:	69ba      	ldr	r2, [r7, #24]
 8011662:	f7fc fd87 	bl	800e174 <disk_read>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d009      	beq.n	8011680 <f_lseek+0x220>
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2201      	movs	r2, #1
 8011670:	755a      	strb	r2, [r3, #21]
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	2101      	movs	r1, #1
 8011676:	4618      	mov	r0, r3
 8011678:	f7fc fef1 	bl	800e45e <unlock_fs>
 801167c:	2301      	movs	r3, #1
 801167e:	e13e      	b.n	80118fe <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	69ba      	ldr	r2, [r7, #24]
 8011684:	621a      	str	r2, [r3, #32]
 8011686:	e131      	b.n	80118ec <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	68db      	ldr	r3, [r3, #12]
 801168c:	683a      	ldr	r2, [r7, #0]
 801168e:	429a      	cmp	r2, r3
 8011690:	d908      	bls.n	80116a4 <f_lseek+0x244>
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	7d1b      	ldrb	r3, [r3, #20]
 8011696:	f003 0302 	and.w	r3, r3, #2
 801169a:	2b00      	cmp	r3, #0
 801169c:	d102      	bne.n	80116a4 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	68db      	ldr	r3, [r3, #12]
 80116a2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	699b      	ldr	r3, [r3, #24]
 80116a8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80116aa:	2300      	movs	r3, #0
 80116ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80116b2:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80116b4:	683b      	ldr	r3, [r7, #0]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	f000 80c0 	beq.w	801183c <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	895b      	ldrh	r3, [r3, #10]
 80116c0:	025b      	lsls	r3, r3, #9
 80116c2:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80116c4:	6a3b      	ldr	r3, [r7, #32]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d01b      	beq.n	8011702 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	1e5a      	subs	r2, r3, #1
 80116ce:	69fb      	ldr	r3, [r7, #28]
 80116d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80116d4:	6a3b      	ldr	r3, [r7, #32]
 80116d6:	1e59      	subs	r1, r3, #1
 80116d8:	69fb      	ldr	r3, [r7, #28]
 80116da:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80116de:	429a      	cmp	r2, r3
 80116e0:	d30f      	bcc.n	8011702 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80116e2:	6a3b      	ldr	r3, [r7, #32]
 80116e4:	1e5a      	subs	r2, r3, #1
 80116e6:	69fb      	ldr	r3, [r7, #28]
 80116e8:	425b      	negs	r3, r3
 80116ea:	401a      	ands	r2, r3
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	699b      	ldr	r3, [r3, #24]
 80116f4:	683a      	ldr	r2, [r7, #0]
 80116f6:	1ad3      	subs	r3, r2, r3
 80116f8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	69db      	ldr	r3, [r3, #28]
 80116fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011700:	e02c      	b.n	801175c <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	689b      	ldr	r3, [r3, #8]
 8011706:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170a:	2b00      	cmp	r3, #0
 801170c:	d123      	bne.n	8011756 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	2100      	movs	r1, #0
 8011712:	4618      	mov	r0, r3
 8011714:	f7fd fb1f 	bl	800ed56 <create_chain>
 8011718:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801171a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171c:	2b01      	cmp	r3, #1
 801171e:	d109      	bne.n	8011734 <f_lseek+0x2d4>
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	2202      	movs	r2, #2
 8011724:	755a      	strb	r2, [r3, #21]
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	2102      	movs	r1, #2
 801172a:	4618      	mov	r0, r3
 801172c:	f7fc fe97 	bl	800e45e <unlock_fs>
 8011730:	2302      	movs	r3, #2
 8011732:	e0e4      	b.n	80118fe <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011736:	f1b3 3fff 	cmp.w	r3, #4294967295
 801173a:	d109      	bne.n	8011750 <f_lseek+0x2f0>
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	2201      	movs	r2, #1
 8011740:	755a      	strb	r2, [r3, #21]
 8011742:	68bb      	ldr	r3, [r7, #8]
 8011744:	2101      	movs	r1, #1
 8011746:	4618      	mov	r0, r3
 8011748:	f7fc fe89 	bl	800e45e <unlock_fs>
 801174c:	2301      	movs	r3, #1
 801174e:	e0d6      	b.n	80118fe <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011754:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801175a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801175c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801175e:	2b00      	cmp	r3, #0
 8011760:	d06c      	beq.n	801183c <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8011762:	e044      	b.n	80117ee <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8011764:	683a      	ldr	r2, [r7, #0]
 8011766:	69fb      	ldr	r3, [r7, #28]
 8011768:	1ad3      	subs	r3, r2, r3
 801176a:	603b      	str	r3, [r7, #0]
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	699a      	ldr	r2, [r3, #24]
 8011770:	69fb      	ldr	r3, [r7, #28]
 8011772:	441a      	add	r2, r3
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	7d1b      	ldrb	r3, [r3, #20]
 801177c:	f003 0302 	and.w	r3, r3, #2
 8011780:	2b00      	cmp	r3, #0
 8011782:	d00b      	beq.n	801179c <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011788:	4618      	mov	r0, r3
 801178a:	f7fd fae4 	bl	800ed56 <create_chain>
 801178e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011792:	2b00      	cmp	r3, #0
 8011794:	d108      	bne.n	80117a8 <f_lseek+0x348>
							ofs = 0; break;
 8011796:	2300      	movs	r3, #0
 8011798:	603b      	str	r3, [r7, #0]
 801179a:	e02c      	b.n	80117f6 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80117a0:	4618      	mov	r0, r3
 80117a2:	f7fd f8e2 	bl	800e96a <get_fat>
 80117a6:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80117a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117ae:	d109      	bne.n	80117c4 <f_lseek+0x364>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2201      	movs	r2, #1
 80117b4:	755a      	strb	r2, [r3, #21]
 80117b6:	68bb      	ldr	r3, [r7, #8]
 80117b8:	2101      	movs	r1, #1
 80117ba:	4618      	mov	r0, r3
 80117bc:	f7fc fe4f 	bl	800e45e <unlock_fs>
 80117c0:	2301      	movs	r3, #1
 80117c2:	e09c      	b.n	80118fe <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80117c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117c6:	2b01      	cmp	r3, #1
 80117c8:	d904      	bls.n	80117d4 <f_lseek+0x374>
 80117ca:	68bb      	ldr	r3, [r7, #8]
 80117cc:	69db      	ldr	r3, [r3, #28]
 80117ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80117d0:	429a      	cmp	r2, r3
 80117d2:	d309      	bcc.n	80117e8 <f_lseek+0x388>
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	2202      	movs	r2, #2
 80117d8:	755a      	strb	r2, [r3, #21]
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	2102      	movs	r1, #2
 80117de:	4618      	mov	r0, r3
 80117e0:	f7fc fe3d 	bl	800e45e <unlock_fs>
 80117e4:	2302      	movs	r3, #2
 80117e6:	e08a      	b.n	80118fe <f_lseek+0x49e>
					fp->clust = clst;
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80117ec:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80117ee:	683a      	ldr	r2, [r7, #0]
 80117f0:	69fb      	ldr	r3, [r7, #28]
 80117f2:	429a      	cmp	r2, r3
 80117f4:	d8b6      	bhi.n	8011764 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	699a      	ldr	r2, [r3, #24]
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	441a      	add	r2, r3
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011808:	2b00      	cmp	r3, #0
 801180a:	d017      	beq.n	801183c <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801180c:	68bb      	ldr	r3, [r7, #8]
 801180e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011810:	4618      	mov	r0, r3
 8011812:	f7fd f88b 	bl	800e92c <clust2sect>
 8011816:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801181a:	2b00      	cmp	r3, #0
 801181c:	d109      	bne.n	8011832 <f_lseek+0x3d2>
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	2202      	movs	r2, #2
 8011822:	755a      	strb	r2, [r3, #21]
 8011824:	68bb      	ldr	r3, [r7, #8]
 8011826:	2102      	movs	r1, #2
 8011828:	4618      	mov	r0, r3
 801182a:	f7fc fe18 	bl	800e45e <unlock_fs>
 801182e:	2302      	movs	r3, #2
 8011830:	e065      	b.n	80118fe <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	0a5b      	lsrs	r3, r3, #9
 8011836:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011838:	4413      	add	r3, r2
 801183a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	699a      	ldr	r2, [r3, #24]
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	68db      	ldr	r3, [r3, #12]
 8011844:	429a      	cmp	r2, r3
 8011846:	d90a      	bls.n	801185e <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	699a      	ldr	r2, [r3, #24]
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	7d1b      	ldrb	r3, [r3, #20]
 8011854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011858:	b2da      	uxtb	r2, r3
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	699b      	ldr	r3, [r3, #24]
 8011862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011866:	2b00      	cmp	r3, #0
 8011868:	d040      	beq.n	80118ec <f_lseek+0x48c>
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6a1b      	ldr	r3, [r3, #32]
 801186e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011870:	429a      	cmp	r2, r3
 8011872:	d03b      	beq.n	80118ec <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	7d1b      	ldrb	r3, [r3, #20]
 8011878:	b25b      	sxtb	r3, r3
 801187a:	2b00      	cmp	r3, #0
 801187c:	da1d      	bge.n	80118ba <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801187e:	68bb      	ldr	r3, [r7, #8]
 8011880:	7858      	ldrb	r0, [r3, #1]
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	6a1a      	ldr	r2, [r3, #32]
 801188c:	2301      	movs	r3, #1
 801188e:	f7fc fc91 	bl	800e1b4 <disk_write>
 8011892:	4603      	mov	r3, r0
 8011894:	2b00      	cmp	r3, #0
 8011896:	d009      	beq.n	80118ac <f_lseek+0x44c>
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	2201      	movs	r2, #1
 801189c:	755a      	strb	r2, [r3, #21]
 801189e:	68bb      	ldr	r3, [r7, #8]
 80118a0:	2101      	movs	r1, #1
 80118a2:	4618      	mov	r0, r3
 80118a4:	f7fc fddb 	bl	800e45e <unlock_fs>
 80118a8:	2301      	movs	r3, #1
 80118aa:	e028      	b.n	80118fe <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	7d1b      	ldrb	r3, [r3, #20]
 80118b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118b4:	b2da      	uxtb	r2, r3
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80118ba:	68bb      	ldr	r3, [r7, #8]
 80118bc:	7858      	ldrb	r0, [r3, #1]
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80118c4:	2301      	movs	r3, #1
 80118c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80118c8:	f7fc fc54 	bl	800e174 <disk_read>
 80118cc:	4603      	mov	r3, r0
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d009      	beq.n	80118e6 <f_lseek+0x486>
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	2201      	movs	r2, #1
 80118d6:	755a      	strb	r2, [r3, #21]
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	2101      	movs	r1, #1
 80118dc:	4618      	mov	r0, r3
 80118de:	f7fc fdbe 	bl	800e45e <unlock_fs>
 80118e2:	2301      	movs	r3, #1
 80118e4:	e00b      	b.n	80118fe <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80118ea:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80118ec:	68bb      	ldr	r3, [r7, #8]
 80118ee:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80118f2:	4611      	mov	r1, r2
 80118f4:	4618      	mov	r0, r3
 80118f6:	f7fc fdb2 	bl	800e45e <unlock_fs>
 80118fa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80118fe:	4618      	mov	r0, r3
 8011900:	3740      	adds	r7, #64	@ 0x40
 8011902:	46bd      	mov	sp, r7
 8011904:	bd80      	pop	{r7, pc}

08011906 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011906:	b580      	push	{r7, lr}
 8011908:	b086      	sub	sp, #24
 801190a:	af00      	add	r7, sp, #0
 801190c:	6078      	str	r0, [r7, #4]
 801190e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d101      	bne.n	801191a <f_opendir+0x14>
 8011916:	2309      	movs	r3, #9
 8011918:	e07f      	b.n	8011a1a <f_opendir+0x114>

	/* Get logical drive */
	obj = &dp->obj;
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801191e:	f107 0108 	add.w	r1, r7, #8
 8011922:	463b      	mov	r3, r7
 8011924:	2200      	movs	r2, #0
 8011926:	4618      	mov	r0, r3
 8011928:	f7fe fcfa 	bl	8010320 <find_volume>
 801192c:	4603      	mov	r3, r0
 801192e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011930:	7dfb      	ldrb	r3, [r7, #23]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d164      	bne.n	8011a00 <f_opendir+0xfa>
		obj->fs = fs;
 8011936:	68ba      	ldr	r2, [r7, #8]
 8011938:	693b      	ldr	r3, [r7, #16]
 801193a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 801193c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8011940:	f000 fba1 	bl	8012086 <ff_memalloc>
 8011944:	60f8      	str	r0, [r7, #12]
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d106      	bne.n	801195a <f_opendir+0x54>
 801194c:	68bb      	ldr	r3, [r7, #8]
 801194e:	2111      	movs	r1, #17
 8011950:	4618      	mov	r0, r3
 8011952:	f7fc fd84 	bl	800e45e <unlock_fs>
 8011956:	2311      	movs	r3, #17
 8011958:	e05f      	b.n	8011a1a <f_opendir+0x114>
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	68fa      	ldr	r2, [r7, #12]
 801195e:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8011960:	683b      	ldr	r3, [r7, #0]
 8011962:	4619      	mov	r1, r3
 8011964:	6878      	ldr	r0, [r7, #4]
 8011966:	f7fe fbcf 	bl	8010108 <follow_path>
 801196a:	4603      	mov	r3, r0
 801196c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801196e:	7dfb      	ldrb	r3, [r7, #23]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d13d      	bne.n	80119f0 <f_opendir+0xea>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801197a:	b25b      	sxtb	r3, r3
 801197c:	2b00      	cmp	r3, #0
 801197e:	db12      	blt.n	80119a6 <f_opendir+0xa0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8011980:	693b      	ldr	r3, [r7, #16]
 8011982:	799b      	ldrb	r3, [r3, #6]
 8011984:	f003 0310 	and.w	r3, r3, #16
 8011988:	2b00      	cmp	r3, #0
 801198a:	d00a      	beq.n	80119a2 <f_opendir+0x9c>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801198c:	68ba      	ldr	r2, [r7, #8]
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	6a1b      	ldr	r3, [r3, #32]
 8011992:	4619      	mov	r1, r3
 8011994:	4610      	mov	r0, r2
 8011996:	f7fd fc31 	bl	800f1fc <ld_clust>
 801199a:	4602      	mov	r2, r0
 801199c:	693b      	ldr	r3, [r7, #16]
 801199e:	609a      	str	r2, [r3, #8]
 80119a0:	e001      	b.n	80119a6 <f_opendir+0xa0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80119a2:	2305      	movs	r3, #5
 80119a4:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80119a6:	7dfb      	ldrb	r3, [r7, #23]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d121      	bne.n	80119f0 <f_opendir+0xea>
				obj->id = fs->id;
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	88da      	ldrh	r2, [r3, #6]
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80119b4:	2100      	movs	r1, #0
 80119b6:	6878      	ldr	r0, [r7, #4]
 80119b8:	f7fd fa99 	bl	800eeee <dir_sdi>
 80119bc:	4603      	mov	r3, r0
 80119be:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80119c0:	7dfb      	ldrb	r3, [r7, #23]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d114      	bne.n	80119f0 <f_opendir+0xea>
					if (obj->sclust) {
 80119c6:	693b      	ldr	r3, [r7, #16]
 80119c8:	689b      	ldr	r3, [r3, #8]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d00d      	beq.n	80119ea <f_opendir+0xe4>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80119ce:	2100      	movs	r1, #0
 80119d0:	6878      	ldr	r0, [r7, #4]
 80119d2:	f7fc fddd 	bl	800e590 <inc_lock>
 80119d6:	4602      	mov	r2, r0
 80119d8:	693b      	ldr	r3, [r7, #16]
 80119da:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80119dc:	693b      	ldr	r3, [r7, #16]
 80119de:	691b      	ldr	r3, [r3, #16]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d105      	bne.n	80119f0 <f_opendir+0xea>
 80119e4:	2312      	movs	r3, #18
 80119e6:	75fb      	strb	r3, [r7, #23]
 80119e8:	e002      	b.n	80119f0 <f_opendir+0xea>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80119ea:	693b      	ldr	r3, [r7, #16]
 80119ec:	2200      	movs	r2, #0
 80119ee:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 80119f0:	68f8      	ldr	r0, [r7, #12]
 80119f2:	f000 fb54 	bl	801209e <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80119f6:	7dfb      	ldrb	r3, [r7, #23]
 80119f8:	2b04      	cmp	r3, #4
 80119fa:	d101      	bne.n	8011a00 <f_opendir+0xfa>
 80119fc:	2305      	movs	r3, #5
 80119fe:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8011a00:	7dfb      	ldrb	r3, [r7, #23]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d002      	beq.n	8011a0c <f_opendir+0x106>
 8011a06:	693b      	ldr	r3, [r7, #16]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011a0c:	68bb      	ldr	r3, [r7, #8]
 8011a0e:	7dfa      	ldrb	r2, [r7, #23]
 8011a10:	4611      	mov	r1, r2
 8011a12:	4618      	mov	r0, r3
 8011a14:	f7fc fd23 	bl	800e45e <unlock_fs>
 8011a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	3718      	adds	r7, #24
 8011a1e:	46bd      	mov	sp, r7
 8011a20:	bd80      	pop	{r7, pc}

08011a22 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8011a22:	b580      	push	{r7, lr}
 8011a24:	b084      	sub	sp, #16
 8011a26:	af00      	add	r7, sp, #0
 8011a28:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	f107 0208 	add.w	r2, r7, #8
 8011a30:	4611      	mov	r1, r2
 8011a32:	4618      	mov	r0, r3
 8011a34:	f7fe fec8 	bl	80107c8 <validate>
 8011a38:	4603      	mov	r3, r0
 8011a3a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011a3c:	7bfb      	ldrb	r3, [r7, #15]
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d115      	bne.n	8011a6e <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	691b      	ldr	r3, [r3, #16]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d006      	beq.n	8011a58 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	691b      	ldr	r3, [r3, #16]
 8011a4e:	4618      	mov	r0, r3
 8011a50:	f7fc fe2c 	bl	800e6ac <dec_lock>
 8011a54:	4603      	mov	r3, r0
 8011a56:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8011a58:	7bfb      	ldrb	r3, [r7, #15]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d102      	bne.n	8011a64 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	2200      	movs	r2, #0
 8011a62:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	2100      	movs	r1, #0
 8011a68:	4618      	mov	r0, r3
 8011a6a:	f7fc fcf8 	bl	800e45e <unlock_fs>
#endif
	}
	return res;
 8011a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a70:	4618      	mov	r0, r3
 8011a72:	3710      	adds	r7, #16
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd80      	pop	{r7, pc}

08011a78 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b086      	sub	sp, #24
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
 8011a80:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	f107 020c 	add.w	r2, r7, #12
 8011a88:	4611      	mov	r1, r2
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f7fe fe9c 	bl	80107c8 <validate>
 8011a90:	4603      	mov	r3, r0
 8011a92:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011a94:	7dfb      	ldrb	r3, [r7, #23]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d13b      	bne.n	8011b12 <f_readdir+0x9a>
		if (!fno) {
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d106      	bne.n	8011aae <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8011aa0:	2100      	movs	r1, #0
 8011aa2:	6878      	ldr	r0, [r7, #4]
 8011aa4:	f7fd fa23 	bl	800eeee <dir_sdi>
 8011aa8:	4603      	mov	r3, r0
 8011aaa:	75fb      	strb	r3, [r7, #23]
 8011aac:	e031      	b.n	8011b12 <f_readdir+0x9a>
		} else {
			INIT_NAMBUF(fs);
 8011aae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8011ab2:	f000 fae8 	bl	8012086 <ff_memalloc>
 8011ab6:	6138      	str	r0, [r7, #16]
 8011ab8:	693b      	ldr	r3, [r7, #16]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d106      	bne.n	8011acc <f_readdir+0x54>
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	2111      	movs	r1, #17
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	f7fc fccb 	bl	800e45e <unlock_fs>
 8011ac8:	2311      	movs	r3, #17
 8011aca:	e029      	b.n	8011b20 <f_readdir+0xa8>
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	693a      	ldr	r2, [r7, #16]
 8011ad0:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 8011ad2:	2100      	movs	r1, #0
 8011ad4:	6878      	ldr	r0, [r7, #4]
 8011ad6:	f7fd fdd2 	bl	800f67e <dir_read>
 8011ada:	4603      	mov	r3, r0
 8011adc:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8011ade:	7dfb      	ldrb	r3, [r7, #23]
 8011ae0:	2b04      	cmp	r3, #4
 8011ae2:	d101      	bne.n	8011ae8 <f_readdir+0x70>
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 8011ae8:	7dfb      	ldrb	r3, [r7, #23]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d10e      	bne.n	8011b0c <f_readdir+0x94>
				get_fileinfo(dp, fno);		/* Get the object information */
 8011aee:	6839      	ldr	r1, [r7, #0]
 8011af0:	6878      	ldr	r0, [r7, #4]
 8011af2:	f7fe f823 	bl	800fb3c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8011af6:	2100      	movs	r1, #0
 8011af8:	6878      	ldr	r0, [r7, #4]
 8011afa:	f7fd fa73 	bl	800efe4 <dir_next>
 8011afe:	4603      	mov	r3, r0
 8011b00:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8011b02:	7dfb      	ldrb	r3, [r7, #23]
 8011b04:	2b04      	cmp	r3, #4
 8011b06:	d101      	bne.n	8011b0c <f_readdir+0x94>
 8011b08:	2300      	movs	r3, #0
 8011b0a:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 8011b0c:	6938      	ldr	r0, [r7, #16]
 8011b0e:	f000 fac6 	bl	801209e <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	7dfa      	ldrb	r2, [r7, #23]
 8011b16:	4611      	mov	r1, r2
 8011b18:	4618      	mov	r0, r3
 8011b1a:	f7fc fca0 	bl	800e45e <unlock_fs>
 8011b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3718      	adds	r7, #24
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b098      	sub	sp, #96	@ 0x60
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011b30:	f107 0108 	add.w	r1, r7, #8
 8011b34:	1d3b      	adds	r3, r7, #4
 8011b36:	2202      	movs	r2, #2
 8011b38:	4618      	mov	r0, r3
 8011b3a:	f7fe fbf1 	bl	8010320 <find_volume>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	dj.obj.fs = fs;
 8011b44:	68bb      	ldr	r3, [r7, #8]
 8011b46:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011b48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	f040 8101 	bne.w	8011d54 <f_mkdir+0x22c>
		INIT_NAMBUF(fs);
 8011b52:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8011b56:	f000 fa96 	bl	8012086 <ff_memalloc>
 8011b5a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8011b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d106      	bne.n	8011b70 <f_mkdir+0x48>
 8011b62:	68bb      	ldr	r3, [r7, #8]
 8011b64:	2111      	movs	r1, #17
 8011b66:	4618      	mov	r0, r3
 8011b68:	f7fc fc79 	bl	800e45e <unlock_fs>
 8011b6c:	2311      	movs	r3, #17
 8011b6e:	e0fa      	b.n	8011d66 <f_mkdir+0x23e>
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b74:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 8011b76:	687a      	ldr	r2, [r7, #4]
 8011b78:	f107 030c 	add.w	r3, r7, #12
 8011b7c:	4611      	mov	r1, r2
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f7fe fac2 	bl	8010108 <follow_path>
 8011b84:	4603      	mov	r3, r0
 8011b86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011b8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d102      	bne.n	8011b98 <f_mkdir+0x70>
 8011b92:	2308      	movs	r3, #8
 8011b94:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8011b98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b9c:	2b04      	cmp	r3, #4
 8011b9e:	f040 80d6 	bne.w	8011d4e <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8011ba2:	f107 030c 	add.w	r3, r7, #12
 8011ba6:	2100      	movs	r1, #0
 8011ba8:	4618      	mov	r0, r3
 8011baa:	f7fd f8d4 	bl	800ed56 <create_chain>
 8011bae:	64b8      	str	r0, [r7, #72]	@ 0x48
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011bb0:	68bb      	ldr	r3, [r7, #8]
 8011bb2:	895b      	ldrh	r3, [r3, #10]
 8011bb4:	025b      	lsls	r3, r3, #9
 8011bb6:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011bbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d102      	bne.n	8011bca <f_mkdir+0xa2>
 8011bc4:	2307      	movs	r3, #7
 8011bc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 8011bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bcc:	2b01      	cmp	r3, #1
 8011bce:	d102      	bne.n	8011bd6 <f_mkdir+0xae>
 8011bd0:	2302      	movs	r3, #2
 8011bd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bdc:	d102      	bne.n	8011be4 <f_mkdir+0xbc>
 8011bde:	2301      	movs	r3, #1
 8011be0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8011be4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d106      	bne.n	8011bfa <f_mkdir+0xd2>
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	4618      	mov	r0, r3
 8011bf0:	f7fc fdbc 	bl	800e76c <sync_window>
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			tm = GET_FATTIME();
 8011bfa:	f7fc f821 	bl	800dc40 <get_fattime>
 8011bfe:	6478      	str	r0, [r7, #68]	@ 0x44
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011c00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d16a      	bne.n	8011cde <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011c08:	68bb      	ldr	r3, [r7, #8]
 8011c0a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	f7fc fe8d 	bl	800e92c <clust2sect>
 8011c12:	6578      	str	r0, [r7, #84]	@ 0x54
				dir = fs->win;
 8011c14:	68bb      	ldr	r3, [r7, #8]
 8011c16:	3338      	adds	r3, #56	@ 0x38
 8011c18:	643b      	str	r3, [r7, #64]	@ 0x40
				mem_set(dir, 0, SS(fs));
 8011c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011c1e:	2100      	movs	r1, #0
 8011c20:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8011c22:	f7fc fba9 	bl	800e378 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011c26:	220b      	movs	r2, #11
 8011c28:	2120      	movs	r1, #32
 8011c2a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8011c2c:	f7fc fba4 	bl	800e378 <mem_set>
					dir[DIR_Name] = '.';
 8011c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c32:	222e      	movs	r2, #46	@ 0x2e
 8011c34:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c38:	330b      	adds	r3, #11
 8011c3a:	2210      	movs	r2, #16
 8011c3c:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c40:	3316      	adds	r3, #22
 8011c42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011c44:	4618      	mov	r0, r3
 8011c46:	f7fc fb4a 	bl	800e2de <st_dword>
					st_clust(fs, dir, dcl);
 8011c4a:	68bb      	ldr	r3, [r7, #8]
 8011c4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011c50:	4618      	mov	r0, r3
 8011c52:	f7fd faf2 	bl	800f23a <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8011c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c58:	3320      	adds	r3, #32
 8011c5a:	2220      	movs	r2, #32
 8011c5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011c5e:	4618      	mov	r0, r3
 8011c60:	f7fc fb69 	bl	800e336 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8011c64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c66:	3321      	adds	r3, #33	@ 0x21
 8011c68:	222e      	movs	r2, #46	@ 0x2e
 8011c6a:	701a      	strb	r2, [r3, #0]
 8011c6c:	697b      	ldr	r3, [r7, #20]
 8011c6e:	653b      	str	r3, [r7, #80]	@ 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	781b      	ldrb	r3, [r3, #0]
 8011c74:	2b03      	cmp	r3, #3
 8011c76:	d106      	bne.n	8011c86 <f_mkdir+0x15e>
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011c7e:	429a      	cmp	r2, r3
 8011c80:	d101      	bne.n	8011c86 <f_mkdir+0x15e>
 8011c82:	2300      	movs	r3, #0
 8011c84:	653b      	str	r3, [r7, #80]	@ 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 8011c86:	68b8      	ldr	r0, [r7, #8]
 8011c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c8a:	3320      	adds	r3, #32
 8011c8c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011c8e:	4619      	mov	r1, r3
 8011c90:	f7fd fad3 	bl	800f23a <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	895b      	ldrh	r3, [r3, #10]
 8011c98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011c9a:	e01b      	b.n	8011cd4 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8011c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011c9e:	1c5a      	adds	r2, r3, #1
 8011ca0:	657a      	str	r2, [r7, #84]	@ 0x54
 8011ca2:	68ba      	ldr	r2, [r7, #8]
 8011ca4:	6353      	str	r3, [r2, #52]	@ 0x34
					fs->wflag = 1;
 8011ca6:	68bb      	ldr	r3, [r7, #8]
 8011ca8:	2201      	movs	r2, #1
 8011caa:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f7fc fd5c 	bl	800e76c <sync_window>
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (res != FR_OK) break;
 8011cba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d10c      	bne.n	8011cdc <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8011cc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011cc6:	2100      	movs	r1, #0
 8011cc8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8011cca:	f7fc fb55 	bl	800e378 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011cd0:	3b01      	subs	r3, #1
 8011cd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011cd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d1e0      	bne.n	8011c9c <f_mkdir+0x174>
 8011cda:	e000      	b.n	8011cde <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8011cdc:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8011cde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d107      	bne.n	8011cf6 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8011ce6:	f107 030c 	add.w	r3, r7, #12
 8011cea:	4618      	mov	r0, r3
 8011cec:	f7fd fe2e 	bl	800f94c <dir_register>
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
			if (res == FR_OK) {
 8011cf6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d120      	bne.n	8011d40 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8011cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d00:	643b      	str	r3, [r7, #64]	@ 0x40
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8011d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d04:	3316      	adds	r3, #22
 8011d06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f7fc fae8 	bl	800e2de <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8011d0e:	68bb      	ldr	r3, [r7, #8]
 8011d10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011d12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011d14:	4618      	mov	r0, r3
 8011d16:	f7fd fa90 	bl	800f23a <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d1c:	330b      	adds	r3, #11
 8011d1e:	2210      	movs	r2, #16
 8011d20:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	2201      	movs	r2, #1
 8011d26:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011d28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d10e      	bne.n	8011d4e <f_mkdir+0x226>
					res = sync_fs(fs);
 8011d30:	68bb      	ldr	r3, [r7, #8]
 8011d32:	4618      	mov	r0, r3
 8011d34:	f7fc fd8c 	bl	800e850 <sync_fs>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8011d3e:	e006      	b.n	8011d4e <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011d40:	f107 030c 	add.w	r3, r7, #12
 8011d44:	2200      	movs	r2, #0
 8011d46:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011d48:	4618      	mov	r0, r3
 8011d4a:	f7fc ff9f 	bl	800ec8c <remove_chain>
			}
		}
		FREE_NAMBUF();
 8011d4e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8011d50:	f000 f9a5 	bl	801209e <ff_memfree>
	}

	LEAVE_FF(fs, res);
 8011d54:	68bb      	ldr	r3, [r7, #8]
 8011d56:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8011d5a:	4611      	mov	r1, r2
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f7fc fb7e 	bl	800e45e <unlock_fs>
 8011d62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8011d66:	4618      	mov	r0, r3
 8011d68:	3760      	adds	r7, #96	@ 0x60
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}
	...

08011d70 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011d70:	b480      	push	{r7}
 8011d72:	b087      	sub	sp, #28
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	60f8      	str	r0, [r7, #12]
 8011d78:	60b9      	str	r1, [r7, #8]
 8011d7a:	4613      	mov	r3, r2
 8011d7c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011d7e:	2301      	movs	r3, #1
 8011d80:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011d82:	2300      	movs	r3, #0
 8011d84:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011d86:	4b1f      	ldr	r3, [pc, #124]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011d88:	7a5b      	ldrb	r3, [r3, #9]
 8011d8a:	b2db      	uxtb	r3, r3
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d131      	bne.n	8011df4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011d90:	4b1c      	ldr	r3, [pc, #112]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011d92:	7a5b      	ldrb	r3, [r3, #9]
 8011d94:	b2db      	uxtb	r3, r3
 8011d96:	461a      	mov	r2, r3
 8011d98:	4b1a      	ldr	r3, [pc, #104]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011d9a:	2100      	movs	r1, #0
 8011d9c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011d9e:	4b19      	ldr	r3, [pc, #100]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011da0:	7a5b      	ldrb	r3, [r3, #9]
 8011da2:	b2db      	uxtb	r3, r3
 8011da4:	4a17      	ldr	r2, [pc, #92]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011da6:	009b      	lsls	r3, r3, #2
 8011da8:	4413      	add	r3, r2
 8011daa:	68fa      	ldr	r2, [r7, #12]
 8011dac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011dae:	4b15      	ldr	r3, [pc, #84]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011db0:	7a5b      	ldrb	r3, [r3, #9]
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	461a      	mov	r2, r3
 8011db6:	4b13      	ldr	r3, [pc, #76]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011db8:	4413      	add	r3, r2
 8011dba:	79fa      	ldrb	r2, [r7, #7]
 8011dbc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011dbe:	4b11      	ldr	r3, [pc, #68]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011dc0:	7a5b      	ldrb	r3, [r3, #9]
 8011dc2:	b2db      	uxtb	r3, r3
 8011dc4:	1c5a      	adds	r2, r3, #1
 8011dc6:	b2d1      	uxtb	r1, r2
 8011dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8011e04 <FATFS_LinkDriverEx+0x94>)
 8011dca:	7251      	strb	r1, [r2, #9]
 8011dcc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011dce:	7dbb      	ldrb	r3, [r7, #22]
 8011dd0:	3330      	adds	r3, #48	@ 0x30
 8011dd2:	b2da      	uxtb	r2, r3
 8011dd4:	68bb      	ldr	r3, [r7, #8]
 8011dd6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011dd8:	68bb      	ldr	r3, [r7, #8]
 8011dda:	3301      	adds	r3, #1
 8011ddc:	223a      	movs	r2, #58	@ 0x3a
 8011dde:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	3302      	adds	r3, #2
 8011de4:	222f      	movs	r2, #47	@ 0x2f
 8011de6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011de8:	68bb      	ldr	r3, [r7, #8]
 8011dea:	3303      	adds	r3, #3
 8011dec:	2200      	movs	r2, #0
 8011dee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011df0:	2300      	movs	r3, #0
 8011df2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011df6:	4618      	mov	r0, r3
 8011df8:	371c      	adds	r7, #28
 8011dfa:	46bd      	mov	sp, r7
 8011dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e00:	4770      	bx	lr
 8011e02:	bf00      	nop
 8011e04:	20004ef8 	.word	0x20004ef8

08011e08 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b082      	sub	sp, #8
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]
 8011e10:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011e12:	2200      	movs	r2, #0
 8011e14:	6839      	ldr	r1, [r7, #0]
 8011e16:	6878      	ldr	r0, [r7, #4]
 8011e18:	f7ff ffaa 	bl	8011d70 <FATFS_LinkDriverEx>
 8011e1c:	4603      	mov	r3, r0
}
 8011e1e:	4618      	mov	r0, r3
 8011e20:	3708      	adds	r7, #8
 8011e22:	46bd      	mov	sp, r7
 8011e24:	bd80      	pop	{r7, pc}
	...

08011e28 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011e28:	b480      	push	{r7}
 8011e2a:	b089      	sub	sp, #36	@ 0x24
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	4603      	mov	r3, r0
 8011e30:	6039      	str	r1, [r7, #0]
 8011e32:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 8011e34:	88fb      	ldrh	r3, [r7, #6]
 8011e36:	2b7f      	cmp	r3, #127	@ 0x7f
 8011e38:	d802      	bhi.n	8011e40 <ff_convert+0x18>
		c = chr;
 8011e3a:	88fb      	ldrh	r3, [r7, #6]
 8011e3c:	837b      	strh	r3, [r7, #26]
 8011e3e:	e045      	b.n	8011ecc <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d005      	beq.n	8011e52 <ff_convert+0x2a>
			p = oem2uni;
 8011e46:	4b25      	ldr	r3, [pc, #148]	@ (8011edc <ff_convert+0xb4>)
 8011e48:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 8011e4a:	f245 5320 	movw	r3, #21792	@ 0x5520
 8011e4e:	60bb      	str	r3, [r7, #8]
 8011e50:	e004      	b.n	8011e5c <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 8011e52:	4b23      	ldr	r3, [pc, #140]	@ (8011ee0 <ff_convert+0xb8>)
 8011e54:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 8011e56:	f245 5320 	movw	r3, #21792	@ 0x5520
 8011e5a:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 8011e60:	2310      	movs	r3, #16
 8011e62:	613b      	str	r3, [r7, #16]
 8011e64:	e021      	b.n	8011eaa <ff_convert+0x82>
			i = li + (hi - li) / 2;
 8011e66:	68ba      	ldr	r2, [r7, #8]
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	1ad3      	subs	r3, r2, r3
 8011e6c:	0fda      	lsrs	r2, r3, #31
 8011e6e:	4413      	add	r3, r2
 8011e70:	105b      	asrs	r3, r3, #1
 8011e72:	461a      	mov	r2, r3
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	4413      	add	r3, r2
 8011e78:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 8011e7a:	697b      	ldr	r3, [r7, #20]
 8011e7c:	009b      	lsls	r3, r3, #2
 8011e7e:	69fa      	ldr	r2, [r7, #28]
 8011e80:	4413      	add	r3, r2
 8011e82:	881b      	ldrh	r3, [r3, #0]
 8011e84:	88fa      	ldrh	r2, [r7, #6]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d013      	beq.n	8011eb2 <ff_convert+0x8a>
			if (chr > p[i * 2])
 8011e8a:	697b      	ldr	r3, [r7, #20]
 8011e8c:	009b      	lsls	r3, r3, #2
 8011e8e:	69fa      	ldr	r2, [r7, #28]
 8011e90:	4413      	add	r3, r2
 8011e92:	881b      	ldrh	r3, [r3, #0]
 8011e94:	88fa      	ldrh	r2, [r7, #6]
 8011e96:	429a      	cmp	r2, r3
 8011e98:	d902      	bls.n	8011ea0 <ff_convert+0x78>
				li = i;
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	60fb      	str	r3, [r7, #12]
 8011e9e:	e001      	b.n	8011ea4 <ff_convert+0x7c>
			else
				hi = i;
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 8011ea4:	693b      	ldr	r3, [r7, #16]
 8011ea6:	3b01      	subs	r3, #1
 8011ea8:	613b      	str	r3, [r7, #16]
 8011eaa:	693b      	ldr	r3, [r7, #16]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d1da      	bne.n	8011e66 <ff_convert+0x3e>
 8011eb0:	e000      	b.n	8011eb4 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 8011eb2:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 8011eb4:	693b      	ldr	r3, [r7, #16]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d006      	beq.n	8011ec8 <ff_convert+0xa0>
 8011eba:	697b      	ldr	r3, [r7, #20]
 8011ebc:	009b      	lsls	r3, r3, #2
 8011ebe:	3302      	adds	r3, #2
 8011ec0:	69fa      	ldr	r2, [r7, #28]
 8011ec2:	4413      	add	r3, r2
 8011ec4:	881b      	ldrh	r3, [r3, #0]
 8011ec6:	e000      	b.n	8011eca <ff_convert+0xa2>
 8011ec8:	2300      	movs	r3, #0
 8011eca:	837b      	strh	r3, [r7, #26]
	}

	return c;
 8011ecc:	8b7b      	ldrh	r3, [r7, #26]
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3724      	adds	r7, #36	@ 0x24
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed8:	4770      	bx	lr
 8011eda:	bf00      	nop
 8011edc:	080307d0 	.word	0x080307d0
 8011ee0:	0801b34c 	.word	0x0801b34c

08011ee4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8011ee4:	b480      	push	{r7}
 8011ee6:	b087      	sub	sp, #28
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	4603      	mov	r3, r0
 8011eec:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8011eee:	88fb      	ldrh	r3, [r7, #6]
 8011ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011ef4:	d201      	bcs.n	8011efa <ff_wtoupper+0x16>
 8011ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8011ff0 <ff_wtoupper+0x10c>)
 8011ef8:	e000      	b.n	8011efc <ff_wtoupper+0x18>
 8011efa:	4b3e      	ldr	r3, [pc, #248]	@ (8011ff4 <ff_wtoupper+0x110>)
 8011efc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8011efe:	697b      	ldr	r3, [r7, #20]
 8011f00:	1c9a      	adds	r2, r3, #2
 8011f02:	617a      	str	r2, [r7, #20]
 8011f04:	881b      	ldrh	r3, [r3, #0]
 8011f06:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8011f08:	8a7b      	ldrh	r3, [r7, #18]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d068      	beq.n	8011fe0 <ff_wtoupper+0xfc>
 8011f0e:	88fa      	ldrh	r2, [r7, #6]
 8011f10:	8a7b      	ldrh	r3, [r7, #18]
 8011f12:	429a      	cmp	r2, r3
 8011f14:	d364      	bcc.n	8011fe0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8011f16:	697b      	ldr	r3, [r7, #20]
 8011f18:	1c9a      	adds	r2, r3, #2
 8011f1a:	617a      	str	r2, [r7, #20]
 8011f1c:	881b      	ldrh	r3, [r3, #0]
 8011f1e:	823b      	strh	r3, [r7, #16]
 8011f20:	8a3b      	ldrh	r3, [r7, #16]
 8011f22:	0a1b      	lsrs	r3, r3, #8
 8011f24:	81fb      	strh	r3, [r7, #14]
 8011f26:	8a3b      	ldrh	r3, [r7, #16]
 8011f28:	b2db      	uxtb	r3, r3
 8011f2a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8011f2c:	88fa      	ldrh	r2, [r7, #6]
 8011f2e:	8a79      	ldrh	r1, [r7, #18]
 8011f30:	8a3b      	ldrh	r3, [r7, #16]
 8011f32:	440b      	add	r3, r1
 8011f34:	429a      	cmp	r2, r3
 8011f36:	da49      	bge.n	8011fcc <ff_wtoupper+0xe8>
			switch (cmd) {
 8011f38:	89fb      	ldrh	r3, [r7, #14]
 8011f3a:	2b08      	cmp	r3, #8
 8011f3c:	d84f      	bhi.n	8011fde <ff_wtoupper+0xfa>
 8011f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8011f44 <ff_wtoupper+0x60>)
 8011f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f44:	08011f69 	.word	0x08011f69
 8011f48:	08011f7b 	.word	0x08011f7b
 8011f4c:	08011f91 	.word	0x08011f91
 8011f50:	08011f99 	.word	0x08011f99
 8011f54:	08011fa1 	.word	0x08011fa1
 8011f58:	08011fa9 	.word	0x08011fa9
 8011f5c:	08011fb1 	.word	0x08011fb1
 8011f60:	08011fb9 	.word	0x08011fb9
 8011f64:	08011fc1 	.word	0x08011fc1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8011f68:	88fa      	ldrh	r2, [r7, #6]
 8011f6a:	8a7b      	ldrh	r3, [r7, #18]
 8011f6c:	1ad3      	subs	r3, r2, r3
 8011f6e:	005b      	lsls	r3, r3, #1
 8011f70:	697a      	ldr	r2, [r7, #20]
 8011f72:	4413      	add	r3, r2
 8011f74:	881b      	ldrh	r3, [r3, #0]
 8011f76:	80fb      	strh	r3, [r7, #6]
 8011f78:	e027      	b.n	8011fca <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8011f7a:	88fa      	ldrh	r2, [r7, #6]
 8011f7c:	8a7b      	ldrh	r3, [r7, #18]
 8011f7e:	1ad3      	subs	r3, r2, r3
 8011f80:	b29b      	uxth	r3, r3
 8011f82:	f003 0301 	and.w	r3, r3, #1
 8011f86:	b29b      	uxth	r3, r3
 8011f88:	88fa      	ldrh	r2, [r7, #6]
 8011f8a:	1ad3      	subs	r3, r2, r3
 8011f8c:	80fb      	strh	r3, [r7, #6]
 8011f8e:	e01c      	b.n	8011fca <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011f90:	88fb      	ldrh	r3, [r7, #6]
 8011f92:	3b10      	subs	r3, #16
 8011f94:	80fb      	strh	r3, [r7, #6]
 8011f96:	e018      	b.n	8011fca <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8011f98:	88fb      	ldrh	r3, [r7, #6]
 8011f9a:	3b20      	subs	r3, #32
 8011f9c:	80fb      	strh	r3, [r7, #6]
 8011f9e:	e014      	b.n	8011fca <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011fa0:	88fb      	ldrh	r3, [r7, #6]
 8011fa2:	3b30      	subs	r3, #48	@ 0x30
 8011fa4:	80fb      	strh	r3, [r7, #6]
 8011fa6:	e010      	b.n	8011fca <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8011fa8:	88fb      	ldrh	r3, [r7, #6]
 8011faa:	3b1a      	subs	r3, #26
 8011fac:	80fb      	strh	r3, [r7, #6]
 8011fae:	e00c      	b.n	8011fca <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011fb0:	88fb      	ldrh	r3, [r7, #6]
 8011fb2:	3308      	adds	r3, #8
 8011fb4:	80fb      	strh	r3, [r7, #6]
 8011fb6:	e008      	b.n	8011fca <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8011fb8:	88fb      	ldrh	r3, [r7, #6]
 8011fba:	3b50      	subs	r3, #80	@ 0x50
 8011fbc:	80fb      	strh	r3, [r7, #6]
 8011fbe:	e004      	b.n	8011fca <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8011fc0:	88fb      	ldrh	r3, [r7, #6]
 8011fc2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8011fc6:	80fb      	strh	r3, [r7, #6]
 8011fc8:	bf00      	nop
			}
			break;
 8011fca:	e008      	b.n	8011fde <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8011fcc:	89fb      	ldrh	r3, [r7, #14]
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d195      	bne.n	8011efe <ff_wtoupper+0x1a>
 8011fd2:	8a3b      	ldrh	r3, [r7, #16]
 8011fd4:	005b      	lsls	r3, r3, #1
 8011fd6:	697a      	ldr	r2, [r7, #20]
 8011fd8:	4413      	add	r3, r2
 8011fda:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8011fdc:	e78f      	b.n	8011efe <ff_wtoupper+0x1a>
			break;
 8011fde:	bf00      	nop
	}

	return chr;
 8011fe0:	88fb      	ldrh	r3, [r7, #6]
}
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	371c      	adds	r7, #28
 8011fe6:	46bd      	mov	sp, r7
 8011fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fec:	4770      	bx	lr
 8011fee:	bf00      	nop
 8011ff0:	08045c54 	.word	0x08045c54
 8011ff4:	08045e48 	.word	0x08045e48

08011ff8 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b084      	sub	sp, #16
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	4603      	mov	r3, r0
 8012000:	6039      	str	r1, [r7, #0]
 8012002:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8012004:	2200      	movs	r2, #0
 8012006:	2101      	movs	r1, #1
 8012008:	2001      	movs	r0, #1
 801200a:	f000 f9aa 	bl	8012362 <osSemaphoreNew>
 801200e:	4602      	mov	r2, r0
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8012014:	683b      	ldr	r3, [r7, #0]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	2b00      	cmp	r3, #0
 801201a:	bf14      	ite	ne
 801201c:	2301      	movne	r3, #1
 801201e:	2300      	moveq	r3, #0
 8012020:	b2db      	uxtb	r3, r3
 8012022:	60fb      	str	r3, [r7, #12]

    return ret;
 8012024:	68fb      	ldr	r3, [r7, #12]
}
 8012026:	4618      	mov	r0, r3
 8012028:	3710      	adds	r7, #16
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}

0801202e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801202e:	b580      	push	{r7, lr}
 8012030:	b082      	sub	sp, #8
 8012032:	af00      	add	r7, sp, #0
 8012034:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8012036:	6878      	ldr	r0, [r7, #4]
 8012038:	f000 fab2 	bl	80125a0 <osSemaphoreDelete>
#endif
    return 1;
 801203c:	2301      	movs	r3, #1
}
 801203e:	4618      	mov	r0, r3
 8012040:	3708      	adds	r7, #8
 8012042:	46bd      	mov	sp, r7
 8012044:	bd80      	pop	{r7, pc}

08012046 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8012046:	b580      	push	{r7, lr}
 8012048:	b084      	sub	sp, #16
 801204a:	af00      	add	r7, sp, #0
 801204c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801204e:	2300      	movs	r3, #0
 8012050:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8012052:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8012056:	6878      	ldr	r0, [r7, #4]
 8012058:	f000 fa0c 	bl	8012474 <osSemaphoreAcquire>
 801205c:	4603      	mov	r3, r0
 801205e:	2b00      	cmp	r3, #0
 8012060:	d101      	bne.n	8012066 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8012062:	2301      	movs	r3, #1
 8012064:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012066:	68fb      	ldr	r3, [r7, #12]
}
 8012068:	4618      	mov	r0, r3
 801206a:	3710      	adds	r7, #16
 801206c:	46bd      	mov	sp, r7
 801206e:	bd80      	pop	{r7, pc}

08012070 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012070:	b580      	push	{r7, lr}
 8012072:	b082      	sub	sp, #8
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8012078:	6878      	ldr	r0, [r7, #4]
 801207a:	f000 fa4d 	bl	8012518 <osSemaphoreRelease>
#endif
}
 801207e:	bf00      	nop
 8012080:	3708      	adds	r7, #8
 8012082:	46bd      	mov	sp, r7
 8012084:	bd80      	pop	{r7, pc}

08012086 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 8012086:	b580      	push	{r7, lr}
 8012088:	b082      	sub	sp, #8
 801208a:	af00      	add	r7, sp, #0
 801208c:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f003 fac4 	bl	801561c <pvPortMalloc>
 8012094:	4603      	mov	r3, r0
}
 8012096:	4618      	mov	r0, r3
 8012098:	3708      	adds	r7, #8
 801209a:	46bd      	mov	sp, r7
 801209c:	bd80      	pop	{r7, pc}

0801209e <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 801209e:	b580      	push	{r7, lr}
 80120a0:	b082      	sub	sp, #8
 80120a2:	af00      	add	r7, sp, #0
 80120a4:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 80120a6:	6878      	ldr	r0, [r7, #4]
 80120a8:	f003 fb86 	bl	80157b8 <vPortFree>
}
 80120ac:	bf00      	nop
 80120ae:	3708      	adds	r7, #8
 80120b0:	46bd      	mov	sp, r7
 80120b2:	bd80      	pop	{r7, pc}

080120b4 <__NVIC_SetPriority>:
{
 80120b4:	b480      	push	{r7}
 80120b6:	b083      	sub	sp, #12
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	4603      	mov	r3, r0
 80120bc:	6039      	str	r1, [r7, #0]
 80120be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80120c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	db0a      	blt.n	80120de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	b2da      	uxtb	r2, r3
 80120cc:	490c      	ldr	r1, [pc, #48]	@ (8012100 <__NVIC_SetPriority+0x4c>)
 80120ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120d2:	0112      	lsls	r2, r2, #4
 80120d4:	b2d2      	uxtb	r2, r2
 80120d6:	440b      	add	r3, r1
 80120d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80120dc:	e00a      	b.n	80120f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80120de:	683b      	ldr	r3, [r7, #0]
 80120e0:	b2da      	uxtb	r2, r3
 80120e2:	4908      	ldr	r1, [pc, #32]	@ (8012104 <__NVIC_SetPriority+0x50>)
 80120e4:	79fb      	ldrb	r3, [r7, #7]
 80120e6:	f003 030f 	and.w	r3, r3, #15
 80120ea:	3b04      	subs	r3, #4
 80120ec:	0112      	lsls	r2, r2, #4
 80120ee:	b2d2      	uxtb	r2, r2
 80120f0:	440b      	add	r3, r1
 80120f2:	761a      	strb	r2, [r3, #24]
}
 80120f4:	bf00      	nop
 80120f6:	370c      	adds	r7, #12
 80120f8:	46bd      	mov	sp, r7
 80120fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120fe:	4770      	bx	lr
 8012100:	e000e100 	.word	0xe000e100
 8012104:	e000ed00 	.word	0xe000ed00

08012108 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012108:	b580      	push	{r7, lr}
 801210a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801210c:	4b05      	ldr	r3, [pc, #20]	@ (8012124 <SysTick_Handler+0x1c>)
 801210e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012110:	f002 faf4 	bl	80146fc <xTaskGetSchedulerState>
 8012114:	4603      	mov	r3, r0
 8012116:	2b01      	cmp	r3, #1
 8012118:	d001      	beq.n	801211e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801211a:	f003 f9ed 	bl	80154f8 <xPortSysTickHandler>
  }
}
 801211e:	bf00      	nop
 8012120:	bd80      	pop	{r7, pc}
 8012122:	bf00      	nop
 8012124:	e000e010 	.word	0xe000e010

08012128 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012128:	b580      	push	{r7, lr}
 801212a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801212c:	2100      	movs	r1, #0
 801212e:	f06f 0004 	mvn.w	r0, #4
 8012132:	f7ff ffbf 	bl	80120b4 <__NVIC_SetPriority>
#endif
}
 8012136:	bf00      	nop
 8012138:	bd80      	pop	{r7, pc}
	...

0801213c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801213c:	b480      	push	{r7}
 801213e:	b083      	sub	sp, #12
 8012140:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012142:	f3ef 8305 	mrs	r3, IPSR
 8012146:	603b      	str	r3, [r7, #0]
  return(result);
 8012148:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801214a:	2b00      	cmp	r3, #0
 801214c:	d003      	beq.n	8012156 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801214e:	f06f 0305 	mvn.w	r3, #5
 8012152:	607b      	str	r3, [r7, #4]
 8012154:	e00c      	b.n	8012170 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012156:	4b0a      	ldr	r3, [pc, #40]	@ (8012180 <osKernelInitialize+0x44>)
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d105      	bne.n	801216a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801215e:	4b08      	ldr	r3, [pc, #32]	@ (8012180 <osKernelInitialize+0x44>)
 8012160:	2201      	movs	r2, #1
 8012162:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012164:	2300      	movs	r3, #0
 8012166:	607b      	str	r3, [r7, #4]
 8012168:	e002      	b.n	8012170 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801216a:	f04f 33ff 	mov.w	r3, #4294967295
 801216e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012170:	687b      	ldr	r3, [r7, #4]
}
 8012172:	4618      	mov	r0, r3
 8012174:	370c      	adds	r7, #12
 8012176:	46bd      	mov	sp, r7
 8012178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217c:	4770      	bx	lr
 801217e:	bf00      	nop
 8012180:	20004f04 	.word	0x20004f04

08012184 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8012184:	b580      	push	{r7, lr}
 8012186:	b082      	sub	sp, #8
 8012188:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 801218a:	f002 fab7 	bl	80146fc <xTaskGetSchedulerState>
 801218e:	4603      	mov	r3, r0
 8012190:	2b00      	cmp	r3, #0
 8012192:	d004      	beq.n	801219e <osKernelGetState+0x1a>
 8012194:	2b02      	cmp	r3, #2
 8012196:	d105      	bne.n	80121a4 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8012198:	2302      	movs	r3, #2
 801219a:	607b      	str	r3, [r7, #4]
      break;
 801219c:	e00c      	b.n	80121b8 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 801219e:	2303      	movs	r3, #3
 80121a0:	607b      	str	r3, [r7, #4]
      break;
 80121a2:	e009      	b.n	80121b8 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80121a4:	4b07      	ldr	r3, [pc, #28]	@ (80121c4 <osKernelGetState+0x40>)
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	2b01      	cmp	r3, #1
 80121aa:	d102      	bne.n	80121b2 <osKernelGetState+0x2e>
        state = osKernelReady;
 80121ac:	2301      	movs	r3, #1
 80121ae:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 80121b0:	e001      	b.n	80121b6 <osKernelGetState+0x32>
        state = osKernelInactive;
 80121b2:	2300      	movs	r3, #0
 80121b4:	607b      	str	r3, [r7, #4]
      break;
 80121b6:	bf00      	nop
  }

  return (state);
 80121b8:	687b      	ldr	r3, [r7, #4]
}
 80121ba:	4618      	mov	r0, r3
 80121bc:	3708      	adds	r7, #8
 80121be:	46bd      	mov	sp, r7
 80121c0:	bd80      	pop	{r7, pc}
 80121c2:	bf00      	nop
 80121c4:	20004f04 	.word	0x20004f04

080121c8 <osKernelStart>:

osStatus_t osKernelStart (void) {
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b082      	sub	sp, #8
 80121cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80121ce:	f3ef 8305 	mrs	r3, IPSR
 80121d2:	603b      	str	r3, [r7, #0]
  return(result);
 80121d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d003      	beq.n	80121e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80121da:	f06f 0305 	mvn.w	r3, #5
 80121de:	607b      	str	r3, [r7, #4]
 80121e0:	e010      	b.n	8012204 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80121e2:	4b0b      	ldr	r3, [pc, #44]	@ (8012210 <osKernelStart+0x48>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	2b01      	cmp	r3, #1
 80121e8:	d109      	bne.n	80121fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80121ea:	f7ff ff9d 	bl	8012128 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80121ee:	4b08      	ldr	r3, [pc, #32]	@ (8012210 <osKernelStart+0x48>)
 80121f0:	2202      	movs	r2, #2
 80121f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80121f4:	f001 fe1a 	bl	8013e2c <vTaskStartScheduler>
      stat = osOK;
 80121f8:	2300      	movs	r3, #0
 80121fa:	607b      	str	r3, [r7, #4]
 80121fc:	e002      	b.n	8012204 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80121fe:	f04f 33ff 	mov.w	r3, #4294967295
 8012202:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012204:	687b      	ldr	r3, [r7, #4]
}
 8012206:	4618      	mov	r0, r3
 8012208:	3708      	adds	r7, #8
 801220a:	46bd      	mov	sp, r7
 801220c:	bd80      	pop	{r7, pc}
 801220e:	bf00      	nop
 8012210:	20004f04 	.word	0x20004f04

08012214 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8012214:	b580      	push	{r7, lr}
 8012216:	b082      	sub	sp, #8
 8012218:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801221a:	f3ef 8305 	mrs	r3, IPSR
 801221e:	603b      	str	r3, [r7, #0]
  return(result);
 8012220:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8012222:	2b00      	cmp	r3, #0
 8012224:	d003      	beq.n	801222e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8012226:	f001 ff25 	bl	8014074 <xTaskGetTickCountFromISR>
 801222a:	6078      	str	r0, [r7, #4]
 801222c:	e002      	b.n	8012234 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 801222e:	f001 ff11 	bl	8014054 <xTaskGetTickCount>
 8012232:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8012234:	687b      	ldr	r3, [r7, #4]
}
 8012236:	4618      	mov	r0, r3
 8012238:	3708      	adds	r7, #8
 801223a:	46bd      	mov	sp, r7
 801223c:	bd80      	pop	{r7, pc}

0801223e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801223e:	b580      	push	{r7, lr}
 8012240:	b08e      	sub	sp, #56	@ 0x38
 8012242:	af04      	add	r7, sp, #16
 8012244:	60f8      	str	r0, [r7, #12]
 8012246:	60b9      	str	r1, [r7, #8]
 8012248:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801224a:	2300      	movs	r3, #0
 801224c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801224e:	f3ef 8305 	mrs	r3, IPSR
 8012252:	617b      	str	r3, [r7, #20]
  return(result);
 8012254:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012256:	2b00      	cmp	r3, #0
 8012258:	d17e      	bne.n	8012358 <osThreadNew+0x11a>
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	2b00      	cmp	r3, #0
 801225e:	d07b      	beq.n	8012358 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012260:	2380      	movs	r3, #128	@ 0x80
 8012262:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012264:	2318      	movs	r3, #24
 8012266:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012268:	2300      	movs	r3, #0
 801226a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801226c:	f04f 33ff 	mov.w	r3, #4294967295
 8012270:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d045      	beq.n	8012304 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d002      	beq.n	8012286 <osThreadNew+0x48>
        name = attr->name;
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	699b      	ldr	r3, [r3, #24]
 801228a:	2b00      	cmp	r3, #0
 801228c:	d002      	beq.n	8012294 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	699b      	ldr	r3, [r3, #24]
 8012292:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012294:	69fb      	ldr	r3, [r7, #28]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d008      	beq.n	80122ac <osThreadNew+0x6e>
 801229a:	69fb      	ldr	r3, [r7, #28]
 801229c:	2b38      	cmp	r3, #56	@ 0x38
 801229e:	d805      	bhi.n	80122ac <osThreadNew+0x6e>
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	685b      	ldr	r3, [r3, #4]
 80122a4:	f003 0301 	and.w	r3, r3, #1
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d001      	beq.n	80122b0 <osThreadNew+0x72>
        return (NULL);
 80122ac:	2300      	movs	r3, #0
 80122ae:	e054      	b.n	801235a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	695b      	ldr	r3, [r3, #20]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d003      	beq.n	80122c0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	695b      	ldr	r3, [r3, #20]
 80122bc:	089b      	lsrs	r3, r3, #2
 80122be:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	689b      	ldr	r3, [r3, #8]
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d00e      	beq.n	80122e6 <osThreadNew+0xa8>
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	68db      	ldr	r3, [r3, #12]
 80122cc:	2b5b      	cmp	r3, #91	@ 0x5b
 80122ce:	d90a      	bls.n	80122e6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d006      	beq.n	80122e6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	695b      	ldr	r3, [r3, #20]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d002      	beq.n	80122e6 <osThreadNew+0xa8>
        mem = 1;
 80122e0:	2301      	movs	r3, #1
 80122e2:	61bb      	str	r3, [r7, #24]
 80122e4:	e010      	b.n	8012308 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	689b      	ldr	r3, [r3, #8]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d10c      	bne.n	8012308 <osThreadNew+0xca>
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	68db      	ldr	r3, [r3, #12]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d108      	bne.n	8012308 <osThreadNew+0xca>
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	691b      	ldr	r3, [r3, #16]
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d104      	bne.n	8012308 <osThreadNew+0xca>
          mem = 0;
 80122fe:	2300      	movs	r3, #0
 8012300:	61bb      	str	r3, [r7, #24]
 8012302:	e001      	b.n	8012308 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012304:	2300      	movs	r3, #0
 8012306:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012308:	69bb      	ldr	r3, [r7, #24]
 801230a:	2b01      	cmp	r3, #1
 801230c:	d110      	bne.n	8012330 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012312:	687a      	ldr	r2, [r7, #4]
 8012314:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012316:	9202      	str	r2, [sp, #8]
 8012318:	9301      	str	r3, [sp, #4]
 801231a:	69fb      	ldr	r3, [r7, #28]
 801231c:	9300      	str	r3, [sp, #0]
 801231e:	68bb      	ldr	r3, [r7, #8]
 8012320:	6a3a      	ldr	r2, [r7, #32]
 8012322:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012324:	68f8      	ldr	r0, [r7, #12]
 8012326:	f001 fba5 	bl	8013a74 <xTaskCreateStatic>
 801232a:	4603      	mov	r3, r0
 801232c:	613b      	str	r3, [r7, #16]
 801232e:	e013      	b.n	8012358 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012330:	69bb      	ldr	r3, [r7, #24]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d110      	bne.n	8012358 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012336:	6a3b      	ldr	r3, [r7, #32]
 8012338:	b29a      	uxth	r2, r3
 801233a:	f107 0310 	add.w	r3, r7, #16
 801233e:	9301      	str	r3, [sp, #4]
 8012340:	69fb      	ldr	r3, [r7, #28]
 8012342:	9300      	str	r3, [sp, #0]
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012348:	68f8      	ldr	r0, [r7, #12]
 801234a:	f001 fbf3 	bl	8013b34 <xTaskCreate>
 801234e:	4603      	mov	r3, r0
 8012350:	2b01      	cmp	r3, #1
 8012352:	d001      	beq.n	8012358 <osThreadNew+0x11a>
            hTask = NULL;
 8012354:	2300      	movs	r3, #0
 8012356:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012358:	693b      	ldr	r3, [r7, #16]
}
 801235a:	4618      	mov	r0, r3
 801235c:	3728      	adds	r7, #40	@ 0x28
 801235e:	46bd      	mov	sp, r7
 8012360:	bd80      	pop	{r7, pc}

08012362 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8012362:	b580      	push	{r7, lr}
 8012364:	b08a      	sub	sp, #40	@ 0x28
 8012366:	af02      	add	r7, sp, #8
 8012368:	60f8      	str	r0, [r7, #12]
 801236a:	60b9      	str	r1, [r7, #8]
 801236c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 801236e:	2300      	movs	r3, #0
 8012370:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012372:	f3ef 8305 	mrs	r3, IPSR
 8012376:	613b      	str	r3, [r7, #16]
  return(result);
 8012378:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 801237a:	2b00      	cmp	r3, #0
 801237c:	d175      	bne.n	801246a <osSemaphoreNew+0x108>
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d072      	beq.n	801246a <osSemaphoreNew+0x108>
 8012384:	68ba      	ldr	r2, [r7, #8]
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	429a      	cmp	r2, r3
 801238a:	d86e      	bhi.n	801246a <osSemaphoreNew+0x108>
    mem = -1;
 801238c:	f04f 33ff 	mov.w	r3, #4294967295
 8012390:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d015      	beq.n	80123c4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	689b      	ldr	r3, [r3, #8]
 801239c:	2b00      	cmp	r3, #0
 801239e:	d006      	beq.n	80123ae <osSemaphoreNew+0x4c>
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	68db      	ldr	r3, [r3, #12]
 80123a4:	2b4f      	cmp	r3, #79	@ 0x4f
 80123a6:	d902      	bls.n	80123ae <osSemaphoreNew+0x4c>
        mem = 1;
 80123a8:	2301      	movs	r3, #1
 80123aa:	61bb      	str	r3, [r7, #24]
 80123ac:	e00c      	b.n	80123c8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	689b      	ldr	r3, [r3, #8]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d108      	bne.n	80123c8 <osSemaphoreNew+0x66>
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	68db      	ldr	r3, [r3, #12]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d104      	bne.n	80123c8 <osSemaphoreNew+0x66>
          mem = 0;
 80123be:	2300      	movs	r3, #0
 80123c0:	61bb      	str	r3, [r7, #24]
 80123c2:	e001      	b.n	80123c8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80123c4:	2300      	movs	r3, #0
 80123c6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80123c8:	69bb      	ldr	r3, [r7, #24]
 80123ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123ce:	d04c      	beq.n	801246a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	2b01      	cmp	r3, #1
 80123d4:	d128      	bne.n	8012428 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80123d6:	69bb      	ldr	r3, [r7, #24]
 80123d8:	2b01      	cmp	r3, #1
 80123da:	d10a      	bne.n	80123f2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	689b      	ldr	r3, [r3, #8]
 80123e0:	2203      	movs	r2, #3
 80123e2:	9200      	str	r2, [sp, #0]
 80123e4:	2200      	movs	r2, #0
 80123e6:	2100      	movs	r1, #0
 80123e8:	2001      	movs	r0, #1
 80123ea:	f000 fb81 	bl	8012af0 <xQueueGenericCreateStatic>
 80123ee:	61f8      	str	r0, [r7, #28]
 80123f0:	e005      	b.n	80123fe <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80123f2:	2203      	movs	r2, #3
 80123f4:	2100      	movs	r1, #0
 80123f6:	2001      	movs	r0, #1
 80123f8:	f000 fbf7 	bl	8012bea <xQueueGenericCreate>
 80123fc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80123fe:	69fb      	ldr	r3, [r7, #28]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d022      	beq.n	801244a <osSemaphoreNew+0xe8>
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d01f      	beq.n	801244a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801240a:	2300      	movs	r3, #0
 801240c:	2200      	movs	r2, #0
 801240e:	2100      	movs	r1, #0
 8012410:	69f8      	ldr	r0, [r7, #28]
 8012412:	f000 fcb7 	bl	8012d84 <xQueueGenericSend>
 8012416:	4603      	mov	r3, r0
 8012418:	2b01      	cmp	r3, #1
 801241a:	d016      	beq.n	801244a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 801241c:	69f8      	ldr	r0, [r7, #28]
 801241e:	f001 f955 	bl	80136cc <vQueueDelete>
            hSemaphore = NULL;
 8012422:	2300      	movs	r3, #0
 8012424:	61fb      	str	r3, [r7, #28]
 8012426:	e010      	b.n	801244a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8012428:	69bb      	ldr	r3, [r7, #24]
 801242a:	2b01      	cmp	r3, #1
 801242c:	d108      	bne.n	8012440 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	689b      	ldr	r3, [r3, #8]
 8012432:	461a      	mov	r2, r3
 8012434:	68b9      	ldr	r1, [r7, #8]
 8012436:	68f8      	ldr	r0, [r7, #12]
 8012438:	f000 fc35 	bl	8012ca6 <xQueueCreateCountingSemaphoreStatic>
 801243c:	61f8      	str	r0, [r7, #28]
 801243e:	e004      	b.n	801244a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8012440:	68b9      	ldr	r1, [r7, #8]
 8012442:	68f8      	ldr	r0, [r7, #12]
 8012444:	f000 fc68 	bl	8012d18 <xQueueCreateCountingSemaphore>
 8012448:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 801244a:	69fb      	ldr	r3, [r7, #28]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d00c      	beq.n	801246a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d003      	beq.n	801245e <osSemaphoreNew+0xfc>
          name = attr->name;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	617b      	str	r3, [r7, #20]
 801245c:	e001      	b.n	8012462 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 801245e:	2300      	movs	r3, #0
 8012460:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8012462:	6979      	ldr	r1, [r7, #20]
 8012464:	69f8      	ldr	r0, [r7, #28]
 8012466:	f001 fa7d 	bl	8013964 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 801246a:	69fb      	ldr	r3, [r7, #28]
}
 801246c:	4618      	mov	r0, r3
 801246e:	3720      	adds	r7, #32
 8012470:	46bd      	mov	sp, r7
 8012472:	bd80      	pop	{r7, pc}

08012474 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012474:	b580      	push	{r7, lr}
 8012476:	b086      	sub	sp, #24
 8012478:	af00      	add	r7, sp, #0
 801247a:	6078      	str	r0, [r7, #4]
 801247c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012482:	2300      	movs	r3, #0
 8012484:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012486:	693b      	ldr	r3, [r7, #16]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d103      	bne.n	8012494 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 801248c:	f06f 0303 	mvn.w	r3, #3
 8012490:	617b      	str	r3, [r7, #20]
 8012492:	e039      	b.n	8012508 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012494:	f3ef 8305 	mrs	r3, IPSR
 8012498:	60fb      	str	r3, [r7, #12]
  return(result);
 801249a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801249c:	2b00      	cmp	r3, #0
 801249e:	d022      	beq.n	80124e6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80124a0:	683b      	ldr	r3, [r7, #0]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d003      	beq.n	80124ae <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80124a6:	f06f 0303 	mvn.w	r3, #3
 80124aa:	617b      	str	r3, [r7, #20]
 80124ac:	e02c      	b.n	8012508 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80124ae:	2300      	movs	r3, #0
 80124b0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80124b2:	f107 0308 	add.w	r3, r7, #8
 80124b6:	461a      	mov	r2, r3
 80124b8:	2100      	movs	r1, #0
 80124ba:	6938      	ldr	r0, [r7, #16]
 80124bc:	f001 f884 	bl	80135c8 <xQueueReceiveFromISR>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b01      	cmp	r3, #1
 80124c4:	d003      	beq.n	80124ce <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80124c6:	f06f 0302 	mvn.w	r3, #2
 80124ca:	617b      	str	r3, [r7, #20]
 80124cc:	e01c      	b.n	8012508 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d019      	beq.n	8012508 <osSemaphoreAcquire+0x94>
 80124d4:	4b0f      	ldr	r3, [pc, #60]	@ (8012514 <osSemaphoreAcquire+0xa0>)
 80124d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80124da:	601a      	str	r2, [r3, #0]
 80124dc:	f3bf 8f4f 	dsb	sy
 80124e0:	f3bf 8f6f 	isb	sy
 80124e4:	e010      	b.n	8012508 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80124e6:	6839      	ldr	r1, [r7, #0]
 80124e8:	6938      	ldr	r0, [r7, #16]
 80124ea:	f000 ff5d 	bl	80133a8 <xQueueSemaphoreTake>
 80124ee:	4603      	mov	r3, r0
 80124f0:	2b01      	cmp	r3, #1
 80124f2:	d009      	beq.n	8012508 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d003      	beq.n	8012502 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80124fa:	f06f 0301 	mvn.w	r3, #1
 80124fe:	617b      	str	r3, [r7, #20]
 8012500:	e002      	b.n	8012508 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8012502:	f06f 0302 	mvn.w	r3, #2
 8012506:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8012508:	697b      	ldr	r3, [r7, #20]
}
 801250a:	4618      	mov	r0, r3
 801250c:	3718      	adds	r7, #24
 801250e:	46bd      	mov	sp, r7
 8012510:	bd80      	pop	{r7, pc}
 8012512:	bf00      	nop
 8012514:	e000ed04 	.word	0xe000ed04

08012518 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8012518:	b580      	push	{r7, lr}
 801251a:	b086      	sub	sp, #24
 801251c:	af00      	add	r7, sp, #0
 801251e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012524:	2300      	movs	r3, #0
 8012526:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012528:	693b      	ldr	r3, [r7, #16]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d103      	bne.n	8012536 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 801252e:	f06f 0303 	mvn.w	r3, #3
 8012532:	617b      	str	r3, [r7, #20]
 8012534:	e02c      	b.n	8012590 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012536:	f3ef 8305 	mrs	r3, IPSR
 801253a:	60fb      	str	r3, [r7, #12]
  return(result);
 801253c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801253e:	2b00      	cmp	r3, #0
 8012540:	d01a      	beq.n	8012578 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8012542:	2300      	movs	r3, #0
 8012544:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012546:	f107 0308 	add.w	r3, r7, #8
 801254a:	4619      	mov	r1, r3
 801254c:	6938      	ldr	r0, [r7, #16]
 801254e:	f000 fdb9 	bl	80130c4 <xQueueGiveFromISR>
 8012552:	4603      	mov	r3, r0
 8012554:	2b01      	cmp	r3, #1
 8012556:	d003      	beq.n	8012560 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8012558:	f06f 0302 	mvn.w	r3, #2
 801255c:	617b      	str	r3, [r7, #20]
 801255e:	e017      	b.n	8012590 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8012560:	68bb      	ldr	r3, [r7, #8]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d014      	beq.n	8012590 <osSemaphoreRelease+0x78>
 8012566:	4b0d      	ldr	r3, [pc, #52]	@ (801259c <osSemaphoreRelease+0x84>)
 8012568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801256c:	601a      	str	r2, [r3, #0]
 801256e:	f3bf 8f4f 	dsb	sy
 8012572:	f3bf 8f6f 	isb	sy
 8012576:	e00b      	b.n	8012590 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012578:	2300      	movs	r3, #0
 801257a:	2200      	movs	r2, #0
 801257c:	2100      	movs	r1, #0
 801257e:	6938      	ldr	r0, [r7, #16]
 8012580:	f000 fc00 	bl	8012d84 <xQueueGenericSend>
 8012584:	4603      	mov	r3, r0
 8012586:	2b01      	cmp	r3, #1
 8012588:	d002      	beq.n	8012590 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801258a:	f06f 0302 	mvn.w	r3, #2
 801258e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8012590:	697b      	ldr	r3, [r7, #20]
}
 8012592:	4618      	mov	r0, r3
 8012594:	3718      	adds	r7, #24
 8012596:	46bd      	mov	sp, r7
 8012598:	bd80      	pop	{r7, pc}
 801259a:	bf00      	nop
 801259c:	e000ed04 	.word	0xe000ed04

080125a0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b086      	sub	sp, #24
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80125ac:	f3ef 8305 	mrs	r3, IPSR
 80125b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80125b2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d003      	beq.n	80125c0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80125b8:	f06f 0305 	mvn.w	r3, #5
 80125bc:	617b      	str	r3, [r7, #20]
 80125be:	e00e      	b.n	80125de <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80125c0:	693b      	ldr	r3, [r7, #16]
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d103      	bne.n	80125ce <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80125c6:	f06f 0303 	mvn.w	r3, #3
 80125ca:	617b      	str	r3, [r7, #20]
 80125cc:	e007      	b.n	80125de <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80125ce:	6938      	ldr	r0, [r7, #16]
 80125d0:	f001 f9f2 	bl	80139b8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80125d4:	2300      	movs	r3, #0
 80125d6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80125d8:	6938      	ldr	r0, [r7, #16]
 80125da:	f001 f877 	bl	80136cc <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80125de:	697b      	ldr	r3, [r7, #20]
}
 80125e0:	4618      	mov	r0, r3
 80125e2:	3718      	adds	r7, #24
 80125e4:	46bd      	mov	sp, r7
 80125e6:	bd80      	pop	{r7, pc}

080125e8 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b08a      	sub	sp, #40	@ 0x28
 80125ec:	af02      	add	r7, sp, #8
 80125ee:	60f8      	str	r0, [r7, #12]
 80125f0:	60b9      	str	r1, [r7, #8]
 80125f2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80125f4:	2300      	movs	r3, #0
 80125f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80125f8:	f3ef 8305 	mrs	r3, IPSR
 80125fc:	613b      	str	r3, [r7, #16]
  return(result);
 80125fe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8012600:	2b00      	cmp	r3, #0
 8012602:	d15f      	bne.n	80126c4 <osMessageQueueNew+0xdc>
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d05c      	beq.n	80126c4 <osMessageQueueNew+0xdc>
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d059      	beq.n	80126c4 <osMessageQueueNew+0xdc>
    mem = -1;
 8012610:	f04f 33ff 	mov.w	r3, #4294967295
 8012614:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d029      	beq.n	8012670 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	689b      	ldr	r3, [r3, #8]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d012      	beq.n	801264a <osMessageQueueNew+0x62>
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	68db      	ldr	r3, [r3, #12]
 8012628:	2b4f      	cmp	r3, #79	@ 0x4f
 801262a:	d90e      	bls.n	801264a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012630:	2b00      	cmp	r3, #0
 8012632:	d00a      	beq.n	801264a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	695a      	ldr	r2, [r3, #20]
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	68b9      	ldr	r1, [r7, #8]
 801263c:	fb01 f303 	mul.w	r3, r1, r3
 8012640:	429a      	cmp	r2, r3
 8012642:	d302      	bcc.n	801264a <osMessageQueueNew+0x62>
        mem = 1;
 8012644:	2301      	movs	r3, #1
 8012646:	61bb      	str	r3, [r7, #24]
 8012648:	e014      	b.n	8012674 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	689b      	ldr	r3, [r3, #8]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d110      	bne.n	8012674 <osMessageQueueNew+0x8c>
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	68db      	ldr	r3, [r3, #12]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d10c      	bne.n	8012674 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801265e:	2b00      	cmp	r3, #0
 8012660:	d108      	bne.n	8012674 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	695b      	ldr	r3, [r3, #20]
 8012666:	2b00      	cmp	r3, #0
 8012668:	d104      	bne.n	8012674 <osMessageQueueNew+0x8c>
          mem = 0;
 801266a:	2300      	movs	r3, #0
 801266c:	61bb      	str	r3, [r7, #24]
 801266e:	e001      	b.n	8012674 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8012670:	2300      	movs	r3, #0
 8012672:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012674:	69bb      	ldr	r3, [r7, #24]
 8012676:	2b01      	cmp	r3, #1
 8012678:	d10b      	bne.n	8012692 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	691a      	ldr	r2, [r3, #16]
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	689b      	ldr	r3, [r3, #8]
 8012682:	2100      	movs	r1, #0
 8012684:	9100      	str	r1, [sp, #0]
 8012686:	68b9      	ldr	r1, [r7, #8]
 8012688:	68f8      	ldr	r0, [r7, #12]
 801268a:	f000 fa31 	bl	8012af0 <xQueueGenericCreateStatic>
 801268e:	61f8      	str	r0, [r7, #28]
 8012690:	e008      	b.n	80126a4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8012692:	69bb      	ldr	r3, [r7, #24]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d105      	bne.n	80126a4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8012698:	2200      	movs	r2, #0
 801269a:	68b9      	ldr	r1, [r7, #8]
 801269c:	68f8      	ldr	r0, [r7, #12]
 801269e:	f000 faa4 	bl	8012bea <xQueueGenericCreate>
 80126a2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80126a4:	69fb      	ldr	r3, [r7, #28]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d00c      	beq.n	80126c4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d003      	beq.n	80126b8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	617b      	str	r3, [r7, #20]
 80126b6:	e001      	b.n	80126bc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80126b8:	2300      	movs	r3, #0
 80126ba:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80126bc:	6979      	ldr	r1, [r7, #20]
 80126be:	69f8      	ldr	r0, [r7, #28]
 80126c0:	f001 f950 	bl	8013964 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80126c4:	69fb      	ldr	r3, [r7, #28]
}
 80126c6:	4618      	mov	r0, r3
 80126c8:	3720      	adds	r7, #32
 80126ca:	46bd      	mov	sp, r7
 80126cc:	bd80      	pop	{r7, pc}
	...

080126d0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80126d0:	b580      	push	{r7, lr}
 80126d2:	b088      	sub	sp, #32
 80126d4:	af00      	add	r7, sp, #0
 80126d6:	60f8      	str	r0, [r7, #12]
 80126d8:	60b9      	str	r1, [r7, #8]
 80126da:	603b      	str	r3, [r7, #0]
 80126dc:	4613      	mov	r3, r2
 80126de:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80126e4:	2300      	movs	r3, #0
 80126e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80126e8:	f3ef 8305 	mrs	r3, IPSR
 80126ec:	617b      	str	r3, [r7, #20]
  return(result);
 80126ee:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d028      	beq.n	8012746 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80126f4:	69bb      	ldr	r3, [r7, #24]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d005      	beq.n	8012706 <osMessageQueuePut+0x36>
 80126fa:	68bb      	ldr	r3, [r7, #8]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d002      	beq.n	8012706 <osMessageQueuePut+0x36>
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d003      	beq.n	801270e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8012706:	f06f 0303 	mvn.w	r3, #3
 801270a:	61fb      	str	r3, [r7, #28]
 801270c:	e038      	b.n	8012780 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801270e:	2300      	movs	r3, #0
 8012710:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8012712:	f107 0210 	add.w	r2, r7, #16
 8012716:	2300      	movs	r3, #0
 8012718:	68b9      	ldr	r1, [r7, #8]
 801271a:	69b8      	ldr	r0, [r7, #24]
 801271c:	f000 fc34 	bl	8012f88 <xQueueGenericSendFromISR>
 8012720:	4603      	mov	r3, r0
 8012722:	2b01      	cmp	r3, #1
 8012724:	d003      	beq.n	801272e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8012726:	f06f 0302 	mvn.w	r3, #2
 801272a:	61fb      	str	r3, [r7, #28]
 801272c:	e028      	b.n	8012780 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801272e:	693b      	ldr	r3, [r7, #16]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d025      	beq.n	8012780 <osMessageQueuePut+0xb0>
 8012734:	4b15      	ldr	r3, [pc, #84]	@ (801278c <osMessageQueuePut+0xbc>)
 8012736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801273a:	601a      	str	r2, [r3, #0]
 801273c:	f3bf 8f4f 	dsb	sy
 8012740:	f3bf 8f6f 	isb	sy
 8012744:	e01c      	b.n	8012780 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012746:	69bb      	ldr	r3, [r7, #24]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d002      	beq.n	8012752 <osMessageQueuePut+0x82>
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d103      	bne.n	801275a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8012752:	f06f 0303 	mvn.w	r3, #3
 8012756:	61fb      	str	r3, [r7, #28]
 8012758:	e012      	b.n	8012780 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801275a:	2300      	movs	r3, #0
 801275c:	683a      	ldr	r2, [r7, #0]
 801275e:	68b9      	ldr	r1, [r7, #8]
 8012760:	69b8      	ldr	r0, [r7, #24]
 8012762:	f000 fb0f 	bl	8012d84 <xQueueGenericSend>
 8012766:	4603      	mov	r3, r0
 8012768:	2b01      	cmp	r3, #1
 801276a:	d009      	beq.n	8012780 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 801276c:	683b      	ldr	r3, [r7, #0]
 801276e:	2b00      	cmp	r3, #0
 8012770:	d003      	beq.n	801277a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8012772:	f06f 0301 	mvn.w	r3, #1
 8012776:	61fb      	str	r3, [r7, #28]
 8012778:	e002      	b.n	8012780 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801277a:	f06f 0302 	mvn.w	r3, #2
 801277e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012780:	69fb      	ldr	r3, [r7, #28]
}
 8012782:	4618      	mov	r0, r3
 8012784:	3720      	adds	r7, #32
 8012786:	46bd      	mov	sp, r7
 8012788:	bd80      	pop	{r7, pc}
 801278a:	bf00      	nop
 801278c:	e000ed04 	.word	0xe000ed04

08012790 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012790:	b580      	push	{r7, lr}
 8012792:	b088      	sub	sp, #32
 8012794:	af00      	add	r7, sp, #0
 8012796:	60f8      	str	r0, [r7, #12]
 8012798:	60b9      	str	r1, [r7, #8]
 801279a:	607a      	str	r2, [r7, #4]
 801279c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80127a2:	2300      	movs	r3, #0
 80127a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80127a6:	f3ef 8305 	mrs	r3, IPSR
 80127aa:	617b      	str	r3, [r7, #20]
  return(result);
 80127ac:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d028      	beq.n	8012804 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80127b2:	69bb      	ldr	r3, [r7, #24]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d005      	beq.n	80127c4 <osMessageQueueGet+0x34>
 80127b8:	68bb      	ldr	r3, [r7, #8]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d002      	beq.n	80127c4 <osMessageQueueGet+0x34>
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d003      	beq.n	80127cc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80127c4:	f06f 0303 	mvn.w	r3, #3
 80127c8:	61fb      	str	r3, [r7, #28]
 80127ca:	e037      	b.n	801283c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80127cc:	2300      	movs	r3, #0
 80127ce:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80127d0:	f107 0310 	add.w	r3, r7, #16
 80127d4:	461a      	mov	r2, r3
 80127d6:	68b9      	ldr	r1, [r7, #8]
 80127d8:	69b8      	ldr	r0, [r7, #24]
 80127da:	f000 fef5 	bl	80135c8 <xQueueReceiveFromISR>
 80127de:	4603      	mov	r3, r0
 80127e0:	2b01      	cmp	r3, #1
 80127e2:	d003      	beq.n	80127ec <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80127e4:	f06f 0302 	mvn.w	r3, #2
 80127e8:	61fb      	str	r3, [r7, #28]
 80127ea:	e027      	b.n	801283c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80127ec:	693b      	ldr	r3, [r7, #16]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d024      	beq.n	801283c <osMessageQueueGet+0xac>
 80127f2:	4b15      	ldr	r3, [pc, #84]	@ (8012848 <osMessageQueueGet+0xb8>)
 80127f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80127f8:	601a      	str	r2, [r3, #0]
 80127fa:	f3bf 8f4f 	dsb	sy
 80127fe:	f3bf 8f6f 	isb	sy
 8012802:	e01b      	b.n	801283c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012804:	69bb      	ldr	r3, [r7, #24]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d002      	beq.n	8012810 <osMessageQueueGet+0x80>
 801280a:	68bb      	ldr	r3, [r7, #8]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d103      	bne.n	8012818 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8012810:	f06f 0303 	mvn.w	r3, #3
 8012814:	61fb      	str	r3, [r7, #28]
 8012816:	e011      	b.n	801283c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012818:	683a      	ldr	r2, [r7, #0]
 801281a:	68b9      	ldr	r1, [r7, #8]
 801281c:	69b8      	ldr	r0, [r7, #24]
 801281e:	f000 fce1 	bl	80131e4 <xQueueReceive>
 8012822:	4603      	mov	r3, r0
 8012824:	2b01      	cmp	r3, #1
 8012826:	d009      	beq.n	801283c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	2b00      	cmp	r3, #0
 801282c:	d003      	beq.n	8012836 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801282e:	f06f 0301 	mvn.w	r3, #1
 8012832:	61fb      	str	r3, [r7, #28]
 8012834:	e002      	b.n	801283c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8012836:	f06f 0302 	mvn.w	r3, #2
 801283a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801283c:	69fb      	ldr	r3, [r7, #28]
}
 801283e:	4618      	mov	r0, r3
 8012840:	3720      	adds	r7, #32
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	e000ed04 	.word	0xe000ed04

0801284c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801284c:	b480      	push	{r7}
 801284e:	b085      	sub	sp, #20
 8012850:	af00      	add	r7, sp, #0
 8012852:	60f8      	str	r0, [r7, #12]
 8012854:	60b9      	str	r1, [r7, #8]
 8012856:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	4a07      	ldr	r2, [pc, #28]	@ (8012878 <vApplicationGetIdleTaskMemory+0x2c>)
 801285c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801285e:	68bb      	ldr	r3, [r7, #8]
 8012860:	4a06      	ldr	r2, [pc, #24]	@ (801287c <vApplicationGetIdleTaskMemory+0x30>)
 8012862:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2280      	movs	r2, #128	@ 0x80
 8012868:	601a      	str	r2, [r3, #0]
}
 801286a:	bf00      	nop
 801286c:	3714      	adds	r7, #20
 801286e:	46bd      	mov	sp, r7
 8012870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012874:	4770      	bx	lr
 8012876:	bf00      	nop
 8012878:	20004f08 	.word	0x20004f08
 801287c:	20004f64 	.word	0x20004f64

08012880 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012880:	b480      	push	{r7}
 8012882:	b085      	sub	sp, #20
 8012884:	af00      	add	r7, sp, #0
 8012886:	60f8      	str	r0, [r7, #12]
 8012888:	60b9      	str	r1, [r7, #8]
 801288a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	4a07      	ldr	r2, [pc, #28]	@ (80128ac <vApplicationGetTimerTaskMemory+0x2c>)
 8012890:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012892:	68bb      	ldr	r3, [r7, #8]
 8012894:	4a06      	ldr	r2, [pc, #24]	@ (80128b0 <vApplicationGetTimerTaskMemory+0x30>)
 8012896:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801289e:	601a      	str	r2, [r3, #0]
}
 80128a0:	bf00      	nop
 80128a2:	3714      	adds	r7, #20
 80128a4:	46bd      	mov	sp, r7
 80128a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128aa:	4770      	bx	lr
 80128ac:	20005164 	.word	0x20005164
 80128b0:	200051c0 	.word	0x200051c0

080128b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80128b4:	b480      	push	{r7}
 80128b6:	b083      	sub	sp, #12
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	f103 0208 	add.w	r2, r3, #8
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	f04f 32ff 	mov.w	r2, #4294967295
 80128cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	f103 0208 	add.w	r2, r3, #8
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f103 0208 	add.w	r2, r3, #8
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	2200      	movs	r2, #0
 80128e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80128e8:	bf00      	nop
 80128ea:	370c      	adds	r7, #12
 80128ec:	46bd      	mov	sp, r7
 80128ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f2:	4770      	bx	lr

080128f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80128f4:	b480      	push	{r7}
 80128f6:	b083      	sub	sp, #12
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	2200      	movs	r2, #0
 8012900:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012902:	bf00      	nop
 8012904:	370c      	adds	r7, #12
 8012906:	46bd      	mov	sp, r7
 8012908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290c:	4770      	bx	lr

0801290e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801290e:	b480      	push	{r7}
 8012910:	b085      	sub	sp, #20
 8012912:	af00      	add	r7, sp, #0
 8012914:	6078      	str	r0, [r7, #4]
 8012916:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	685b      	ldr	r3, [r3, #4]
 801291c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801291e:	683b      	ldr	r3, [r7, #0]
 8012920:	68fa      	ldr	r2, [r7, #12]
 8012922:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	689a      	ldr	r2, [r3, #8]
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	689b      	ldr	r3, [r3, #8]
 8012930:	683a      	ldr	r2, [r7, #0]
 8012932:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	683a      	ldr	r2, [r7, #0]
 8012938:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801293a:	683b      	ldr	r3, [r7, #0]
 801293c:	687a      	ldr	r2, [r7, #4]
 801293e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	1c5a      	adds	r2, r3, #1
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	601a      	str	r2, [r3, #0]
}
 801294a:	bf00      	nop
 801294c:	3714      	adds	r7, #20
 801294e:	46bd      	mov	sp, r7
 8012950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012954:	4770      	bx	lr

08012956 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012956:	b480      	push	{r7}
 8012958:	b085      	sub	sp, #20
 801295a:	af00      	add	r7, sp, #0
 801295c:	6078      	str	r0, [r7, #4]
 801295e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012960:	683b      	ldr	r3, [r7, #0]
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012966:	68bb      	ldr	r3, [r7, #8]
 8012968:	f1b3 3fff 	cmp.w	r3, #4294967295
 801296c:	d103      	bne.n	8012976 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	691b      	ldr	r3, [r3, #16]
 8012972:	60fb      	str	r3, [r7, #12]
 8012974:	e00c      	b.n	8012990 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	3308      	adds	r3, #8
 801297a:	60fb      	str	r3, [r7, #12]
 801297c:	e002      	b.n	8012984 <vListInsert+0x2e>
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	685b      	ldr	r3, [r3, #4]
 8012982:	60fb      	str	r3, [r7, #12]
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	685b      	ldr	r3, [r3, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	68ba      	ldr	r2, [r7, #8]
 801298c:	429a      	cmp	r2, r3
 801298e:	d2f6      	bcs.n	801297e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	685a      	ldr	r2, [r3, #4]
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012998:	683b      	ldr	r3, [r7, #0]
 801299a:	685b      	ldr	r3, [r3, #4]
 801299c:	683a      	ldr	r2, [r7, #0]
 801299e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80129a0:	683b      	ldr	r3, [r7, #0]
 80129a2:	68fa      	ldr	r2, [r7, #12]
 80129a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	683a      	ldr	r2, [r7, #0]
 80129aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80129ac:	683b      	ldr	r3, [r7, #0]
 80129ae:	687a      	ldr	r2, [r7, #4]
 80129b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	1c5a      	adds	r2, r3, #1
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	601a      	str	r2, [r3, #0]
}
 80129bc:	bf00      	nop
 80129be:	3714      	adds	r7, #20
 80129c0:	46bd      	mov	sp, r7
 80129c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c6:	4770      	bx	lr

080129c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80129c8:	b480      	push	{r7}
 80129ca:	b085      	sub	sp, #20
 80129cc:	af00      	add	r7, sp, #0
 80129ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	691b      	ldr	r3, [r3, #16]
 80129d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	685b      	ldr	r3, [r3, #4]
 80129da:	687a      	ldr	r2, [r7, #4]
 80129dc:	6892      	ldr	r2, [r2, #8]
 80129de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	689b      	ldr	r3, [r3, #8]
 80129e4:	687a      	ldr	r2, [r7, #4]
 80129e6:	6852      	ldr	r2, [r2, #4]
 80129e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	685b      	ldr	r3, [r3, #4]
 80129ee:	687a      	ldr	r2, [r7, #4]
 80129f0:	429a      	cmp	r2, r3
 80129f2:	d103      	bne.n	80129fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	689a      	ldr	r2, [r3, #8]
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	2200      	movs	r2, #0
 8012a00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	1e5a      	subs	r2, r3, #1
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	681b      	ldr	r3, [r3, #0]
}
 8012a10:	4618      	mov	r0, r3
 8012a12:	3714      	adds	r7, #20
 8012a14:	46bd      	mov	sp, r7
 8012a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1a:	4770      	bx	lr

08012a1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b084      	sub	sp, #16
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
 8012a24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d10b      	bne.n	8012a48 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a34:	f383 8811 	msr	BASEPRI, r3
 8012a38:	f3bf 8f6f 	isb	sy
 8012a3c:	f3bf 8f4f 	dsb	sy
 8012a40:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8012a42:	bf00      	nop
 8012a44:	bf00      	nop
 8012a46:	e7fd      	b.n	8012a44 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012a48:	f002 fcc6 	bl	80153d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a54:	68f9      	ldr	r1, [r7, #12]
 8012a56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012a58:	fb01 f303 	mul.w	r3, r1, r3
 8012a5c:	441a      	add	r2, r3
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	2200      	movs	r2, #0
 8012a66:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	681a      	ldr	r2, [r3, #0]
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	681a      	ldr	r2, [r3, #0]
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a78:	3b01      	subs	r3, #1
 8012a7a:	68f9      	ldr	r1, [r7, #12]
 8012a7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012a7e:	fb01 f303 	mul.w	r3, r1, r3
 8012a82:	441a      	add	r2, r3
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	22ff      	movs	r2, #255	@ 0xff
 8012a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	22ff      	movs	r2, #255	@ 0xff
 8012a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d114      	bne.n	8012ac8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	691b      	ldr	r3, [r3, #16]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d01a      	beq.n	8012adc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	3310      	adds	r3, #16
 8012aaa:	4618      	mov	r0, r3
 8012aac:	f001 fc66 	bl	801437c <xTaskRemoveFromEventList>
 8012ab0:	4603      	mov	r3, r0
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d012      	beq.n	8012adc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8012aec <xQueueGenericReset+0xd0>)
 8012ab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012abc:	601a      	str	r2, [r3, #0]
 8012abe:	f3bf 8f4f 	dsb	sy
 8012ac2:	f3bf 8f6f 	isb	sy
 8012ac6:	e009      	b.n	8012adc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	3310      	adds	r3, #16
 8012acc:	4618      	mov	r0, r3
 8012ace:	f7ff fef1 	bl	80128b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	3324      	adds	r3, #36	@ 0x24
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	f7ff feec 	bl	80128b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012adc:	f002 fcae 	bl	801543c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012ae0:	2301      	movs	r3, #1
}
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	3710      	adds	r7, #16
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	bd80      	pop	{r7, pc}
 8012aea:	bf00      	nop
 8012aec:	e000ed04 	.word	0xe000ed04

08012af0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b08e      	sub	sp, #56	@ 0x38
 8012af4:	af02      	add	r7, sp, #8
 8012af6:	60f8      	str	r0, [r7, #12]
 8012af8:	60b9      	str	r1, [r7, #8]
 8012afa:	607a      	str	r2, [r7, #4]
 8012afc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d10b      	bne.n	8012b1c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b08:	f383 8811 	msr	BASEPRI, r3
 8012b0c:	f3bf 8f6f 	isb	sy
 8012b10:	f3bf 8f4f 	dsb	sy
 8012b14:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012b16:	bf00      	nop
 8012b18:	bf00      	nop
 8012b1a:	e7fd      	b.n	8012b18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012b1c:	683b      	ldr	r3, [r7, #0]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d10b      	bne.n	8012b3a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8012b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b26:	f383 8811 	msr	BASEPRI, r3
 8012b2a:	f3bf 8f6f 	isb	sy
 8012b2e:	f3bf 8f4f 	dsb	sy
 8012b32:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012b34:	bf00      	nop
 8012b36:	bf00      	nop
 8012b38:	e7fd      	b.n	8012b36 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d002      	beq.n	8012b46 <xQueueGenericCreateStatic+0x56>
 8012b40:	68bb      	ldr	r3, [r7, #8]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d001      	beq.n	8012b4a <xQueueGenericCreateStatic+0x5a>
 8012b46:	2301      	movs	r3, #1
 8012b48:	e000      	b.n	8012b4c <xQueueGenericCreateStatic+0x5c>
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d10b      	bne.n	8012b68 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8012b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b54:	f383 8811 	msr	BASEPRI, r3
 8012b58:	f3bf 8f6f 	isb	sy
 8012b5c:	f3bf 8f4f 	dsb	sy
 8012b60:	623b      	str	r3, [r7, #32]
}
 8012b62:	bf00      	nop
 8012b64:	bf00      	nop
 8012b66:	e7fd      	b.n	8012b64 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d102      	bne.n	8012b74 <xQueueGenericCreateStatic+0x84>
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d101      	bne.n	8012b78 <xQueueGenericCreateStatic+0x88>
 8012b74:	2301      	movs	r3, #1
 8012b76:	e000      	b.n	8012b7a <xQueueGenericCreateStatic+0x8a>
 8012b78:	2300      	movs	r3, #0
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d10b      	bne.n	8012b96 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8012b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b82:	f383 8811 	msr	BASEPRI, r3
 8012b86:	f3bf 8f6f 	isb	sy
 8012b8a:	f3bf 8f4f 	dsb	sy
 8012b8e:	61fb      	str	r3, [r7, #28]
}
 8012b90:	bf00      	nop
 8012b92:	bf00      	nop
 8012b94:	e7fd      	b.n	8012b92 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012b96:	2350      	movs	r3, #80	@ 0x50
 8012b98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012b9a:	697b      	ldr	r3, [r7, #20]
 8012b9c:	2b50      	cmp	r3, #80	@ 0x50
 8012b9e:	d00b      	beq.n	8012bb8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ba4:	f383 8811 	msr	BASEPRI, r3
 8012ba8:	f3bf 8f6f 	isb	sy
 8012bac:	f3bf 8f4f 	dsb	sy
 8012bb0:	61bb      	str	r3, [r7, #24]
}
 8012bb2:	bf00      	nop
 8012bb4:	bf00      	nop
 8012bb6:	e7fd      	b.n	8012bb4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012bb8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8012bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d00d      	beq.n	8012be0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bc6:	2201      	movs	r2, #1
 8012bc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012bcc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bd2:	9300      	str	r3, [sp, #0]
 8012bd4:	4613      	mov	r3, r2
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	68b9      	ldr	r1, [r7, #8]
 8012bda:	68f8      	ldr	r0, [r7, #12]
 8012bdc:	f000 f840 	bl	8012c60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012be2:	4618      	mov	r0, r3
 8012be4:	3730      	adds	r7, #48	@ 0x30
 8012be6:	46bd      	mov	sp, r7
 8012be8:	bd80      	pop	{r7, pc}

08012bea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012bea:	b580      	push	{r7, lr}
 8012bec:	b08a      	sub	sp, #40	@ 0x28
 8012bee:	af02      	add	r7, sp, #8
 8012bf0:	60f8      	str	r0, [r7, #12]
 8012bf2:	60b9      	str	r1, [r7, #8]
 8012bf4:	4613      	mov	r3, r2
 8012bf6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d10b      	bne.n	8012c16 <xQueueGenericCreate+0x2c>
	__asm volatile
 8012bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c02:	f383 8811 	msr	BASEPRI, r3
 8012c06:	f3bf 8f6f 	isb	sy
 8012c0a:	f3bf 8f4f 	dsb	sy
 8012c0e:	613b      	str	r3, [r7, #16]
}
 8012c10:	bf00      	nop
 8012c12:	bf00      	nop
 8012c14:	e7fd      	b.n	8012c12 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	68ba      	ldr	r2, [r7, #8]
 8012c1a:	fb02 f303 	mul.w	r3, r2, r3
 8012c1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012c20:	69fb      	ldr	r3, [r7, #28]
 8012c22:	3350      	adds	r3, #80	@ 0x50
 8012c24:	4618      	mov	r0, r3
 8012c26:	f002 fcf9 	bl	801561c <pvPortMalloc>
 8012c2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012c2c:	69bb      	ldr	r3, [r7, #24]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d011      	beq.n	8012c56 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012c32:	69bb      	ldr	r3, [r7, #24]
 8012c34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012c36:	697b      	ldr	r3, [r7, #20]
 8012c38:	3350      	adds	r3, #80	@ 0x50
 8012c3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012c3c:	69bb      	ldr	r3, [r7, #24]
 8012c3e:	2200      	movs	r2, #0
 8012c40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012c44:	79fa      	ldrb	r2, [r7, #7]
 8012c46:	69bb      	ldr	r3, [r7, #24]
 8012c48:	9300      	str	r3, [sp, #0]
 8012c4a:	4613      	mov	r3, r2
 8012c4c:	697a      	ldr	r2, [r7, #20]
 8012c4e:	68b9      	ldr	r1, [r7, #8]
 8012c50:	68f8      	ldr	r0, [r7, #12]
 8012c52:	f000 f805 	bl	8012c60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012c56:	69bb      	ldr	r3, [r7, #24]
	}
 8012c58:	4618      	mov	r0, r3
 8012c5a:	3720      	adds	r7, #32
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bd80      	pop	{r7, pc}

08012c60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b084      	sub	sp, #16
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	60f8      	str	r0, [r7, #12]
 8012c68:	60b9      	str	r1, [r7, #8]
 8012c6a:	607a      	str	r2, [r7, #4]
 8012c6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012c6e:	68bb      	ldr	r3, [r7, #8]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d103      	bne.n	8012c7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012c74:	69bb      	ldr	r3, [r7, #24]
 8012c76:	69ba      	ldr	r2, [r7, #24]
 8012c78:	601a      	str	r2, [r3, #0]
 8012c7a:	e002      	b.n	8012c82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012c7c:	69bb      	ldr	r3, [r7, #24]
 8012c7e:	687a      	ldr	r2, [r7, #4]
 8012c80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012c82:	69bb      	ldr	r3, [r7, #24]
 8012c84:	68fa      	ldr	r2, [r7, #12]
 8012c86:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012c88:	69bb      	ldr	r3, [r7, #24]
 8012c8a:	68ba      	ldr	r2, [r7, #8]
 8012c8c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012c8e:	2101      	movs	r1, #1
 8012c90:	69b8      	ldr	r0, [r7, #24]
 8012c92:	f7ff fec3 	bl	8012a1c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012c96:	69bb      	ldr	r3, [r7, #24]
 8012c98:	78fa      	ldrb	r2, [r7, #3]
 8012c9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012c9e:	bf00      	nop
 8012ca0:	3710      	adds	r7, #16
 8012ca2:	46bd      	mov	sp, r7
 8012ca4:	bd80      	pop	{r7, pc}

08012ca6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8012ca6:	b580      	push	{r7, lr}
 8012ca8:	b08a      	sub	sp, #40	@ 0x28
 8012caa:	af02      	add	r7, sp, #8
 8012cac:	60f8      	str	r0, [r7, #12]
 8012cae:	60b9      	str	r1, [r7, #8]
 8012cb0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d10b      	bne.n	8012cd0 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8012cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cbc:	f383 8811 	msr	BASEPRI, r3
 8012cc0:	f3bf 8f6f 	isb	sy
 8012cc4:	f3bf 8f4f 	dsb	sy
 8012cc8:	61bb      	str	r3, [r7, #24]
}
 8012cca:	bf00      	nop
 8012ccc:	bf00      	nop
 8012cce:	e7fd      	b.n	8012ccc <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012cd0:	68ba      	ldr	r2, [r7, #8]
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	429a      	cmp	r2, r3
 8012cd6:	d90b      	bls.n	8012cf0 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8012cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cdc:	f383 8811 	msr	BASEPRI, r3
 8012ce0:	f3bf 8f6f 	isb	sy
 8012ce4:	f3bf 8f4f 	dsb	sy
 8012ce8:	617b      	str	r3, [r7, #20]
}
 8012cea:	bf00      	nop
 8012cec:	bf00      	nop
 8012cee:	e7fd      	b.n	8012cec <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012cf0:	2302      	movs	r3, #2
 8012cf2:	9300      	str	r3, [sp, #0]
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	2200      	movs	r2, #0
 8012cf8:	2100      	movs	r1, #0
 8012cfa:	68f8      	ldr	r0, [r7, #12]
 8012cfc:	f7ff fef8 	bl	8012af0 <xQueueGenericCreateStatic>
 8012d00:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8012d02:	69fb      	ldr	r3, [r7, #28]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d002      	beq.n	8012d0e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012d08:	69fb      	ldr	r3, [r7, #28]
 8012d0a:	68ba      	ldr	r2, [r7, #8]
 8012d0c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012d0e:	69fb      	ldr	r3, [r7, #28]
	}
 8012d10:	4618      	mov	r0, r3
 8012d12:	3720      	adds	r7, #32
 8012d14:	46bd      	mov	sp, r7
 8012d16:	bd80      	pop	{r7, pc}

08012d18 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8012d18:	b580      	push	{r7, lr}
 8012d1a:	b086      	sub	sp, #24
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	6078      	str	r0, [r7, #4]
 8012d20:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d10b      	bne.n	8012d40 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8012d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d2c:	f383 8811 	msr	BASEPRI, r3
 8012d30:	f3bf 8f6f 	isb	sy
 8012d34:	f3bf 8f4f 	dsb	sy
 8012d38:	613b      	str	r3, [r7, #16]
}
 8012d3a:	bf00      	nop
 8012d3c:	bf00      	nop
 8012d3e:	e7fd      	b.n	8012d3c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012d40:	683a      	ldr	r2, [r7, #0]
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	429a      	cmp	r2, r3
 8012d46:	d90b      	bls.n	8012d60 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8012d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d4c:	f383 8811 	msr	BASEPRI, r3
 8012d50:	f3bf 8f6f 	isb	sy
 8012d54:	f3bf 8f4f 	dsb	sy
 8012d58:	60fb      	str	r3, [r7, #12]
}
 8012d5a:	bf00      	nop
 8012d5c:	bf00      	nop
 8012d5e:	e7fd      	b.n	8012d5c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012d60:	2202      	movs	r2, #2
 8012d62:	2100      	movs	r1, #0
 8012d64:	6878      	ldr	r0, [r7, #4]
 8012d66:	f7ff ff40 	bl	8012bea <xQueueGenericCreate>
 8012d6a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8012d6c:	697b      	ldr	r3, [r7, #20]
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d002      	beq.n	8012d78 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012d72:	697b      	ldr	r3, [r7, #20]
 8012d74:	683a      	ldr	r2, [r7, #0]
 8012d76:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012d78:	697b      	ldr	r3, [r7, #20]
	}
 8012d7a:	4618      	mov	r0, r3
 8012d7c:	3718      	adds	r7, #24
 8012d7e:	46bd      	mov	sp, r7
 8012d80:	bd80      	pop	{r7, pc}
	...

08012d84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b08e      	sub	sp, #56	@ 0x38
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	60f8      	str	r0, [r7, #12]
 8012d8c:	60b9      	str	r1, [r7, #8]
 8012d8e:	607a      	str	r2, [r7, #4]
 8012d90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012d92:	2300      	movs	r3, #0
 8012d94:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d10b      	bne.n	8012db8 <xQueueGenericSend+0x34>
	__asm volatile
 8012da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012da4:	f383 8811 	msr	BASEPRI, r3
 8012da8:	f3bf 8f6f 	isb	sy
 8012dac:	f3bf 8f4f 	dsb	sy
 8012db0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012db2:	bf00      	nop
 8012db4:	bf00      	nop
 8012db6:	e7fd      	b.n	8012db4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012db8:	68bb      	ldr	r3, [r7, #8]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d103      	bne.n	8012dc6 <xQueueGenericSend+0x42>
 8012dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d101      	bne.n	8012dca <xQueueGenericSend+0x46>
 8012dc6:	2301      	movs	r3, #1
 8012dc8:	e000      	b.n	8012dcc <xQueueGenericSend+0x48>
 8012dca:	2300      	movs	r3, #0
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d10b      	bne.n	8012de8 <xQueueGenericSend+0x64>
	__asm volatile
 8012dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dd4:	f383 8811 	msr	BASEPRI, r3
 8012dd8:	f3bf 8f6f 	isb	sy
 8012ddc:	f3bf 8f4f 	dsb	sy
 8012de0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012de2:	bf00      	nop
 8012de4:	bf00      	nop
 8012de6:	e7fd      	b.n	8012de4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012de8:	683b      	ldr	r3, [r7, #0]
 8012dea:	2b02      	cmp	r3, #2
 8012dec:	d103      	bne.n	8012df6 <xQueueGenericSend+0x72>
 8012dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012df0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012df2:	2b01      	cmp	r3, #1
 8012df4:	d101      	bne.n	8012dfa <xQueueGenericSend+0x76>
 8012df6:	2301      	movs	r3, #1
 8012df8:	e000      	b.n	8012dfc <xQueueGenericSend+0x78>
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d10b      	bne.n	8012e18 <xQueueGenericSend+0x94>
	__asm volatile
 8012e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e04:	f383 8811 	msr	BASEPRI, r3
 8012e08:	f3bf 8f6f 	isb	sy
 8012e0c:	f3bf 8f4f 	dsb	sy
 8012e10:	623b      	str	r3, [r7, #32]
}
 8012e12:	bf00      	nop
 8012e14:	bf00      	nop
 8012e16:	e7fd      	b.n	8012e14 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012e18:	f001 fc70 	bl	80146fc <xTaskGetSchedulerState>
 8012e1c:	4603      	mov	r3, r0
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d102      	bne.n	8012e28 <xQueueGenericSend+0xa4>
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d101      	bne.n	8012e2c <xQueueGenericSend+0xa8>
 8012e28:	2301      	movs	r3, #1
 8012e2a:	e000      	b.n	8012e2e <xQueueGenericSend+0xaa>
 8012e2c:	2300      	movs	r3, #0
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d10b      	bne.n	8012e4a <xQueueGenericSend+0xc6>
	__asm volatile
 8012e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e36:	f383 8811 	msr	BASEPRI, r3
 8012e3a:	f3bf 8f6f 	isb	sy
 8012e3e:	f3bf 8f4f 	dsb	sy
 8012e42:	61fb      	str	r3, [r7, #28]
}
 8012e44:	bf00      	nop
 8012e46:	bf00      	nop
 8012e48:	e7fd      	b.n	8012e46 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012e4a:	f002 fac5 	bl	80153d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012e56:	429a      	cmp	r2, r3
 8012e58:	d302      	bcc.n	8012e60 <xQueueGenericSend+0xdc>
 8012e5a:	683b      	ldr	r3, [r7, #0]
 8012e5c:	2b02      	cmp	r3, #2
 8012e5e:	d129      	bne.n	8012eb4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012e60:	683a      	ldr	r2, [r7, #0]
 8012e62:	68b9      	ldr	r1, [r7, #8]
 8012e64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012e66:	f000 fc6d 	bl	8013744 <prvCopyDataToQueue>
 8012e6a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d010      	beq.n	8012e96 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e76:	3324      	adds	r3, #36	@ 0x24
 8012e78:	4618      	mov	r0, r3
 8012e7a:	f001 fa7f 	bl	801437c <xTaskRemoveFromEventList>
 8012e7e:	4603      	mov	r3, r0
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d013      	beq.n	8012eac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012e84:	4b3f      	ldr	r3, [pc, #252]	@ (8012f84 <xQueueGenericSend+0x200>)
 8012e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e8a:	601a      	str	r2, [r3, #0]
 8012e8c:	f3bf 8f4f 	dsb	sy
 8012e90:	f3bf 8f6f 	isb	sy
 8012e94:	e00a      	b.n	8012eac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d007      	beq.n	8012eac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012e9c:	4b39      	ldr	r3, [pc, #228]	@ (8012f84 <xQueueGenericSend+0x200>)
 8012e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ea2:	601a      	str	r2, [r3, #0]
 8012ea4:	f3bf 8f4f 	dsb	sy
 8012ea8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012eac:	f002 fac6 	bl	801543c <vPortExitCritical>
				return pdPASS;
 8012eb0:	2301      	movs	r3, #1
 8012eb2:	e063      	b.n	8012f7c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d103      	bne.n	8012ec2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012eba:	f002 fabf 	bl	801543c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	e05c      	b.n	8012f7c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d106      	bne.n	8012ed6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012ec8:	f107 0314 	add.w	r3, r7, #20
 8012ecc:	4618      	mov	r0, r3
 8012ece:	f001 fab9 	bl	8014444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012ed2:	2301      	movs	r3, #1
 8012ed4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012ed6:	f002 fab1 	bl	801543c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012eda:	f001 f80f 	bl	8013efc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012ede:	f002 fa7b 	bl	80153d8 <vPortEnterCritical>
 8012ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ee4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012ee8:	b25b      	sxtb	r3, r3
 8012eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012eee:	d103      	bne.n	8012ef8 <xQueueGenericSend+0x174>
 8012ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012efa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012efe:	b25b      	sxtb	r3, r3
 8012f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f04:	d103      	bne.n	8012f0e <xQueueGenericSend+0x18a>
 8012f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f08:	2200      	movs	r2, #0
 8012f0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012f0e:	f002 fa95 	bl	801543c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012f12:	1d3a      	adds	r2, r7, #4
 8012f14:	f107 0314 	add.w	r3, r7, #20
 8012f18:	4611      	mov	r1, r2
 8012f1a:	4618      	mov	r0, r3
 8012f1c:	f001 faa8 	bl	8014470 <xTaskCheckForTimeOut>
 8012f20:	4603      	mov	r3, r0
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d124      	bne.n	8012f70 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012f26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f28:	f000 fd04 	bl	8013934 <prvIsQueueFull>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d018      	beq.n	8012f64 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f34:	3310      	adds	r3, #16
 8012f36:	687a      	ldr	r2, [r7, #4]
 8012f38:	4611      	mov	r1, r2
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	f001 f9cc 	bl	80142d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012f40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f42:	f000 fc8f 	bl	8013864 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012f46:	f000 ffe7 	bl	8013f18 <xTaskResumeAll>
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	f47f af7c 	bne.w	8012e4a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012f52:	4b0c      	ldr	r3, [pc, #48]	@ (8012f84 <xQueueGenericSend+0x200>)
 8012f54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f58:	601a      	str	r2, [r3, #0]
 8012f5a:	f3bf 8f4f 	dsb	sy
 8012f5e:	f3bf 8f6f 	isb	sy
 8012f62:	e772      	b.n	8012e4a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012f64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f66:	f000 fc7d 	bl	8013864 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012f6a:	f000 ffd5 	bl	8013f18 <xTaskResumeAll>
 8012f6e:	e76c      	b.n	8012e4a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012f70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f72:	f000 fc77 	bl	8013864 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012f76:	f000 ffcf 	bl	8013f18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012f7a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	3738      	adds	r7, #56	@ 0x38
 8012f80:	46bd      	mov	sp, r7
 8012f82:	bd80      	pop	{r7, pc}
 8012f84:	e000ed04 	.word	0xe000ed04

08012f88 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b090      	sub	sp, #64	@ 0x40
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	60f8      	str	r0, [r7, #12]
 8012f90:	60b9      	str	r1, [r7, #8]
 8012f92:	607a      	str	r2, [r7, #4]
 8012f94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8012f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d10b      	bne.n	8012fb8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8012fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fa4:	f383 8811 	msr	BASEPRI, r3
 8012fa8:	f3bf 8f6f 	isb	sy
 8012fac:	f3bf 8f4f 	dsb	sy
 8012fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012fb2:	bf00      	nop
 8012fb4:	bf00      	nop
 8012fb6:	e7fd      	b.n	8012fb4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012fb8:	68bb      	ldr	r3, [r7, #8]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d103      	bne.n	8012fc6 <xQueueGenericSendFromISR+0x3e>
 8012fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d101      	bne.n	8012fca <xQueueGenericSendFromISR+0x42>
 8012fc6:	2301      	movs	r3, #1
 8012fc8:	e000      	b.n	8012fcc <xQueueGenericSendFromISR+0x44>
 8012fca:	2300      	movs	r3, #0
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d10b      	bne.n	8012fe8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8012fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fd4:	f383 8811 	msr	BASEPRI, r3
 8012fd8:	f3bf 8f6f 	isb	sy
 8012fdc:	f3bf 8f4f 	dsb	sy
 8012fe0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012fe2:	bf00      	nop
 8012fe4:	bf00      	nop
 8012fe6:	e7fd      	b.n	8012fe4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	2b02      	cmp	r3, #2
 8012fec:	d103      	bne.n	8012ff6 <xQueueGenericSendFromISR+0x6e>
 8012fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d101      	bne.n	8012ffa <xQueueGenericSendFromISR+0x72>
 8012ff6:	2301      	movs	r3, #1
 8012ff8:	e000      	b.n	8012ffc <xQueueGenericSendFromISR+0x74>
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d10b      	bne.n	8013018 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8013000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013004:	f383 8811 	msr	BASEPRI, r3
 8013008:	f3bf 8f6f 	isb	sy
 801300c:	f3bf 8f4f 	dsb	sy
 8013010:	623b      	str	r3, [r7, #32]
}
 8013012:	bf00      	nop
 8013014:	bf00      	nop
 8013016:	e7fd      	b.n	8013014 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013018:	f002 fabe 	bl	8015598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801301c:	f3ef 8211 	mrs	r2, BASEPRI
 8013020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013024:	f383 8811 	msr	BASEPRI, r3
 8013028:	f3bf 8f6f 	isb	sy
 801302c:	f3bf 8f4f 	dsb	sy
 8013030:	61fa      	str	r2, [r7, #28]
 8013032:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013034:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013036:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801303a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801303c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801303e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013040:	429a      	cmp	r2, r3
 8013042:	d302      	bcc.n	801304a <xQueueGenericSendFromISR+0xc2>
 8013044:	683b      	ldr	r3, [r7, #0]
 8013046:	2b02      	cmp	r3, #2
 8013048:	d12f      	bne.n	80130aa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801304a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801304c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013050:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013058:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801305a:	683a      	ldr	r2, [r7, #0]
 801305c:	68b9      	ldr	r1, [r7, #8]
 801305e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013060:	f000 fb70 	bl	8013744 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013064:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8013068:	f1b3 3fff 	cmp.w	r3, #4294967295
 801306c:	d112      	bne.n	8013094 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801306e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013072:	2b00      	cmp	r3, #0
 8013074:	d016      	beq.n	80130a4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013078:	3324      	adds	r3, #36	@ 0x24
 801307a:	4618      	mov	r0, r3
 801307c:	f001 f97e 	bl	801437c <xTaskRemoveFromEventList>
 8013080:	4603      	mov	r3, r0
 8013082:	2b00      	cmp	r3, #0
 8013084:	d00e      	beq.n	80130a4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d00b      	beq.n	80130a4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	2201      	movs	r2, #1
 8013090:	601a      	str	r2, [r3, #0]
 8013092:	e007      	b.n	80130a4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013094:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013098:	3301      	adds	r3, #1
 801309a:	b2db      	uxtb	r3, r3
 801309c:	b25a      	sxtb	r2, r3
 801309e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80130a4:	2301      	movs	r3, #1
 80130a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80130a8:	e001      	b.n	80130ae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80130aa:	2300      	movs	r3, #0
 80130ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80130ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130b0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80130b2:	697b      	ldr	r3, [r7, #20]
 80130b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80130b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80130ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80130bc:	4618      	mov	r0, r3
 80130be:	3740      	adds	r7, #64	@ 0x40
 80130c0:	46bd      	mov	sp, r7
 80130c2:	bd80      	pop	{r7, pc}

080130c4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b08e      	sub	sp, #56	@ 0x38
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
 80130cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80130d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d10b      	bne.n	80130f0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80130d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130dc:	f383 8811 	msr	BASEPRI, r3
 80130e0:	f3bf 8f6f 	isb	sy
 80130e4:	f3bf 8f4f 	dsb	sy
 80130e8:	623b      	str	r3, [r7, #32]
}
 80130ea:	bf00      	nop
 80130ec:	bf00      	nop
 80130ee:	e7fd      	b.n	80130ec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80130f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d00b      	beq.n	8013110 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80130f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130fc:	f383 8811 	msr	BASEPRI, r3
 8013100:	f3bf 8f6f 	isb	sy
 8013104:	f3bf 8f4f 	dsb	sy
 8013108:	61fb      	str	r3, [r7, #28]
}
 801310a:	bf00      	nop
 801310c:	bf00      	nop
 801310e:	e7fd      	b.n	801310c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d103      	bne.n	8013120 <xQueueGiveFromISR+0x5c>
 8013118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801311a:	689b      	ldr	r3, [r3, #8]
 801311c:	2b00      	cmp	r3, #0
 801311e:	d101      	bne.n	8013124 <xQueueGiveFromISR+0x60>
 8013120:	2301      	movs	r3, #1
 8013122:	e000      	b.n	8013126 <xQueueGiveFromISR+0x62>
 8013124:	2300      	movs	r3, #0
 8013126:	2b00      	cmp	r3, #0
 8013128:	d10b      	bne.n	8013142 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801312e:	f383 8811 	msr	BASEPRI, r3
 8013132:	f3bf 8f6f 	isb	sy
 8013136:	f3bf 8f4f 	dsb	sy
 801313a:	61bb      	str	r3, [r7, #24]
}
 801313c:	bf00      	nop
 801313e:	bf00      	nop
 8013140:	e7fd      	b.n	801313e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013142:	f002 fa29 	bl	8015598 <vPortValidateInterruptPriority>
	__asm volatile
 8013146:	f3ef 8211 	mrs	r2, BASEPRI
 801314a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801314e:	f383 8811 	msr	BASEPRI, r3
 8013152:	f3bf 8f6f 	isb	sy
 8013156:	f3bf 8f4f 	dsb	sy
 801315a:	617a      	str	r2, [r7, #20]
 801315c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801315e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013160:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013166:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801316c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801316e:	429a      	cmp	r2, r3
 8013170:	d22b      	bcs.n	80131ca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013174:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801317e:	1c5a      	adds	r2, r3, #1
 8013180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013182:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013184:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013188:	f1b3 3fff 	cmp.w	r3, #4294967295
 801318c:	d112      	bne.n	80131b4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801318e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013192:	2b00      	cmp	r3, #0
 8013194:	d016      	beq.n	80131c4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013198:	3324      	adds	r3, #36	@ 0x24
 801319a:	4618      	mov	r0, r3
 801319c:	f001 f8ee 	bl	801437c <xTaskRemoveFromEventList>
 80131a0:	4603      	mov	r3, r0
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d00e      	beq.n	80131c4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80131a6:	683b      	ldr	r3, [r7, #0]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d00b      	beq.n	80131c4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80131ac:	683b      	ldr	r3, [r7, #0]
 80131ae:	2201      	movs	r2, #1
 80131b0:	601a      	str	r2, [r3, #0]
 80131b2:	e007      	b.n	80131c4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80131b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80131b8:	3301      	adds	r3, #1
 80131ba:	b2db      	uxtb	r3, r3
 80131bc:	b25a      	sxtb	r2, r3
 80131be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80131c4:	2301      	movs	r3, #1
 80131c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80131c8:	e001      	b.n	80131ce <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80131ca:	2300      	movs	r3, #0
 80131cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80131ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131d0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	f383 8811 	msr	BASEPRI, r3
}
 80131d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80131da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80131dc:	4618      	mov	r0, r3
 80131de:	3738      	adds	r7, #56	@ 0x38
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}

080131e4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b08c      	sub	sp, #48	@ 0x30
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80131f0:	2300      	movs	r3, #0
 80131f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80131f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d10b      	bne.n	8013216 <xQueueReceive+0x32>
	__asm volatile
 80131fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013202:	f383 8811 	msr	BASEPRI, r3
 8013206:	f3bf 8f6f 	isb	sy
 801320a:	f3bf 8f4f 	dsb	sy
 801320e:	623b      	str	r3, [r7, #32]
}
 8013210:	bf00      	nop
 8013212:	bf00      	nop
 8013214:	e7fd      	b.n	8013212 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013216:	68bb      	ldr	r3, [r7, #8]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d103      	bne.n	8013224 <xQueueReceive+0x40>
 801321c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013220:	2b00      	cmp	r3, #0
 8013222:	d101      	bne.n	8013228 <xQueueReceive+0x44>
 8013224:	2301      	movs	r3, #1
 8013226:	e000      	b.n	801322a <xQueueReceive+0x46>
 8013228:	2300      	movs	r3, #0
 801322a:	2b00      	cmp	r3, #0
 801322c:	d10b      	bne.n	8013246 <xQueueReceive+0x62>
	__asm volatile
 801322e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013232:	f383 8811 	msr	BASEPRI, r3
 8013236:	f3bf 8f6f 	isb	sy
 801323a:	f3bf 8f4f 	dsb	sy
 801323e:	61fb      	str	r3, [r7, #28]
}
 8013240:	bf00      	nop
 8013242:	bf00      	nop
 8013244:	e7fd      	b.n	8013242 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013246:	f001 fa59 	bl	80146fc <xTaskGetSchedulerState>
 801324a:	4603      	mov	r3, r0
 801324c:	2b00      	cmp	r3, #0
 801324e:	d102      	bne.n	8013256 <xQueueReceive+0x72>
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d101      	bne.n	801325a <xQueueReceive+0x76>
 8013256:	2301      	movs	r3, #1
 8013258:	e000      	b.n	801325c <xQueueReceive+0x78>
 801325a:	2300      	movs	r3, #0
 801325c:	2b00      	cmp	r3, #0
 801325e:	d10b      	bne.n	8013278 <xQueueReceive+0x94>
	__asm volatile
 8013260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013264:	f383 8811 	msr	BASEPRI, r3
 8013268:	f3bf 8f6f 	isb	sy
 801326c:	f3bf 8f4f 	dsb	sy
 8013270:	61bb      	str	r3, [r7, #24]
}
 8013272:	bf00      	nop
 8013274:	bf00      	nop
 8013276:	e7fd      	b.n	8013274 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013278:	f002 f8ae 	bl	80153d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801327c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801327e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013280:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013284:	2b00      	cmp	r3, #0
 8013286:	d01f      	beq.n	80132c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013288:	68b9      	ldr	r1, [r7, #8]
 801328a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801328c:	f000 fac4 	bl	8013818 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013292:	1e5a      	subs	r2, r3, #1
 8013294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013296:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801329a:	691b      	ldr	r3, [r3, #16]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d00f      	beq.n	80132c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80132a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132a2:	3310      	adds	r3, #16
 80132a4:	4618      	mov	r0, r3
 80132a6:	f001 f869 	bl	801437c <xTaskRemoveFromEventList>
 80132aa:	4603      	mov	r3, r0
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d007      	beq.n	80132c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80132b0:	4b3c      	ldr	r3, [pc, #240]	@ (80133a4 <xQueueReceive+0x1c0>)
 80132b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80132b6:	601a      	str	r2, [r3, #0]
 80132b8:	f3bf 8f4f 	dsb	sy
 80132bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80132c0:	f002 f8bc 	bl	801543c <vPortExitCritical>
				return pdPASS;
 80132c4:	2301      	movs	r3, #1
 80132c6:	e069      	b.n	801339c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d103      	bne.n	80132d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80132ce:	f002 f8b5 	bl	801543c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80132d2:	2300      	movs	r3, #0
 80132d4:	e062      	b.n	801339c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80132d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d106      	bne.n	80132ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80132dc:	f107 0310 	add.w	r3, r7, #16
 80132e0:	4618      	mov	r0, r3
 80132e2:	f001 f8af 	bl	8014444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80132e6:	2301      	movs	r3, #1
 80132e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80132ea:	f002 f8a7 	bl	801543c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80132ee:	f000 fe05 	bl	8013efc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80132f2:	f002 f871 	bl	80153d8 <vPortEnterCritical>
 80132f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80132fc:	b25b      	sxtb	r3, r3
 80132fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013302:	d103      	bne.n	801330c <xQueueReceive+0x128>
 8013304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013306:	2200      	movs	r2, #0
 8013308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801330e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013312:	b25b      	sxtb	r3, r3
 8013314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013318:	d103      	bne.n	8013322 <xQueueReceive+0x13e>
 801331a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801331c:	2200      	movs	r2, #0
 801331e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013322:	f002 f88b 	bl	801543c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013326:	1d3a      	adds	r2, r7, #4
 8013328:	f107 0310 	add.w	r3, r7, #16
 801332c:	4611      	mov	r1, r2
 801332e:	4618      	mov	r0, r3
 8013330:	f001 f89e 	bl	8014470 <xTaskCheckForTimeOut>
 8013334:	4603      	mov	r3, r0
 8013336:	2b00      	cmp	r3, #0
 8013338:	d123      	bne.n	8013382 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801333a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801333c:	f000 fae4 	bl	8013908 <prvIsQueueEmpty>
 8013340:	4603      	mov	r3, r0
 8013342:	2b00      	cmp	r3, #0
 8013344:	d017      	beq.n	8013376 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013348:	3324      	adds	r3, #36	@ 0x24
 801334a:	687a      	ldr	r2, [r7, #4]
 801334c:	4611      	mov	r1, r2
 801334e:	4618      	mov	r0, r3
 8013350:	f000 ffc2 	bl	80142d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013354:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013356:	f000 fa85 	bl	8013864 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801335a:	f000 fddd 	bl	8013f18 <xTaskResumeAll>
 801335e:	4603      	mov	r3, r0
 8013360:	2b00      	cmp	r3, #0
 8013362:	d189      	bne.n	8013278 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8013364:	4b0f      	ldr	r3, [pc, #60]	@ (80133a4 <xQueueReceive+0x1c0>)
 8013366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801336a:	601a      	str	r2, [r3, #0]
 801336c:	f3bf 8f4f 	dsb	sy
 8013370:	f3bf 8f6f 	isb	sy
 8013374:	e780      	b.n	8013278 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013378:	f000 fa74 	bl	8013864 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801337c:	f000 fdcc 	bl	8013f18 <xTaskResumeAll>
 8013380:	e77a      	b.n	8013278 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013384:	f000 fa6e 	bl	8013864 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013388:	f000 fdc6 	bl	8013f18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801338c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801338e:	f000 fabb 	bl	8013908 <prvIsQueueEmpty>
 8013392:	4603      	mov	r3, r0
 8013394:	2b00      	cmp	r3, #0
 8013396:	f43f af6f 	beq.w	8013278 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801339a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801339c:	4618      	mov	r0, r3
 801339e:	3730      	adds	r7, #48	@ 0x30
 80133a0:	46bd      	mov	sp, r7
 80133a2:	bd80      	pop	{r7, pc}
 80133a4:	e000ed04 	.word	0xe000ed04

080133a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80133a8:	b580      	push	{r7, lr}
 80133aa:	b08e      	sub	sp, #56	@ 0x38
 80133ac:	af00      	add	r7, sp, #0
 80133ae:	6078      	str	r0, [r7, #4]
 80133b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80133b2:	2300      	movs	r3, #0
 80133b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80133ba:	2300      	movs	r3, #0
 80133bc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80133be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d10b      	bne.n	80133dc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80133c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133c8:	f383 8811 	msr	BASEPRI, r3
 80133cc:	f3bf 8f6f 	isb	sy
 80133d0:	f3bf 8f4f 	dsb	sy
 80133d4:	623b      	str	r3, [r7, #32]
}
 80133d6:	bf00      	nop
 80133d8:	bf00      	nop
 80133da:	e7fd      	b.n	80133d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80133dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d00b      	beq.n	80133fc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80133e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133e8:	f383 8811 	msr	BASEPRI, r3
 80133ec:	f3bf 8f6f 	isb	sy
 80133f0:	f3bf 8f4f 	dsb	sy
 80133f4:	61fb      	str	r3, [r7, #28]
}
 80133f6:	bf00      	nop
 80133f8:	bf00      	nop
 80133fa:	e7fd      	b.n	80133f8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80133fc:	f001 f97e 	bl	80146fc <xTaskGetSchedulerState>
 8013400:	4603      	mov	r3, r0
 8013402:	2b00      	cmp	r3, #0
 8013404:	d102      	bne.n	801340c <xQueueSemaphoreTake+0x64>
 8013406:	683b      	ldr	r3, [r7, #0]
 8013408:	2b00      	cmp	r3, #0
 801340a:	d101      	bne.n	8013410 <xQueueSemaphoreTake+0x68>
 801340c:	2301      	movs	r3, #1
 801340e:	e000      	b.n	8013412 <xQueueSemaphoreTake+0x6a>
 8013410:	2300      	movs	r3, #0
 8013412:	2b00      	cmp	r3, #0
 8013414:	d10b      	bne.n	801342e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8013416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801341a:	f383 8811 	msr	BASEPRI, r3
 801341e:	f3bf 8f6f 	isb	sy
 8013422:	f3bf 8f4f 	dsb	sy
 8013426:	61bb      	str	r3, [r7, #24]
}
 8013428:	bf00      	nop
 801342a:	bf00      	nop
 801342c:	e7fd      	b.n	801342a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801342e:	f001 ffd3 	bl	80153d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013436:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801343a:	2b00      	cmp	r3, #0
 801343c:	d024      	beq.n	8013488 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801343e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013440:	1e5a      	subs	r2, r3, #1
 8013442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013444:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d104      	bne.n	8013458 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801344e:	f001 facf 	bl	80149f0 <pvTaskIncrementMutexHeldCount>
 8013452:	4602      	mov	r2, r0
 8013454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013456:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801345a:	691b      	ldr	r3, [r3, #16]
 801345c:	2b00      	cmp	r3, #0
 801345e:	d00f      	beq.n	8013480 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013462:	3310      	adds	r3, #16
 8013464:	4618      	mov	r0, r3
 8013466:	f000 ff89 	bl	801437c <xTaskRemoveFromEventList>
 801346a:	4603      	mov	r3, r0
 801346c:	2b00      	cmp	r3, #0
 801346e:	d007      	beq.n	8013480 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013470:	4b54      	ldr	r3, [pc, #336]	@ (80135c4 <xQueueSemaphoreTake+0x21c>)
 8013472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013476:	601a      	str	r2, [r3, #0]
 8013478:	f3bf 8f4f 	dsb	sy
 801347c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013480:	f001 ffdc 	bl	801543c <vPortExitCritical>
				return pdPASS;
 8013484:	2301      	movs	r3, #1
 8013486:	e098      	b.n	80135ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d112      	bne.n	80134b4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013490:	2b00      	cmp	r3, #0
 8013492:	d00b      	beq.n	80134ac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8013494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013498:	f383 8811 	msr	BASEPRI, r3
 801349c:	f3bf 8f6f 	isb	sy
 80134a0:	f3bf 8f4f 	dsb	sy
 80134a4:	617b      	str	r3, [r7, #20]
}
 80134a6:	bf00      	nop
 80134a8:	bf00      	nop
 80134aa:	e7fd      	b.n	80134a8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80134ac:	f001 ffc6 	bl	801543c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80134b0:	2300      	movs	r3, #0
 80134b2:	e082      	b.n	80135ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80134b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d106      	bne.n	80134c8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80134ba:	f107 030c 	add.w	r3, r7, #12
 80134be:	4618      	mov	r0, r3
 80134c0:	f000 ffc0 	bl	8014444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80134c4:	2301      	movs	r3, #1
 80134c6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80134c8:	f001 ffb8 	bl	801543c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80134cc:	f000 fd16 	bl	8013efc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80134d0:	f001 ff82 	bl	80153d8 <vPortEnterCritical>
 80134d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80134da:	b25b      	sxtb	r3, r3
 80134dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134e0:	d103      	bne.n	80134ea <xQueueSemaphoreTake+0x142>
 80134e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134e4:	2200      	movs	r2, #0
 80134e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80134ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80134f0:	b25b      	sxtb	r3, r3
 80134f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134f6:	d103      	bne.n	8013500 <xQueueSemaphoreTake+0x158>
 80134f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134fa:	2200      	movs	r2, #0
 80134fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013500:	f001 ff9c 	bl	801543c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013504:	463a      	mov	r2, r7
 8013506:	f107 030c 	add.w	r3, r7, #12
 801350a:	4611      	mov	r1, r2
 801350c:	4618      	mov	r0, r3
 801350e:	f000 ffaf 	bl	8014470 <xTaskCheckForTimeOut>
 8013512:	4603      	mov	r3, r0
 8013514:	2b00      	cmp	r3, #0
 8013516:	d132      	bne.n	801357e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013518:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801351a:	f000 f9f5 	bl	8013908 <prvIsQueueEmpty>
 801351e:	4603      	mov	r3, r0
 8013520:	2b00      	cmp	r3, #0
 8013522:	d026      	beq.n	8013572 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	2b00      	cmp	r3, #0
 801352a:	d109      	bne.n	8013540 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801352c:	f001 ff54 	bl	80153d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013532:	689b      	ldr	r3, [r3, #8]
 8013534:	4618      	mov	r0, r3
 8013536:	f001 f8ff 	bl	8014738 <xTaskPriorityInherit>
 801353a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801353c:	f001 ff7e 	bl	801543c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013542:	3324      	adds	r3, #36	@ 0x24
 8013544:	683a      	ldr	r2, [r7, #0]
 8013546:	4611      	mov	r1, r2
 8013548:	4618      	mov	r0, r3
 801354a:	f000 fec5 	bl	80142d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801354e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013550:	f000 f988 	bl	8013864 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013554:	f000 fce0 	bl	8013f18 <xTaskResumeAll>
 8013558:	4603      	mov	r3, r0
 801355a:	2b00      	cmp	r3, #0
 801355c:	f47f af67 	bne.w	801342e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8013560:	4b18      	ldr	r3, [pc, #96]	@ (80135c4 <xQueueSemaphoreTake+0x21c>)
 8013562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013566:	601a      	str	r2, [r3, #0]
 8013568:	f3bf 8f4f 	dsb	sy
 801356c:	f3bf 8f6f 	isb	sy
 8013570:	e75d      	b.n	801342e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013572:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013574:	f000 f976 	bl	8013864 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013578:	f000 fcce 	bl	8013f18 <xTaskResumeAll>
 801357c:	e757      	b.n	801342e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801357e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013580:	f000 f970 	bl	8013864 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013584:	f000 fcc8 	bl	8013f18 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013588:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801358a:	f000 f9bd 	bl	8013908 <prvIsQueueEmpty>
 801358e:	4603      	mov	r3, r0
 8013590:	2b00      	cmp	r3, #0
 8013592:	f43f af4c 	beq.w	801342e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013598:	2b00      	cmp	r3, #0
 801359a:	d00d      	beq.n	80135b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801359c:	f001 ff1c 	bl	80153d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80135a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80135a2:	f000 f8b7 	bl	8013714 <prvGetDisinheritPriorityAfterTimeout>
 80135a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80135a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135aa:	689b      	ldr	r3, [r3, #8]
 80135ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80135ae:	4618      	mov	r0, r3
 80135b0:	f001 f99a 	bl	80148e8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80135b4:	f001 ff42 	bl	801543c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80135b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80135ba:	4618      	mov	r0, r3
 80135bc:	3738      	adds	r7, #56	@ 0x38
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	e000ed04 	.word	0xe000ed04

080135c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b08e      	sub	sp, #56	@ 0x38
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	60f8      	str	r0, [r7, #12]
 80135d0:	60b9      	str	r1, [r7, #8]
 80135d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80135d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d10b      	bne.n	80135f6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80135de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135e2:	f383 8811 	msr	BASEPRI, r3
 80135e6:	f3bf 8f6f 	isb	sy
 80135ea:	f3bf 8f4f 	dsb	sy
 80135ee:	623b      	str	r3, [r7, #32]
}
 80135f0:	bf00      	nop
 80135f2:	bf00      	nop
 80135f4:	e7fd      	b.n	80135f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80135f6:	68bb      	ldr	r3, [r7, #8]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d103      	bne.n	8013604 <xQueueReceiveFromISR+0x3c>
 80135fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013600:	2b00      	cmp	r3, #0
 8013602:	d101      	bne.n	8013608 <xQueueReceiveFromISR+0x40>
 8013604:	2301      	movs	r3, #1
 8013606:	e000      	b.n	801360a <xQueueReceiveFromISR+0x42>
 8013608:	2300      	movs	r3, #0
 801360a:	2b00      	cmp	r3, #0
 801360c:	d10b      	bne.n	8013626 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801360e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013612:	f383 8811 	msr	BASEPRI, r3
 8013616:	f3bf 8f6f 	isb	sy
 801361a:	f3bf 8f4f 	dsb	sy
 801361e:	61fb      	str	r3, [r7, #28]
}
 8013620:	bf00      	nop
 8013622:	bf00      	nop
 8013624:	e7fd      	b.n	8013622 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013626:	f001 ffb7 	bl	8015598 <vPortValidateInterruptPriority>
	__asm volatile
 801362a:	f3ef 8211 	mrs	r2, BASEPRI
 801362e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013632:	f383 8811 	msr	BASEPRI, r3
 8013636:	f3bf 8f6f 	isb	sy
 801363a:	f3bf 8f4f 	dsb	sy
 801363e:	61ba      	str	r2, [r7, #24]
 8013640:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013642:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013644:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801364a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801364c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801364e:	2b00      	cmp	r3, #0
 8013650:	d02f      	beq.n	80136b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013654:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801365c:	68b9      	ldr	r1, [r7, #8]
 801365e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013660:	f000 f8da 	bl	8013818 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013666:	1e5a      	subs	r2, r3, #1
 8013668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801366a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801366c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013674:	d112      	bne.n	801369c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013678:	691b      	ldr	r3, [r3, #16]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d016      	beq.n	80136ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013680:	3310      	adds	r3, #16
 8013682:	4618      	mov	r0, r3
 8013684:	f000 fe7a 	bl	801437c <xTaskRemoveFromEventList>
 8013688:	4603      	mov	r3, r0
 801368a:	2b00      	cmp	r3, #0
 801368c:	d00e      	beq.n	80136ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d00b      	beq.n	80136ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	2201      	movs	r2, #1
 8013698:	601a      	str	r2, [r3, #0]
 801369a:	e007      	b.n	80136ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801369c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80136a0:	3301      	adds	r3, #1
 80136a2:	b2db      	uxtb	r3, r3
 80136a4:	b25a      	sxtb	r2, r3
 80136a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80136ac:	2301      	movs	r3, #1
 80136ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80136b0:	e001      	b.n	80136b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80136b2:	2300      	movs	r3, #0
 80136b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80136b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80136ba:	693b      	ldr	r3, [r7, #16]
 80136bc:	f383 8811 	msr	BASEPRI, r3
}
 80136c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80136c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80136c4:	4618      	mov	r0, r3
 80136c6:	3738      	adds	r7, #56	@ 0x38
 80136c8:	46bd      	mov	sp, r7
 80136ca:	bd80      	pop	{r7, pc}

080136cc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b084      	sub	sp, #16
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d10b      	bne.n	80136f6 <vQueueDelete+0x2a>
	__asm volatile
 80136de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136e2:	f383 8811 	msr	BASEPRI, r3
 80136e6:	f3bf 8f6f 	isb	sy
 80136ea:	f3bf 8f4f 	dsb	sy
 80136ee:	60bb      	str	r3, [r7, #8]
}
 80136f0:	bf00      	nop
 80136f2:	bf00      	nop
 80136f4:	e7fd      	b.n	80136f2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80136f6:	68f8      	ldr	r0, [r7, #12]
 80136f8:	f000 f95e 	bl	80139b8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80136fc:	68fb      	ldr	r3, [r7, #12]
 80136fe:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8013702:	2b00      	cmp	r3, #0
 8013704:	d102      	bne.n	801370c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8013706:	68f8      	ldr	r0, [r7, #12]
 8013708:	f002 f856 	bl	80157b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801370c:	bf00      	nop
 801370e:	3710      	adds	r7, #16
 8013710:	46bd      	mov	sp, r7
 8013712:	bd80      	pop	{r7, pc}

08013714 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013714:	b480      	push	{r7}
 8013716:	b085      	sub	sp, #20
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013720:	2b00      	cmp	r3, #0
 8013722:	d006      	beq.n	8013732 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801372e:	60fb      	str	r3, [r7, #12]
 8013730:	e001      	b.n	8013736 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013732:	2300      	movs	r3, #0
 8013734:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013736:	68fb      	ldr	r3, [r7, #12]
	}
 8013738:	4618      	mov	r0, r3
 801373a:	3714      	adds	r7, #20
 801373c:	46bd      	mov	sp, r7
 801373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013742:	4770      	bx	lr

08013744 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013744:	b580      	push	{r7, lr}
 8013746:	b086      	sub	sp, #24
 8013748:	af00      	add	r7, sp, #0
 801374a:	60f8      	str	r0, [r7, #12]
 801374c:	60b9      	str	r1, [r7, #8]
 801374e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013750:	2300      	movs	r3, #0
 8013752:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013758:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801375e:	2b00      	cmp	r3, #0
 8013760:	d10d      	bne.n	801377e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	2b00      	cmp	r3, #0
 8013768:	d14d      	bne.n	8013806 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	689b      	ldr	r3, [r3, #8]
 801376e:	4618      	mov	r0, r3
 8013770:	f001 f84a 	bl	8014808 <xTaskPriorityDisinherit>
 8013774:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2200      	movs	r2, #0
 801377a:	609a      	str	r2, [r3, #8]
 801377c:	e043      	b.n	8013806 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d119      	bne.n	80137b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	6858      	ldr	r0, [r3, #4]
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801378c:	461a      	mov	r2, r3
 801378e:	68b9      	ldr	r1, [r7, #8]
 8013790:	f004 fa35 	bl	8017bfe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	685a      	ldr	r2, [r3, #4]
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801379c:	441a      	add	r2, r3
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	685a      	ldr	r2, [r3, #4]
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	689b      	ldr	r3, [r3, #8]
 80137aa:	429a      	cmp	r2, r3
 80137ac:	d32b      	bcc.n	8013806 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	681a      	ldr	r2, [r3, #0]
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	605a      	str	r2, [r3, #4]
 80137b6:	e026      	b.n	8013806 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	68d8      	ldr	r0, [r3, #12]
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137c0:	461a      	mov	r2, r3
 80137c2:	68b9      	ldr	r1, [r7, #8]
 80137c4:	f004 fa1b 	bl	8017bfe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	68da      	ldr	r2, [r3, #12]
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137d0:	425b      	negs	r3, r3
 80137d2:	441a      	add	r2, r3
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	68da      	ldr	r2, [r3, #12]
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	429a      	cmp	r2, r3
 80137e2:	d207      	bcs.n	80137f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	689a      	ldr	r2, [r3, #8]
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137ec:	425b      	negs	r3, r3
 80137ee:	441a      	add	r2, r3
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	2b02      	cmp	r3, #2
 80137f8:	d105      	bne.n	8013806 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80137fa:	693b      	ldr	r3, [r7, #16]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d002      	beq.n	8013806 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013800:	693b      	ldr	r3, [r7, #16]
 8013802:	3b01      	subs	r3, #1
 8013804:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013806:	693b      	ldr	r3, [r7, #16]
 8013808:	1c5a      	adds	r2, r3, #1
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801380e:	697b      	ldr	r3, [r7, #20]
}
 8013810:	4618      	mov	r0, r3
 8013812:	3718      	adds	r7, #24
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}

08013818 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b082      	sub	sp, #8
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
 8013820:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013826:	2b00      	cmp	r3, #0
 8013828:	d018      	beq.n	801385c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	68da      	ldr	r2, [r3, #12]
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013832:	441a      	add	r2, r3
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	68da      	ldr	r2, [r3, #12]
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	689b      	ldr	r3, [r3, #8]
 8013840:	429a      	cmp	r2, r3
 8013842:	d303      	bcc.n	801384c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	681a      	ldr	r2, [r3, #0]
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	68d9      	ldr	r1, [r3, #12]
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013854:	461a      	mov	r2, r3
 8013856:	6838      	ldr	r0, [r7, #0]
 8013858:	f004 f9d1 	bl	8017bfe <memcpy>
	}
}
 801385c:	bf00      	nop
 801385e:	3708      	adds	r7, #8
 8013860:	46bd      	mov	sp, r7
 8013862:	bd80      	pop	{r7, pc}

08013864 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b084      	sub	sp, #16
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801386c:	f001 fdb4 	bl	80153d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013876:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013878:	e011      	b.n	801389e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801387e:	2b00      	cmp	r3, #0
 8013880:	d012      	beq.n	80138a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	3324      	adds	r3, #36	@ 0x24
 8013886:	4618      	mov	r0, r3
 8013888:	f000 fd78 	bl	801437c <xTaskRemoveFromEventList>
 801388c:	4603      	mov	r3, r0
 801388e:	2b00      	cmp	r3, #0
 8013890:	d001      	beq.n	8013896 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013892:	f000 fe51 	bl	8014538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013896:	7bfb      	ldrb	r3, [r7, #15]
 8013898:	3b01      	subs	r3, #1
 801389a:	b2db      	uxtb	r3, r3
 801389c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801389e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	dce9      	bgt.n	801387a <prvUnlockQueue+0x16>
 80138a6:	e000      	b.n	80138aa <prvUnlockQueue+0x46>
					break;
 80138a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	22ff      	movs	r2, #255	@ 0xff
 80138ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80138b2:	f001 fdc3 	bl	801543c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80138b6:	f001 fd8f 	bl	80153d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80138c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80138c2:	e011      	b.n	80138e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	691b      	ldr	r3, [r3, #16]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d012      	beq.n	80138f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	3310      	adds	r3, #16
 80138d0:	4618      	mov	r0, r3
 80138d2:	f000 fd53 	bl	801437c <xTaskRemoveFromEventList>
 80138d6:	4603      	mov	r3, r0
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d001      	beq.n	80138e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80138dc:	f000 fe2c 	bl	8014538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80138e0:	7bbb      	ldrb	r3, [r7, #14]
 80138e2:	3b01      	subs	r3, #1
 80138e4:	b2db      	uxtb	r3, r3
 80138e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80138e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	dce9      	bgt.n	80138c4 <prvUnlockQueue+0x60>
 80138f0:	e000      	b.n	80138f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80138f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	22ff      	movs	r2, #255	@ 0xff
 80138f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80138fc:	f001 fd9e 	bl	801543c <vPortExitCritical>
}
 8013900:	bf00      	nop
 8013902:	3710      	adds	r7, #16
 8013904:	46bd      	mov	sp, r7
 8013906:	bd80      	pop	{r7, pc}

08013908 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013908:	b580      	push	{r7, lr}
 801390a:	b084      	sub	sp, #16
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013910:	f001 fd62 	bl	80153d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013918:	2b00      	cmp	r3, #0
 801391a:	d102      	bne.n	8013922 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801391c:	2301      	movs	r3, #1
 801391e:	60fb      	str	r3, [r7, #12]
 8013920:	e001      	b.n	8013926 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013922:	2300      	movs	r3, #0
 8013924:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013926:	f001 fd89 	bl	801543c <vPortExitCritical>

	return xReturn;
 801392a:	68fb      	ldr	r3, [r7, #12]
}
 801392c:	4618      	mov	r0, r3
 801392e:	3710      	adds	r7, #16
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}

08013934 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b084      	sub	sp, #16
 8013938:	af00      	add	r7, sp, #0
 801393a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801393c:	f001 fd4c 	bl	80153d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013948:	429a      	cmp	r2, r3
 801394a:	d102      	bne.n	8013952 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801394c:	2301      	movs	r3, #1
 801394e:	60fb      	str	r3, [r7, #12]
 8013950:	e001      	b.n	8013956 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013952:	2300      	movs	r3, #0
 8013954:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013956:	f001 fd71 	bl	801543c <vPortExitCritical>

	return xReturn;
 801395a:	68fb      	ldr	r3, [r7, #12]
}
 801395c:	4618      	mov	r0, r3
 801395e:	3710      	adds	r7, #16
 8013960:	46bd      	mov	sp, r7
 8013962:	bd80      	pop	{r7, pc}

08013964 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013964:	b480      	push	{r7}
 8013966:	b085      	sub	sp, #20
 8013968:	af00      	add	r7, sp, #0
 801396a:	6078      	str	r0, [r7, #4]
 801396c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801396e:	2300      	movs	r3, #0
 8013970:	60fb      	str	r3, [r7, #12]
 8013972:	e014      	b.n	801399e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013974:	4a0f      	ldr	r2, [pc, #60]	@ (80139b4 <vQueueAddToRegistry+0x50>)
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801397c:	2b00      	cmp	r3, #0
 801397e:	d10b      	bne.n	8013998 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013980:	490c      	ldr	r1, [pc, #48]	@ (80139b4 <vQueueAddToRegistry+0x50>)
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	683a      	ldr	r2, [r7, #0]
 8013986:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801398a:	4a0a      	ldr	r2, [pc, #40]	@ (80139b4 <vQueueAddToRegistry+0x50>)
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	00db      	lsls	r3, r3, #3
 8013990:	4413      	add	r3, r2
 8013992:	687a      	ldr	r2, [r7, #4]
 8013994:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013996:	e006      	b.n	80139a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	3301      	adds	r3, #1
 801399c:	60fb      	str	r3, [r7, #12]
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	2b07      	cmp	r3, #7
 80139a2:	d9e7      	bls.n	8013974 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80139a4:	bf00      	nop
 80139a6:	bf00      	nop
 80139a8:	3714      	adds	r7, #20
 80139aa:	46bd      	mov	sp, r7
 80139ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b0:	4770      	bx	lr
 80139b2:	bf00      	nop
 80139b4:	200055c0 	.word	0x200055c0

080139b8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80139b8:	b480      	push	{r7}
 80139ba:	b085      	sub	sp, #20
 80139bc:	af00      	add	r7, sp, #0
 80139be:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80139c0:	2300      	movs	r3, #0
 80139c2:	60fb      	str	r3, [r7, #12]
 80139c4:	e016      	b.n	80139f4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80139c6:	4a10      	ldr	r2, [pc, #64]	@ (8013a08 <vQueueUnregisterQueue+0x50>)
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	00db      	lsls	r3, r3, #3
 80139cc:	4413      	add	r3, r2
 80139ce:	685b      	ldr	r3, [r3, #4]
 80139d0:	687a      	ldr	r2, [r7, #4]
 80139d2:	429a      	cmp	r2, r3
 80139d4:	d10b      	bne.n	80139ee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80139d6:	4a0c      	ldr	r2, [pc, #48]	@ (8013a08 <vQueueUnregisterQueue+0x50>)
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	2100      	movs	r1, #0
 80139dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80139e0:	4a09      	ldr	r2, [pc, #36]	@ (8013a08 <vQueueUnregisterQueue+0x50>)
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	00db      	lsls	r3, r3, #3
 80139e6:	4413      	add	r3, r2
 80139e8:	2200      	movs	r2, #0
 80139ea:	605a      	str	r2, [r3, #4]
				break;
 80139ec:	e006      	b.n	80139fc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	3301      	adds	r3, #1
 80139f2:	60fb      	str	r3, [r7, #12]
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	2b07      	cmp	r3, #7
 80139f8:	d9e5      	bls.n	80139c6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80139fa:	bf00      	nop
 80139fc:	bf00      	nop
 80139fe:	3714      	adds	r7, #20
 8013a00:	46bd      	mov	sp, r7
 8013a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a06:	4770      	bx	lr
 8013a08:	200055c0 	.word	0x200055c0

08013a0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013a0c:	b580      	push	{r7, lr}
 8013a0e:	b086      	sub	sp, #24
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	60f8      	str	r0, [r7, #12]
 8013a14:	60b9      	str	r1, [r7, #8]
 8013a16:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013a1c:	f001 fcdc 	bl	80153d8 <vPortEnterCritical>
 8013a20:	697b      	ldr	r3, [r7, #20]
 8013a22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013a26:	b25b      	sxtb	r3, r3
 8013a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a2c:	d103      	bne.n	8013a36 <vQueueWaitForMessageRestricted+0x2a>
 8013a2e:	697b      	ldr	r3, [r7, #20]
 8013a30:	2200      	movs	r2, #0
 8013a32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013a36:	697b      	ldr	r3, [r7, #20]
 8013a38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013a3c:	b25b      	sxtb	r3, r3
 8013a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a42:	d103      	bne.n	8013a4c <vQueueWaitForMessageRestricted+0x40>
 8013a44:	697b      	ldr	r3, [r7, #20]
 8013a46:	2200      	movs	r2, #0
 8013a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013a4c:	f001 fcf6 	bl	801543c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8013a50:	697b      	ldr	r3, [r7, #20]
 8013a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d106      	bne.n	8013a66 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	3324      	adds	r3, #36	@ 0x24
 8013a5c:	687a      	ldr	r2, [r7, #4]
 8013a5e:	68b9      	ldr	r1, [r7, #8]
 8013a60:	4618      	mov	r0, r3
 8013a62:	f000 fc5f 	bl	8014324 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8013a66:	6978      	ldr	r0, [r7, #20]
 8013a68:	f7ff fefc 	bl	8013864 <prvUnlockQueue>
	}
 8013a6c:	bf00      	nop
 8013a6e:	3718      	adds	r7, #24
 8013a70:	46bd      	mov	sp, r7
 8013a72:	bd80      	pop	{r7, pc}

08013a74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b08e      	sub	sp, #56	@ 0x38
 8013a78:	af04      	add	r7, sp, #16
 8013a7a:	60f8      	str	r0, [r7, #12]
 8013a7c:	60b9      	str	r1, [r7, #8]
 8013a7e:	607a      	str	r2, [r7, #4]
 8013a80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d10b      	bne.n	8013aa0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8013a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a8c:	f383 8811 	msr	BASEPRI, r3
 8013a90:	f3bf 8f6f 	isb	sy
 8013a94:	f3bf 8f4f 	dsb	sy
 8013a98:	623b      	str	r3, [r7, #32]
}
 8013a9a:	bf00      	nop
 8013a9c:	bf00      	nop
 8013a9e:	e7fd      	b.n	8013a9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8013aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d10b      	bne.n	8013abe <xTaskCreateStatic+0x4a>
	__asm volatile
 8013aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013aaa:	f383 8811 	msr	BASEPRI, r3
 8013aae:	f3bf 8f6f 	isb	sy
 8013ab2:	f3bf 8f4f 	dsb	sy
 8013ab6:	61fb      	str	r3, [r7, #28]
}
 8013ab8:	bf00      	nop
 8013aba:	bf00      	nop
 8013abc:	e7fd      	b.n	8013aba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013abe:	235c      	movs	r3, #92	@ 0x5c
 8013ac0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013ac2:	693b      	ldr	r3, [r7, #16]
 8013ac4:	2b5c      	cmp	r3, #92	@ 0x5c
 8013ac6:	d00b      	beq.n	8013ae0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8013ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013acc:	f383 8811 	msr	BASEPRI, r3
 8013ad0:	f3bf 8f6f 	isb	sy
 8013ad4:	f3bf 8f4f 	dsb	sy
 8013ad8:	61bb      	str	r3, [r7, #24]
}
 8013ada:	bf00      	nop
 8013adc:	bf00      	nop
 8013ade:	e7fd      	b.n	8013adc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013ae0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d01e      	beq.n	8013b26 <xTaskCreateStatic+0xb2>
 8013ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d01b      	beq.n	8013b26 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013af0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013af4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013af6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013afa:	2202      	movs	r2, #2
 8013afc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013b00:	2300      	movs	r3, #0
 8013b02:	9303      	str	r3, [sp, #12]
 8013b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b06:	9302      	str	r3, [sp, #8]
 8013b08:	f107 0314 	add.w	r3, r7, #20
 8013b0c:	9301      	str	r3, [sp, #4]
 8013b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b10:	9300      	str	r3, [sp, #0]
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	687a      	ldr	r2, [r7, #4]
 8013b16:	68b9      	ldr	r1, [r7, #8]
 8013b18:	68f8      	ldr	r0, [r7, #12]
 8013b1a:	f000 f850 	bl	8013bbe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013b1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013b20:	f000 f8de 	bl	8013ce0 <prvAddNewTaskToReadyList>
 8013b24:	e001      	b.n	8013b2a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8013b26:	2300      	movs	r3, #0
 8013b28:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013b2a:	697b      	ldr	r3, [r7, #20]
	}
 8013b2c:	4618      	mov	r0, r3
 8013b2e:	3728      	adds	r7, #40	@ 0x28
 8013b30:	46bd      	mov	sp, r7
 8013b32:	bd80      	pop	{r7, pc}

08013b34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b08c      	sub	sp, #48	@ 0x30
 8013b38:	af04      	add	r7, sp, #16
 8013b3a:	60f8      	str	r0, [r7, #12]
 8013b3c:	60b9      	str	r1, [r7, #8]
 8013b3e:	603b      	str	r3, [r7, #0]
 8013b40:	4613      	mov	r3, r2
 8013b42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013b44:	88fb      	ldrh	r3, [r7, #6]
 8013b46:	009b      	lsls	r3, r3, #2
 8013b48:	4618      	mov	r0, r3
 8013b4a:	f001 fd67 	bl	801561c <pvPortMalloc>
 8013b4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013b50:	697b      	ldr	r3, [r7, #20]
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d00e      	beq.n	8013b74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013b56:	205c      	movs	r0, #92	@ 0x5c
 8013b58:	f001 fd60 	bl	801561c <pvPortMalloc>
 8013b5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013b5e:	69fb      	ldr	r3, [r7, #28]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d003      	beq.n	8013b6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8013b64:	69fb      	ldr	r3, [r7, #28]
 8013b66:	697a      	ldr	r2, [r7, #20]
 8013b68:	631a      	str	r2, [r3, #48]	@ 0x30
 8013b6a:	e005      	b.n	8013b78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013b6c:	6978      	ldr	r0, [r7, #20]
 8013b6e:	f001 fe23 	bl	80157b8 <vPortFree>
 8013b72:	e001      	b.n	8013b78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8013b74:	2300      	movs	r3, #0
 8013b76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013b78:	69fb      	ldr	r3, [r7, #28]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d017      	beq.n	8013bae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013b7e:	69fb      	ldr	r3, [r7, #28]
 8013b80:	2200      	movs	r2, #0
 8013b82:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013b86:	88fa      	ldrh	r2, [r7, #6]
 8013b88:	2300      	movs	r3, #0
 8013b8a:	9303      	str	r3, [sp, #12]
 8013b8c:	69fb      	ldr	r3, [r7, #28]
 8013b8e:	9302      	str	r3, [sp, #8]
 8013b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b92:	9301      	str	r3, [sp, #4]
 8013b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b96:	9300      	str	r3, [sp, #0]
 8013b98:	683b      	ldr	r3, [r7, #0]
 8013b9a:	68b9      	ldr	r1, [r7, #8]
 8013b9c:	68f8      	ldr	r0, [r7, #12]
 8013b9e:	f000 f80e 	bl	8013bbe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013ba2:	69f8      	ldr	r0, [r7, #28]
 8013ba4:	f000 f89c 	bl	8013ce0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013ba8:	2301      	movs	r3, #1
 8013baa:	61bb      	str	r3, [r7, #24]
 8013bac:	e002      	b.n	8013bb4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013bae:	f04f 33ff 	mov.w	r3, #4294967295
 8013bb2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013bb4:	69bb      	ldr	r3, [r7, #24]
	}
 8013bb6:	4618      	mov	r0, r3
 8013bb8:	3720      	adds	r7, #32
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	bd80      	pop	{r7, pc}

08013bbe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013bbe:	b580      	push	{r7, lr}
 8013bc0:	b088      	sub	sp, #32
 8013bc2:	af00      	add	r7, sp, #0
 8013bc4:	60f8      	str	r0, [r7, #12]
 8013bc6:	60b9      	str	r1, [r7, #8]
 8013bc8:	607a      	str	r2, [r7, #4]
 8013bca:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8013bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	009b      	lsls	r3, r3, #2
 8013bd4:	461a      	mov	r2, r3
 8013bd6:	21a5      	movs	r1, #165	@ 0xa5
 8013bd8:	f003 ff1e 	bl	8017a18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8013be6:	3b01      	subs	r3, #1
 8013be8:	009b      	lsls	r3, r3, #2
 8013bea:	4413      	add	r3, r2
 8013bec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013bee:	69bb      	ldr	r3, [r7, #24]
 8013bf0:	f023 0307 	bic.w	r3, r3, #7
 8013bf4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013bf6:	69bb      	ldr	r3, [r7, #24]
 8013bf8:	f003 0307 	and.w	r3, r3, #7
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d00b      	beq.n	8013c18 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8013c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c04:	f383 8811 	msr	BASEPRI, r3
 8013c08:	f3bf 8f6f 	isb	sy
 8013c0c:	f3bf 8f4f 	dsb	sy
 8013c10:	617b      	str	r3, [r7, #20]
}
 8013c12:	bf00      	nop
 8013c14:	bf00      	nop
 8013c16:	e7fd      	b.n	8013c14 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013c18:	68bb      	ldr	r3, [r7, #8]
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d01f      	beq.n	8013c5e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013c1e:	2300      	movs	r3, #0
 8013c20:	61fb      	str	r3, [r7, #28]
 8013c22:	e012      	b.n	8013c4a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013c24:	68ba      	ldr	r2, [r7, #8]
 8013c26:	69fb      	ldr	r3, [r7, #28]
 8013c28:	4413      	add	r3, r2
 8013c2a:	7819      	ldrb	r1, [r3, #0]
 8013c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013c2e:	69fb      	ldr	r3, [r7, #28]
 8013c30:	4413      	add	r3, r2
 8013c32:	3334      	adds	r3, #52	@ 0x34
 8013c34:	460a      	mov	r2, r1
 8013c36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013c38:	68ba      	ldr	r2, [r7, #8]
 8013c3a:	69fb      	ldr	r3, [r7, #28]
 8013c3c:	4413      	add	r3, r2
 8013c3e:	781b      	ldrb	r3, [r3, #0]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d006      	beq.n	8013c52 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013c44:	69fb      	ldr	r3, [r7, #28]
 8013c46:	3301      	adds	r3, #1
 8013c48:	61fb      	str	r3, [r7, #28]
 8013c4a:	69fb      	ldr	r3, [r7, #28]
 8013c4c:	2b0f      	cmp	r3, #15
 8013c4e:	d9e9      	bls.n	8013c24 <prvInitialiseNewTask+0x66>
 8013c50:	e000      	b.n	8013c54 <prvInitialiseNewTask+0x96>
			{
				break;
 8013c52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c56:	2200      	movs	r2, #0
 8013c58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013c5c:	e003      	b.n	8013c66 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c60:	2200      	movs	r2, #0
 8013c62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c68:	2b37      	cmp	r3, #55	@ 0x37
 8013c6a:	d901      	bls.n	8013c70 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013c6c:	2337      	movs	r3, #55	@ 0x37
 8013c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013c74:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013c7a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8013c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c7e:	2200      	movs	r2, #0
 8013c80:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c84:	3304      	adds	r3, #4
 8013c86:	4618      	mov	r0, r3
 8013c88:	f7fe fe34 	bl	80128f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c8e:	3318      	adds	r3, #24
 8013c90:	4618      	mov	r0, r3
 8013c92:	f7fe fe2f 	bl	80128f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013c9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c9e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ca4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013caa:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cae:	2200      	movs	r2, #0
 8013cb0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cb4:	2200      	movs	r2, #0
 8013cb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013cba:	683a      	ldr	r2, [r7, #0]
 8013cbc:	68f9      	ldr	r1, [r7, #12]
 8013cbe:	69b8      	ldr	r0, [r7, #24]
 8013cc0:	f001 fa58 	bl	8015174 <pxPortInitialiseStack>
 8013cc4:	4602      	mov	r2, r0
 8013cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cc8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d002      	beq.n	8013cd6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013cd6:	bf00      	nop
 8013cd8:	3720      	adds	r7, #32
 8013cda:	46bd      	mov	sp, r7
 8013cdc:	bd80      	pop	{r7, pc}
	...

08013ce0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b082      	sub	sp, #8
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013ce8:	f001 fb76 	bl	80153d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013cec:	4b2d      	ldr	r3, [pc, #180]	@ (8013da4 <prvAddNewTaskToReadyList+0xc4>)
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	3301      	adds	r3, #1
 8013cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8013da4 <prvAddNewTaskToReadyList+0xc4>)
 8013cf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8013da8 <prvAddNewTaskToReadyList+0xc8>)
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d109      	bne.n	8013d12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8013da8 <prvAddNewTaskToReadyList+0xc8>)
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013d04:	4b27      	ldr	r3, [pc, #156]	@ (8013da4 <prvAddNewTaskToReadyList+0xc4>)
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	2b01      	cmp	r3, #1
 8013d0a:	d110      	bne.n	8013d2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013d0c:	f000 fc38 	bl	8014580 <prvInitialiseTaskLists>
 8013d10:	e00d      	b.n	8013d2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013d12:	4b26      	ldr	r3, [pc, #152]	@ (8013dac <prvAddNewTaskToReadyList+0xcc>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d109      	bne.n	8013d2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013d1a:	4b23      	ldr	r3, [pc, #140]	@ (8013da8 <prvAddNewTaskToReadyList+0xc8>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d24:	429a      	cmp	r2, r3
 8013d26:	d802      	bhi.n	8013d2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013d28:	4a1f      	ldr	r2, [pc, #124]	@ (8013da8 <prvAddNewTaskToReadyList+0xc8>)
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013d2e:	4b20      	ldr	r3, [pc, #128]	@ (8013db0 <prvAddNewTaskToReadyList+0xd0>)
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	3301      	adds	r3, #1
 8013d34:	4a1e      	ldr	r2, [pc, #120]	@ (8013db0 <prvAddNewTaskToReadyList+0xd0>)
 8013d36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013d38:	4b1d      	ldr	r3, [pc, #116]	@ (8013db0 <prvAddNewTaskToReadyList+0xd0>)
 8013d3a:	681a      	ldr	r2, [r3, #0]
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d44:	4b1b      	ldr	r3, [pc, #108]	@ (8013db4 <prvAddNewTaskToReadyList+0xd4>)
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	429a      	cmp	r2, r3
 8013d4a:	d903      	bls.n	8013d54 <prvAddNewTaskToReadyList+0x74>
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d50:	4a18      	ldr	r2, [pc, #96]	@ (8013db4 <prvAddNewTaskToReadyList+0xd4>)
 8013d52:	6013      	str	r3, [r2, #0]
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d58:	4613      	mov	r3, r2
 8013d5a:	009b      	lsls	r3, r3, #2
 8013d5c:	4413      	add	r3, r2
 8013d5e:	009b      	lsls	r3, r3, #2
 8013d60:	4a15      	ldr	r2, [pc, #84]	@ (8013db8 <prvAddNewTaskToReadyList+0xd8>)
 8013d62:	441a      	add	r2, r3
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	3304      	adds	r3, #4
 8013d68:	4619      	mov	r1, r3
 8013d6a:	4610      	mov	r0, r2
 8013d6c:	f7fe fdcf 	bl	801290e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013d70:	f001 fb64 	bl	801543c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013d74:	4b0d      	ldr	r3, [pc, #52]	@ (8013dac <prvAddNewTaskToReadyList+0xcc>)
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d00e      	beq.n	8013d9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8013da8 <prvAddNewTaskToReadyList+0xc8>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d207      	bcs.n	8013d9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8013dbc <prvAddNewTaskToReadyList+0xdc>)
 8013d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013d90:	601a      	str	r2, [r3, #0]
 8013d92:	f3bf 8f4f 	dsb	sy
 8013d96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013d9a:	bf00      	nop
 8013d9c:	3708      	adds	r7, #8
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	bd80      	pop	{r7, pc}
 8013da2:	bf00      	nop
 8013da4:	20005ad4 	.word	0x20005ad4
 8013da8:	20005600 	.word	0x20005600
 8013dac:	20005ae0 	.word	0x20005ae0
 8013db0:	20005af0 	.word	0x20005af0
 8013db4:	20005adc 	.word	0x20005adc
 8013db8:	20005604 	.word	0x20005604
 8013dbc:	e000ed04 	.word	0xe000ed04

08013dc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b084      	sub	sp, #16
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013dc8:	2300      	movs	r3, #0
 8013dca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d018      	beq.n	8013e04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013dd2:	4b14      	ldr	r3, [pc, #80]	@ (8013e24 <vTaskDelay+0x64>)
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d00b      	beq.n	8013df2 <vTaskDelay+0x32>
	__asm volatile
 8013dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dde:	f383 8811 	msr	BASEPRI, r3
 8013de2:	f3bf 8f6f 	isb	sy
 8013de6:	f3bf 8f4f 	dsb	sy
 8013dea:	60bb      	str	r3, [r7, #8]
}
 8013dec:	bf00      	nop
 8013dee:	bf00      	nop
 8013df0:	e7fd      	b.n	8013dee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013df2:	f000 f883 	bl	8013efc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013df6:	2100      	movs	r1, #0
 8013df8:	6878      	ldr	r0, [r7, #4]
 8013dfa:	f000 fe0d 	bl	8014a18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013dfe:	f000 f88b 	bl	8013f18 <xTaskResumeAll>
 8013e02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d107      	bne.n	8013e1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8013e0a:	4b07      	ldr	r3, [pc, #28]	@ (8013e28 <vTaskDelay+0x68>)
 8013e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e10:	601a      	str	r2, [r3, #0]
 8013e12:	f3bf 8f4f 	dsb	sy
 8013e16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013e1a:	bf00      	nop
 8013e1c:	3710      	adds	r7, #16
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	bd80      	pop	{r7, pc}
 8013e22:	bf00      	nop
 8013e24:	20005afc 	.word	0x20005afc
 8013e28:	e000ed04 	.word	0xe000ed04

08013e2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013e2c:	b580      	push	{r7, lr}
 8013e2e:	b08a      	sub	sp, #40	@ 0x28
 8013e30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013e32:	2300      	movs	r3, #0
 8013e34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013e36:	2300      	movs	r3, #0
 8013e38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013e3a:	463a      	mov	r2, r7
 8013e3c:	1d39      	adds	r1, r7, #4
 8013e3e:	f107 0308 	add.w	r3, r7, #8
 8013e42:	4618      	mov	r0, r3
 8013e44:	f7fe fd02 	bl	801284c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013e48:	6839      	ldr	r1, [r7, #0]
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	68ba      	ldr	r2, [r7, #8]
 8013e4e:	9202      	str	r2, [sp, #8]
 8013e50:	9301      	str	r3, [sp, #4]
 8013e52:	2300      	movs	r3, #0
 8013e54:	9300      	str	r3, [sp, #0]
 8013e56:	2300      	movs	r3, #0
 8013e58:	460a      	mov	r2, r1
 8013e5a:	4922      	ldr	r1, [pc, #136]	@ (8013ee4 <vTaskStartScheduler+0xb8>)
 8013e5c:	4822      	ldr	r0, [pc, #136]	@ (8013ee8 <vTaskStartScheduler+0xbc>)
 8013e5e:	f7ff fe09 	bl	8013a74 <xTaskCreateStatic>
 8013e62:	4603      	mov	r3, r0
 8013e64:	4a21      	ldr	r2, [pc, #132]	@ (8013eec <vTaskStartScheduler+0xc0>)
 8013e66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013e68:	4b20      	ldr	r3, [pc, #128]	@ (8013eec <vTaskStartScheduler+0xc0>)
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d002      	beq.n	8013e76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013e70:	2301      	movs	r3, #1
 8013e72:	617b      	str	r3, [r7, #20]
 8013e74:	e001      	b.n	8013e7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013e76:	2300      	movs	r3, #0
 8013e78:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013e7a:	697b      	ldr	r3, [r7, #20]
 8013e7c:	2b01      	cmp	r3, #1
 8013e7e:	d102      	bne.n	8013e86 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8013e80:	f000 fe1e 	bl	8014ac0 <xTimerCreateTimerTask>
 8013e84:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013e86:	697b      	ldr	r3, [r7, #20]
 8013e88:	2b01      	cmp	r3, #1
 8013e8a:	d116      	bne.n	8013eba <vTaskStartScheduler+0x8e>
	__asm volatile
 8013e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e90:	f383 8811 	msr	BASEPRI, r3
 8013e94:	f3bf 8f6f 	isb	sy
 8013e98:	f3bf 8f4f 	dsb	sy
 8013e9c:	613b      	str	r3, [r7, #16]
}
 8013e9e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013ea0:	4b13      	ldr	r3, [pc, #76]	@ (8013ef0 <vTaskStartScheduler+0xc4>)
 8013ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8013ea6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013ea8:	4b12      	ldr	r3, [pc, #72]	@ (8013ef4 <vTaskStartScheduler+0xc8>)
 8013eaa:	2201      	movs	r2, #1
 8013eac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013eae:	4b12      	ldr	r3, [pc, #72]	@ (8013ef8 <vTaskStartScheduler+0xcc>)
 8013eb0:	2200      	movs	r2, #0
 8013eb2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013eb4:	f001 f9ec 	bl	8015290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013eb8:	e00f      	b.n	8013eda <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013eba:	697b      	ldr	r3, [r7, #20]
 8013ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ec0:	d10b      	bne.n	8013eda <vTaskStartScheduler+0xae>
	__asm volatile
 8013ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ec6:	f383 8811 	msr	BASEPRI, r3
 8013eca:	f3bf 8f6f 	isb	sy
 8013ece:	f3bf 8f4f 	dsb	sy
 8013ed2:	60fb      	str	r3, [r7, #12]
}
 8013ed4:	bf00      	nop
 8013ed6:	bf00      	nop
 8013ed8:	e7fd      	b.n	8013ed6 <vTaskStartScheduler+0xaa>
}
 8013eda:	bf00      	nop
 8013edc:	3718      	adds	r7, #24
 8013ede:	46bd      	mov	sp, r7
 8013ee0:	bd80      	pop	{r7, pc}
 8013ee2:	bf00      	nop
 8013ee4:	0801b2a8 	.word	0x0801b2a8
 8013ee8:	08014551 	.word	0x08014551
 8013eec:	20005af8 	.word	0x20005af8
 8013ef0:	20005af4 	.word	0x20005af4
 8013ef4:	20005ae0 	.word	0x20005ae0
 8013ef8:	20005ad8 	.word	0x20005ad8

08013efc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013efc:	b480      	push	{r7}
 8013efe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013f00:	4b04      	ldr	r3, [pc, #16]	@ (8013f14 <vTaskSuspendAll+0x18>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	3301      	adds	r3, #1
 8013f06:	4a03      	ldr	r2, [pc, #12]	@ (8013f14 <vTaskSuspendAll+0x18>)
 8013f08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8013f0a:	bf00      	nop
 8013f0c:	46bd      	mov	sp, r7
 8013f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f12:	4770      	bx	lr
 8013f14:	20005afc 	.word	0x20005afc

08013f18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b084      	sub	sp, #16
 8013f1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013f1e:	2300      	movs	r3, #0
 8013f20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013f22:	2300      	movs	r3, #0
 8013f24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013f26:	4b42      	ldr	r3, [pc, #264]	@ (8014030 <xTaskResumeAll+0x118>)
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d10b      	bne.n	8013f46 <xTaskResumeAll+0x2e>
	__asm volatile
 8013f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f32:	f383 8811 	msr	BASEPRI, r3
 8013f36:	f3bf 8f6f 	isb	sy
 8013f3a:	f3bf 8f4f 	dsb	sy
 8013f3e:	603b      	str	r3, [r7, #0]
}
 8013f40:	bf00      	nop
 8013f42:	bf00      	nop
 8013f44:	e7fd      	b.n	8013f42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013f46:	f001 fa47 	bl	80153d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013f4a:	4b39      	ldr	r3, [pc, #228]	@ (8014030 <xTaskResumeAll+0x118>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	3b01      	subs	r3, #1
 8013f50:	4a37      	ldr	r2, [pc, #220]	@ (8014030 <xTaskResumeAll+0x118>)
 8013f52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013f54:	4b36      	ldr	r3, [pc, #216]	@ (8014030 <xTaskResumeAll+0x118>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d162      	bne.n	8014022 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013f5c:	4b35      	ldr	r3, [pc, #212]	@ (8014034 <xTaskResumeAll+0x11c>)
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d05e      	beq.n	8014022 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013f64:	e02f      	b.n	8013fc6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013f66:	4b34      	ldr	r3, [pc, #208]	@ (8014038 <xTaskResumeAll+0x120>)
 8013f68:	68db      	ldr	r3, [r3, #12]
 8013f6a:	68db      	ldr	r3, [r3, #12]
 8013f6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	3318      	adds	r3, #24
 8013f72:	4618      	mov	r0, r3
 8013f74:	f7fe fd28 	bl	80129c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	3304      	adds	r3, #4
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	f7fe fd23 	bl	80129c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f86:	4b2d      	ldr	r3, [pc, #180]	@ (801403c <xTaskResumeAll+0x124>)
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	429a      	cmp	r2, r3
 8013f8c:	d903      	bls.n	8013f96 <xTaskResumeAll+0x7e>
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f92:	4a2a      	ldr	r2, [pc, #168]	@ (801403c <xTaskResumeAll+0x124>)
 8013f94:	6013      	str	r3, [r2, #0]
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f9a:	4613      	mov	r3, r2
 8013f9c:	009b      	lsls	r3, r3, #2
 8013f9e:	4413      	add	r3, r2
 8013fa0:	009b      	lsls	r3, r3, #2
 8013fa2:	4a27      	ldr	r2, [pc, #156]	@ (8014040 <xTaskResumeAll+0x128>)
 8013fa4:	441a      	add	r2, r3
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	3304      	adds	r3, #4
 8013faa:	4619      	mov	r1, r3
 8013fac:	4610      	mov	r0, r2
 8013fae:	f7fe fcae 	bl	801290e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013fb6:	4b23      	ldr	r3, [pc, #140]	@ (8014044 <xTaskResumeAll+0x12c>)
 8013fb8:	681b      	ldr	r3, [r3, #0]
 8013fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013fbc:	429a      	cmp	r2, r3
 8013fbe:	d302      	bcc.n	8013fc6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013fc0:	4b21      	ldr	r3, [pc, #132]	@ (8014048 <xTaskResumeAll+0x130>)
 8013fc2:	2201      	movs	r2, #1
 8013fc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8014038 <xTaskResumeAll+0x120>)
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d1cb      	bne.n	8013f66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013fce:	68fb      	ldr	r3, [r7, #12]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d001      	beq.n	8013fd8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013fd4:	f000 fb72 	bl	80146bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013fd8:	4b1c      	ldr	r3, [pc, #112]	@ (801404c <xTaskResumeAll+0x134>)
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d010      	beq.n	8014006 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013fe4:	f000 f858 	bl	8014098 <xTaskIncrementTick>
 8013fe8:	4603      	mov	r3, r0
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d002      	beq.n	8013ff4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013fee:	4b16      	ldr	r3, [pc, #88]	@ (8014048 <xTaskResumeAll+0x130>)
 8013ff0:	2201      	movs	r2, #1
 8013ff2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	3b01      	subs	r3, #1
 8013ff8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d1f1      	bne.n	8013fe4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8014000:	4b12      	ldr	r3, [pc, #72]	@ (801404c <xTaskResumeAll+0x134>)
 8014002:	2200      	movs	r2, #0
 8014004:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014006:	4b10      	ldr	r3, [pc, #64]	@ (8014048 <xTaskResumeAll+0x130>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d009      	beq.n	8014022 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801400e:	2301      	movs	r3, #1
 8014010:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014012:	4b0f      	ldr	r3, [pc, #60]	@ (8014050 <xTaskResumeAll+0x138>)
 8014014:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014018:	601a      	str	r2, [r3, #0]
 801401a:	f3bf 8f4f 	dsb	sy
 801401e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014022:	f001 fa0b 	bl	801543c <vPortExitCritical>

	return xAlreadyYielded;
 8014026:	68bb      	ldr	r3, [r7, #8]
}
 8014028:	4618      	mov	r0, r3
 801402a:	3710      	adds	r7, #16
 801402c:	46bd      	mov	sp, r7
 801402e:	bd80      	pop	{r7, pc}
 8014030:	20005afc 	.word	0x20005afc
 8014034:	20005ad4 	.word	0x20005ad4
 8014038:	20005a94 	.word	0x20005a94
 801403c:	20005adc 	.word	0x20005adc
 8014040:	20005604 	.word	0x20005604
 8014044:	20005600 	.word	0x20005600
 8014048:	20005ae8 	.word	0x20005ae8
 801404c:	20005ae4 	.word	0x20005ae4
 8014050:	e000ed04 	.word	0xe000ed04

08014054 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014054:	b480      	push	{r7}
 8014056:	b083      	sub	sp, #12
 8014058:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801405a:	4b05      	ldr	r3, [pc, #20]	@ (8014070 <xTaskGetTickCount+0x1c>)
 801405c:	681b      	ldr	r3, [r3, #0]
 801405e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8014060:	687b      	ldr	r3, [r7, #4]
}
 8014062:	4618      	mov	r0, r3
 8014064:	370c      	adds	r7, #12
 8014066:	46bd      	mov	sp, r7
 8014068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406c:	4770      	bx	lr
 801406e:	bf00      	nop
 8014070:	20005ad8 	.word	0x20005ad8

08014074 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8014074:	b580      	push	{r7, lr}
 8014076:	b082      	sub	sp, #8
 8014078:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801407a:	f001 fa8d 	bl	8015598 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801407e:	2300      	movs	r3, #0
 8014080:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8014082:	4b04      	ldr	r3, [pc, #16]	@ (8014094 <xTaskGetTickCountFromISR+0x20>)
 8014084:	681b      	ldr	r3, [r3, #0]
 8014086:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014088:	683b      	ldr	r3, [r7, #0]
}
 801408a:	4618      	mov	r0, r3
 801408c:	3708      	adds	r7, #8
 801408e:	46bd      	mov	sp, r7
 8014090:	bd80      	pop	{r7, pc}
 8014092:	bf00      	nop
 8014094:	20005ad8 	.word	0x20005ad8

08014098 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014098:	b580      	push	{r7, lr}
 801409a:	b086      	sub	sp, #24
 801409c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801409e:	2300      	movs	r3, #0
 80140a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80140a2:	4b53      	ldr	r3, [pc, #332]	@ (80141f0 <xTaskIncrementTick+0x158>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	f040 8096 	bne.w	80141d8 <xTaskIncrementTick+0x140>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80140ac:	4b51      	ldr	r3, [pc, #324]	@ (80141f4 <xTaskIncrementTick+0x15c>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	3301      	adds	r3, #1
 80140b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80140b4:	4a4f      	ldr	r2, [pc, #316]	@ (80141f4 <xTaskIncrementTick+0x15c>)
 80140b6:	693b      	ldr	r3, [r7, #16]
 80140b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80140ba:	693b      	ldr	r3, [r7, #16]
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d121      	bne.n	8014104 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80140c0:	4b4d      	ldr	r3, [pc, #308]	@ (80141f8 <xTaskIncrementTick+0x160>)
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d00b      	beq.n	80140e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80140ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140ce:	f383 8811 	msr	BASEPRI, r3
 80140d2:	f3bf 8f6f 	isb	sy
 80140d6:	f3bf 8f4f 	dsb	sy
 80140da:	603b      	str	r3, [r7, #0]
}
 80140dc:	bf00      	nop
 80140de:	bf00      	nop
 80140e0:	e7fd      	b.n	80140de <xTaskIncrementTick+0x46>
 80140e2:	4b45      	ldr	r3, [pc, #276]	@ (80141f8 <xTaskIncrementTick+0x160>)
 80140e4:	681b      	ldr	r3, [r3, #0]
 80140e6:	60fb      	str	r3, [r7, #12]
 80140e8:	4b44      	ldr	r3, [pc, #272]	@ (80141fc <xTaskIncrementTick+0x164>)
 80140ea:	681b      	ldr	r3, [r3, #0]
 80140ec:	4a42      	ldr	r2, [pc, #264]	@ (80141f8 <xTaskIncrementTick+0x160>)
 80140ee:	6013      	str	r3, [r2, #0]
 80140f0:	4a42      	ldr	r2, [pc, #264]	@ (80141fc <xTaskIncrementTick+0x164>)
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	6013      	str	r3, [r2, #0]
 80140f6:	4b42      	ldr	r3, [pc, #264]	@ (8014200 <xTaskIncrementTick+0x168>)
 80140f8:	681b      	ldr	r3, [r3, #0]
 80140fa:	3301      	adds	r3, #1
 80140fc:	4a40      	ldr	r2, [pc, #256]	@ (8014200 <xTaskIncrementTick+0x168>)
 80140fe:	6013      	str	r3, [r2, #0]
 8014100:	f000 fadc 	bl	80146bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014104:	4b3f      	ldr	r3, [pc, #252]	@ (8014204 <xTaskIncrementTick+0x16c>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	693a      	ldr	r2, [r7, #16]
 801410a:	429a      	cmp	r2, r3
 801410c:	d349      	bcc.n	80141a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801410e:	4b3a      	ldr	r3, [pc, #232]	@ (80141f8 <xTaskIncrementTick+0x160>)
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	2b00      	cmp	r3, #0
 8014116:	d104      	bne.n	8014122 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014118:	4b3a      	ldr	r3, [pc, #232]	@ (8014204 <xTaskIncrementTick+0x16c>)
 801411a:	f04f 32ff 	mov.w	r2, #4294967295
 801411e:	601a      	str	r2, [r3, #0]
					break;
 8014120:	e03f      	b.n	80141a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014122:	4b35      	ldr	r3, [pc, #212]	@ (80141f8 <xTaskIncrementTick+0x160>)
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	68db      	ldr	r3, [r3, #12]
 801412a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	685b      	ldr	r3, [r3, #4]
 8014130:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014132:	693a      	ldr	r2, [r7, #16]
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	429a      	cmp	r2, r3
 8014138:	d203      	bcs.n	8014142 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801413a:	4a32      	ldr	r2, [pc, #200]	@ (8014204 <xTaskIncrementTick+0x16c>)
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014140:	e02f      	b.n	80141a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014142:	68bb      	ldr	r3, [r7, #8]
 8014144:	3304      	adds	r3, #4
 8014146:	4618      	mov	r0, r3
 8014148:	f7fe fc3e 	bl	80129c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801414c:	68bb      	ldr	r3, [r7, #8]
 801414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014150:	2b00      	cmp	r3, #0
 8014152:	d004      	beq.n	801415e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	3318      	adds	r3, #24
 8014158:	4618      	mov	r0, r3
 801415a:	f7fe fc35 	bl	80129c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801415e:	68bb      	ldr	r3, [r7, #8]
 8014160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014162:	4b29      	ldr	r3, [pc, #164]	@ (8014208 <xTaskIncrementTick+0x170>)
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	429a      	cmp	r2, r3
 8014168:	d903      	bls.n	8014172 <xTaskIncrementTick+0xda>
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801416e:	4a26      	ldr	r2, [pc, #152]	@ (8014208 <xTaskIncrementTick+0x170>)
 8014170:	6013      	str	r3, [r2, #0]
 8014172:	68bb      	ldr	r3, [r7, #8]
 8014174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014176:	4613      	mov	r3, r2
 8014178:	009b      	lsls	r3, r3, #2
 801417a:	4413      	add	r3, r2
 801417c:	009b      	lsls	r3, r3, #2
 801417e:	4a23      	ldr	r2, [pc, #140]	@ (801420c <xTaskIncrementTick+0x174>)
 8014180:	441a      	add	r2, r3
 8014182:	68bb      	ldr	r3, [r7, #8]
 8014184:	3304      	adds	r3, #4
 8014186:	4619      	mov	r1, r3
 8014188:	4610      	mov	r0, r2
 801418a:	f7fe fbc0 	bl	801290e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014192:	4b1f      	ldr	r3, [pc, #124]	@ (8014210 <xTaskIncrementTick+0x178>)
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014198:	429a      	cmp	r2, r3
 801419a:	d3b8      	bcc.n	801410e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801419c:	2301      	movs	r3, #1
 801419e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80141a0:	e7b5      	b.n	801410e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80141a2:	4b1b      	ldr	r3, [pc, #108]	@ (8014210 <xTaskIncrementTick+0x178>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141a8:	4918      	ldr	r1, [pc, #96]	@ (801420c <xTaskIncrementTick+0x174>)
 80141aa:	4613      	mov	r3, r2
 80141ac:	009b      	lsls	r3, r3, #2
 80141ae:	4413      	add	r3, r2
 80141b0:	009b      	lsls	r3, r3, #2
 80141b2:	440b      	add	r3, r1
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	2b01      	cmp	r3, #1
 80141b8:	d901      	bls.n	80141be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80141ba:	2301      	movs	r3, #1
 80141bc:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 80141be:	4b15      	ldr	r3, [pc, #84]	@ (8014214 <xTaskIncrementTick+0x17c>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d101      	bne.n	80141ca <xTaskIncrementTick+0x132>
			{
				vApplicationTickHook();
 80141c6:	f7ed f817 	bl	80011f8 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80141ca:	4b13      	ldr	r3, [pc, #76]	@ (8014218 <xTaskIncrementTick+0x180>)
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d009      	beq.n	80141e6 <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 80141d2:	2301      	movs	r3, #1
 80141d4:	617b      	str	r3, [r7, #20]
 80141d6:	e006      	b.n	80141e6 <xTaskIncrementTick+0x14e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80141d8:	4b0e      	ldr	r3, [pc, #56]	@ (8014214 <xTaskIncrementTick+0x17c>)
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	3301      	adds	r3, #1
 80141de:	4a0d      	ldr	r2, [pc, #52]	@ (8014214 <xTaskIncrementTick+0x17c>)
 80141e0:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 80141e2:	f7ed f809 	bl	80011f8 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 80141e6:	697b      	ldr	r3, [r7, #20]
}
 80141e8:	4618      	mov	r0, r3
 80141ea:	3718      	adds	r7, #24
 80141ec:	46bd      	mov	sp, r7
 80141ee:	bd80      	pop	{r7, pc}
 80141f0:	20005afc 	.word	0x20005afc
 80141f4:	20005ad8 	.word	0x20005ad8
 80141f8:	20005a8c 	.word	0x20005a8c
 80141fc:	20005a90 	.word	0x20005a90
 8014200:	20005aec 	.word	0x20005aec
 8014204:	20005af4 	.word	0x20005af4
 8014208:	20005adc 	.word	0x20005adc
 801420c:	20005604 	.word	0x20005604
 8014210:	20005600 	.word	0x20005600
 8014214:	20005ae4 	.word	0x20005ae4
 8014218:	20005ae8 	.word	0x20005ae8

0801421c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801421c:	b480      	push	{r7}
 801421e:	b085      	sub	sp, #20
 8014220:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014222:	4b28      	ldr	r3, [pc, #160]	@ (80142c4 <vTaskSwitchContext+0xa8>)
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d003      	beq.n	8014232 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801422a:	4b27      	ldr	r3, [pc, #156]	@ (80142c8 <vTaskSwitchContext+0xac>)
 801422c:	2201      	movs	r2, #1
 801422e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014230:	e042      	b.n	80142b8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8014232:	4b25      	ldr	r3, [pc, #148]	@ (80142c8 <vTaskSwitchContext+0xac>)
 8014234:	2200      	movs	r2, #0
 8014236:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014238:	4b24      	ldr	r3, [pc, #144]	@ (80142cc <vTaskSwitchContext+0xb0>)
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	60fb      	str	r3, [r7, #12]
 801423e:	e011      	b.n	8014264 <vTaskSwitchContext+0x48>
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	2b00      	cmp	r3, #0
 8014244:	d10b      	bne.n	801425e <vTaskSwitchContext+0x42>
	__asm volatile
 8014246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801424a:	f383 8811 	msr	BASEPRI, r3
 801424e:	f3bf 8f6f 	isb	sy
 8014252:	f3bf 8f4f 	dsb	sy
 8014256:	607b      	str	r3, [r7, #4]
}
 8014258:	bf00      	nop
 801425a:	bf00      	nop
 801425c:	e7fd      	b.n	801425a <vTaskSwitchContext+0x3e>
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	3b01      	subs	r3, #1
 8014262:	60fb      	str	r3, [r7, #12]
 8014264:	491a      	ldr	r1, [pc, #104]	@ (80142d0 <vTaskSwitchContext+0xb4>)
 8014266:	68fa      	ldr	r2, [r7, #12]
 8014268:	4613      	mov	r3, r2
 801426a:	009b      	lsls	r3, r3, #2
 801426c:	4413      	add	r3, r2
 801426e:	009b      	lsls	r3, r3, #2
 8014270:	440b      	add	r3, r1
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d0e3      	beq.n	8014240 <vTaskSwitchContext+0x24>
 8014278:	68fa      	ldr	r2, [r7, #12]
 801427a:	4613      	mov	r3, r2
 801427c:	009b      	lsls	r3, r3, #2
 801427e:	4413      	add	r3, r2
 8014280:	009b      	lsls	r3, r3, #2
 8014282:	4a13      	ldr	r2, [pc, #76]	@ (80142d0 <vTaskSwitchContext+0xb4>)
 8014284:	4413      	add	r3, r2
 8014286:	60bb      	str	r3, [r7, #8]
 8014288:	68bb      	ldr	r3, [r7, #8]
 801428a:	685b      	ldr	r3, [r3, #4]
 801428c:	685a      	ldr	r2, [r3, #4]
 801428e:	68bb      	ldr	r3, [r7, #8]
 8014290:	605a      	str	r2, [r3, #4]
 8014292:	68bb      	ldr	r3, [r7, #8]
 8014294:	685a      	ldr	r2, [r3, #4]
 8014296:	68bb      	ldr	r3, [r7, #8]
 8014298:	3308      	adds	r3, #8
 801429a:	429a      	cmp	r2, r3
 801429c:	d104      	bne.n	80142a8 <vTaskSwitchContext+0x8c>
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	685b      	ldr	r3, [r3, #4]
 80142a2:	685a      	ldr	r2, [r3, #4]
 80142a4:	68bb      	ldr	r3, [r7, #8]
 80142a6:	605a      	str	r2, [r3, #4]
 80142a8:	68bb      	ldr	r3, [r7, #8]
 80142aa:	685b      	ldr	r3, [r3, #4]
 80142ac:	68db      	ldr	r3, [r3, #12]
 80142ae:	4a09      	ldr	r2, [pc, #36]	@ (80142d4 <vTaskSwitchContext+0xb8>)
 80142b0:	6013      	str	r3, [r2, #0]
 80142b2:	4a06      	ldr	r2, [pc, #24]	@ (80142cc <vTaskSwitchContext+0xb0>)
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	6013      	str	r3, [r2, #0]
}
 80142b8:	bf00      	nop
 80142ba:	3714      	adds	r7, #20
 80142bc:	46bd      	mov	sp, r7
 80142be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c2:	4770      	bx	lr
 80142c4:	20005afc 	.word	0x20005afc
 80142c8:	20005ae8 	.word	0x20005ae8
 80142cc:	20005adc 	.word	0x20005adc
 80142d0:	20005604 	.word	0x20005604
 80142d4:	20005600 	.word	0x20005600

080142d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80142d8:	b580      	push	{r7, lr}
 80142da:	b084      	sub	sp, #16
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
 80142e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d10b      	bne.n	8014300 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80142e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142ec:	f383 8811 	msr	BASEPRI, r3
 80142f0:	f3bf 8f6f 	isb	sy
 80142f4:	f3bf 8f4f 	dsb	sy
 80142f8:	60fb      	str	r3, [r7, #12]
}
 80142fa:	bf00      	nop
 80142fc:	bf00      	nop
 80142fe:	e7fd      	b.n	80142fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014300:	4b07      	ldr	r3, [pc, #28]	@ (8014320 <vTaskPlaceOnEventList+0x48>)
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	3318      	adds	r3, #24
 8014306:	4619      	mov	r1, r3
 8014308:	6878      	ldr	r0, [r7, #4]
 801430a:	f7fe fb24 	bl	8012956 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801430e:	2101      	movs	r1, #1
 8014310:	6838      	ldr	r0, [r7, #0]
 8014312:	f000 fb81 	bl	8014a18 <prvAddCurrentTaskToDelayedList>
}
 8014316:	bf00      	nop
 8014318:	3710      	adds	r7, #16
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}
 801431e:	bf00      	nop
 8014320:	20005600 	.word	0x20005600

08014324 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014324:	b580      	push	{r7, lr}
 8014326:	b086      	sub	sp, #24
 8014328:	af00      	add	r7, sp, #0
 801432a:	60f8      	str	r0, [r7, #12]
 801432c:	60b9      	str	r1, [r7, #8]
 801432e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	2b00      	cmp	r3, #0
 8014334:	d10b      	bne.n	801434e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8014336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801433a:	f383 8811 	msr	BASEPRI, r3
 801433e:	f3bf 8f6f 	isb	sy
 8014342:	f3bf 8f4f 	dsb	sy
 8014346:	617b      	str	r3, [r7, #20]
}
 8014348:	bf00      	nop
 801434a:	bf00      	nop
 801434c:	e7fd      	b.n	801434a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801434e:	4b0a      	ldr	r3, [pc, #40]	@ (8014378 <vTaskPlaceOnEventListRestricted+0x54>)
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	3318      	adds	r3, #24
 8014354:	4619      	mov	r1, r3
 8014356:	68f8      	ldr	r0, [r7, #12]
 8014358:	f7fe fad9 	bl	801290e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d002      	beq.n	8014368 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8014362:	f04f 33ff 	mov.w	r3, #4294967295
 8014366:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014368:	6879      	ldr	r1, [r7, #4]
 801436a:	68b8      	ldr	r0, [r7, #8]
 801436c:	f000 fb54 	bl	8014a18 <prvAddCurrentTaskToDelayedList>
	}
 8014370:	bf00      	nop
 8014372:	3718      	adds	r7, #24
 8014374:	46bd      	mov	sp, r7
 8014376:	bd80      	pop	{r7, pc}
 8014378:	20005600 	.word	0x20005600

0801437c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b086      	sub	sp, #24
 8014380:	af00      	add	r7, sp, #0
 8014382:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	68db      	ldr	r3, [r3, #12]
 8014388:	68db      	ldr	r3, [r3, #12]
 801438a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801438c:	693b      	ldr	r3, [r7, #16]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d10b      	bne.n	80143aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8014392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014396:	f383 8811 	msr	BASEPRI, r3
 801439a:	f3bf 8f6f 	isb	sy
 801439e:	f3bf 8f4f 	dsb	sy
 80143a2:	60fb      	str	r3, [r7, #12]
}
 80143a4:	bf00      	nop
 80143a6:	bf00      	nop
 80143a8:	e7fd      	b.n	80143a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80143aa:	693b      	ldr	r3, [r7, #16]
 80143ac:	3318      	adds	r3, #24
 80143ae:	4618      	mov	r0, r3
 80143b0:	f7fe fb0a 	bl	80129c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80143b4:	4b1d      	ldr	r3, [pc, #116]	@ (801442c <xTaskRemoveFromEventList+0xb0>)
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d11d      	bne.n	80143f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80143bc:	693b      	ldr	r3, [r7, #16]
 80143be:	3304      	adds	r3, #4
 80143c0:	4618      	mov	r0, r3
 80143c2:	f7fe fb01 	bl	80129c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80143c6:	693b      	ldr	r3, [r7, #16]
 80143c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80143ca:	4b19      	ldr	r3, [pc, #100]	@ (8014430 <xTaskRemoveFromEventList+0xb4>)
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	429a      	cmp	r2, r3
 80143d0:	d903      	bls.n	80143da <xTaskRemoveFromEventList+0x5e>
 80143d2:	693b      	ldr	r3, [r7, #16]
 80143d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143d6:	4a16      	ldr	r2, [pc, #88]	@ (8014430 <xTaskRemoveFromEventList+0xb4>)
 80143d8:	6013      	str	r3, [r2, #0]
 80143da:	693b      	ldr	r3, [r7, #16]
 80143dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80143de:	4613      	mov	r3, r2
 80143e0:	009b      	lsls	r3, r3, #2
 80143e2:	4413      	add	r3, r2
 80143e4:	009b      	lsls	r3, r3, #2
 80143e6:	4a13      	ldr	r2, [pc, #76]	@ (8014434 <xTaskRemoveFromEventList+0xb8>)
 80143e8:	441a      	add	r2, r3
 80143ea:	693b      	ldr	r3, [r7, #16]
 80143ec:	3304      	adds	r3, #4
 80143ee:	4619      	mov	r1, r3
 80143f0:	4610      	mov	r0, r2
 80143f2:	f7fe fa8c 	bl	801290e <vListInsertEnd>
 80143f6:	e005      	b.n	8014404 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80143f8:	693b      	ldr	r3, [r7, #16]
 80143fa:	3318      	adds	r3, #24
 80143fc:	4619      	mov	r1, r3
 80143fe:	480e      	ldr	r0, [pc, #56]	@ (8014438 <xTaskRemoveFromEventList+0xbc>)
 8014400:	f7fe fa85 	bl	801290e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014404:	693b      	ldr	r3, [r7, #16]
 8014406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014408:	4b0c      	ldr	r3, [pc, #48]	@ (801443c <xTaskRemoveFromEventList+0xc0>)
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801440e:	429a      	cmp	r2, r3
 8014410:	d905      	bls.n	801441e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014412:	2301      	movs	r3, #1
 8014414:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014416:	4b0a      	ldr	r3, [pc, #40]	@ (8014440 <xTaskRemoveFromEventList+0xc4>)
 8014418:	2201      	movs	r2, #1
 801441a:	601a      	str	r2, [r3, #0]
 801441c:	e001      	b.n	8014422 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801441e:	2300      	movs	r3, #0
 8014420:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014422:	697b      	ldr	r3, [r7, #20]
}
 8014424:	4618      	mov	r0, r3
 8014426:	3718      	adds	r7, #24
 8014428:	46bd      	mov	sp, r7
 801442a:	bd80      	pop	{r7, pc}
 801442c:	20005afc 	.word	0x20005afc
 8014430:	20005adc 	.word	0x20005adc
 8014434:	20005604 	.word	0x20005604
 8014438:	20005a94 	.word	0x20005a94
 801443c:	20005600 	.word	0x20005600
 8014440:	20005ae8 	.word	0x20005ae8

08014444 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014444:	b480      	push	{r7}
 8014446:	b083      	sub	sp, #12
 8014448:	af00      	add	r7, sp, #0
 801444a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801444c:	4b06      	ldr	r3, [pc, #24]	@ (8014468 <vTaskInternalSetTimeOutState+0x24>)
 801444e:	681a      	ldr	r2, [r3, #0]
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014454:	4b05      	ldr	r3, [pc, #20]	@ (801446c <vTaskInternalSetTimeOutState+0x28>)
 8014456:	681a      	ldr	r2, [r3, #0]
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	605a      	str	r2, [r3, #4]
}
 801445c:	bf00      	nop
 801445e:	370c      	adds	r7, #12
 8014460:	46bd      	mov	sp, r7
 8014462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014466:	4770      	bx	lr
 8014468:	20005aec 	.word	0x20005aec
 801446c:	20005ad8 	.word	0x20005ad8

08014470 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014470:	b580      	push	{r7, lr}
 8014472:	b088      	sub	sp, #32
 8014474:	af00      	add	r7, sp, #0
 8014476:	6078      	str	r0, [r7, #4]
 8014478:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	2b00      	cmp	r3, #0
 801447e:	d10b      	bne.n	8014498 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8014480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014484:	f383 8811 	msr	BASEPRI, r3
 8014488:	f3bf 8f6f 	isb	sy
 801448c:	f3bf 8f4f 	dsb	sy
 8014490:	613b      	str	r3, [r7, #16]
}
 8014492:	bf00      	nop
 8014494:	bf00      	nop
 8014496:	e7fd      	b.n	8014494 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014498:	683b      	ldr	r3, [r7, #0]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d10b      	bne.n	80144b6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801449e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144a2:	f383 8811 	msr	BASEPRI, r3
 80144a6:	f3bf 8f6f 	isb	sy
 80144aa:	f3bf 8f4f 	dsb	sy
 80144ae:	60fb      	str	r3, [r7, #12]
}
 80144b0:	bf00      	nop
 80144b2:	bf00      	nop
 80144b4:	e7fd      	b.n	80144b2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80144b6:	f000 ff8f 	bl	80153d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80144ba:	4b1d      	ldr	r3, [pc, #116]	@ (8014530 <xTaskCheckForTimeOut+0xc0>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	685b      	ldr	r3, [r3, #4]
 80144c4:	69ba      	ldr	r2, [r7, #24]
 80144c6:	1ad3      	subs	r3, r2, r3
 80144c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80144ca:	683b      	ldr	r3, [r7, #0]
 80144cc:	681b      	ldr	r3, [r3, #0]
 80144ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144d2:	d102      	bne.n	80144da <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80144d4:	2300      	movs	r3, #0
 80144d6:	61fb      	str	r3, [r7, #28]
 80144d8:	e023      	b.n	8014522 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	681a      	ldr	r2, [r3, #0]
 80144de:	4b15      	ldr	r3, [pc, #84]	@ (8014534 <xTaskCheckForTimeOut+0xc4>)
 80144e0:	681b      	ldr	r3, [r3, #0]
 80144e2:	429a      	cmp	r2, r3
 80144e4:	d007      	beq.n	80144f6 <xTaskCheckForTimeOut+0x86>
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	685b      	ldr	r3, [r3, #4]
 80144ea:	69ba      	ldr	r2, [r7, #24]
 80144ec:	429a      	cmp	r2, r3
 80144ee:	d302      	bcc.n	80144f6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80144f0:	2301      	movs	r3, #1
 80144f2:	61fb      	str	r3, [r7, #28]
 80144f4:	e015      	b.n	8014522 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80144f6:	683b      	ldr	r3, [r7, #0]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	697a      	ldr	r2, [r7, #20]
 80144fc:	429a      	cmp	r2, r3
 80144fe:	d20b      	bcs.n	8014518 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014500:	683b      	ldr	r3, [r7, #0]
 8014502:	681a      	ldr	r2, [r3, #0]
 8014504:	697b      	ldr	r3, [r7, #20]
 8014506:	1ad2      	subs	r2, r2, r3
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801450c:	6878      	ldr	r0, [r7, #4]
 801450e:	f7ff ff99 	bl	8014444 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014512:	2300      	movs	r3, #0
 8014514:	61fb      	str	r3, [r7, #28]
 8014516:	e004      	b.n	8014522 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014518:	683b      	ldr	r3, [r7, #0]
 801451a:	2200      	movs	r2, #0
 801451c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801451e:	2301      	movs	r3, #1
 8014520:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014522:	f000 ff8b 	bl	801543c <vPortExitCritical>

	return xReturn;
 8014526:	69fb      	ldr	r3, [r7, #28]
}
 8014528:	4618      	mov	r0, r3
 801452a:	3720      	adds	r7, #32
 801452c:	46bd      	mov	sp, r7
 801452e:	bd80      	pop	{r7, pc}
 8014530:	20005ad8 	.word	0x20005ad8
 8014534:	20005aec 	.word	0x20005aec

08014538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014538:	b480      	push	{r7}
 801453a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801453c:	4b03      	ldr	r3, [pc, #12]	@ (801454c <vTaskMissedYield+0x14>)
 801453e:	2201      	movs	r2, #1
 8014540:	601a      	str	r2, [r3, #0]
}
 8014542:	bf00      	nop
 8014544:	46bd      	mov	sp, r7
 8014546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801454a:	4770      	bx	lr
 801454c:	20005ae8 	.word	0x20005ae8

08014550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b082      	sub	sp, #8
 8014554:	af00      	add	r7, sp, #0
 8014556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014558:	f000 f852 	bl	8014600 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801455c:	4b06      	ldr	r3, [pc, #24]	@ (8014578 <prvIdleTask+0x28>)
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	2b01      	cmp	r3, #1
 8014562:	d9f9      	bls.n	8014558 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014564:	4b05      	ldr	r3, [pc, #20]	@ (801457c <prvIdleTask+0x2c>)
 8014566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801456a:	601a      	str	r2, [r3, #0]
 801456c:	f3bf 8f4f 	dsb	sy
 8014570:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014574:	e7f0      	b.n	8014558 <prvIdleTask+0x8>
 8014576:	bf00      	nop
 8014578:	20005604 	.word	0x20005604
 801457c:	e000ed04 	.word	0xe000ed04

08014580 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014580:	b580      	push	{r7, lr}
 8014582:	b082      	sub	sp, #8
 8014584:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014586:	2300      	movs	r3, #0
 8014588:	607b      	str	r3, [r7, #4]
 801458a:	e00c      	b.n	80145a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801458c:	687a      	ldr	r2, [r7, #4]
 801458e:	4613      	mov	r3, r2
 8014590:	009b      	lsls	r3, r3, #2
 8014592:	4413      	add	r3, r2
 8014594:	009b      	lsls	r3, r3, #2
 8014596:	4a12      	ldr	r2, [pc, #72]	@ (80145e0 <prvInitialiseTaskLists+0x60>)
 8014598:	4413      	add	r3, r2
 801459a:	4618      	mov	r0, r3
 801459c:	f7fe f98a 	bl	80128b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	3301      	adds	r3, #1
 80145a4:	607b      	str	r3, [r7, #4]
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	2b37      	cmp	r3, #55	@ 0x37
 80145aa:	d9ef      	bls.n	801458c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80145ac:	480d      	ldr	r0, [pc, #52]	@ (80145e4 <prvInitialiseTaskLists+0x64>)
 80145ae:	f7fe f981 	bl	80128b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80145b2:	480d      	ldr	r0, [pc, #52]	@ (80145e8 <prvInitialiseTaskLists+0x68>)
 80145b4:	f7fe f97e 	bl	80128b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80145b8:	480c      	ldr	r0, [pc, #48]	@ (80145ec <prvInitialiseTaskLists+0x6c>)
 80145ba:	f7fe f97b 	bl	80128b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80145be:	480c      	ldr	r0, [pc, #48]	@ (80145f0 <prvInitialiseTaskLists+0x70>)
 80145c0:	f7fe f978 	bl	80128b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80145c4:	480b      	ldr	r0, [pc, #44]	@ (80145f4 <prvInitialiseTaskLists+0x74>)
 80145c6:	f7fe f975 	bl	80128b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80145ca:	4b0b      	ldr	r3, [pc, #44]	@ (80145f8 <prvInitialiseTaskLists+0x78>)
 80145cc:	4a05      	ldr	r2, [pc, #20]	@ (80145e4 <prvInitialiseTaskLists+0x64>)
 80145ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80145d0:	4b0a      	ldr	r3, [pc, #40]	@ (80145fc <prvInitialiseTaskLists+0x7c>)
 80145d2:	4a05      	ldr	r2, [pc, #20]	@ (80145e8 <prvInitialiseTaskLists+0x68>)
 80145d4:	601a      	str	r2, [r3, #0]
}
 80145d6:	bf00      	nop
 80145d8:	3708      	adds	r7, #8
 80145da:	46bd      	mov	sp, r7
 80145dc:	bd80      	pop	{r7, pc}
 80145de:	bf00      	nop
 80145e0:	20005604 	.word	0x20005604
 80145e4:	20005a64 	.word	0x20005a64
 80145e8:	20005a78 	.word	0x20005a78
 80145ec:	20005a94 	.word	0x20005a94
 80145f0:	20005aa8 	.word	0x20005aa8
 80145f4:	20005ac0 	.word	0x20005ac0
 80145f8:	20005a8c 	.word	0x20005a8c
 80145fc:	20005a90 	.word	0x20005a90

08014600 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014600:	b580      	push	{r7, lr}
 8014602:	b082      	sub	sp, #8
 8014604:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014606:	e019      	b.n	801463c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014608:	f000 fee6 	bl	80153d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801460c:	4b10      	ldr	r3, [pc, #64]	@ (8014650 <prvCheckTasksWaitingTermination+0x50>)
 801460e:	68db      	ldr	r3, [r3, #12]
 8014610:	68db      	ldr	r3, [r3, #12]
 8014612:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	3304      	adds	r3, #4
 8014618:	4618      	mov	r0, r3
 801461a:	f7fe f9d5 	bl	80129c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801461e:	4b0d      	ldr	r3, [pc, #52]	@ (8014654 <prvCheckTasksWaitingTermination+0x54>)
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	3b01      	subs	r3, #1
 8014624:	4a0b      	ldr	r2, [pc, #44]	@ (8014654 <prvCheckTasksWaitingTermination+0x54>)
 8014626:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014628:	4b0b      	ldr	r3, [pc, #44]	@ (8014658 <prvCheckTasksWaitingTermination+0x58>)
 801462a:	681b      	ldr	r3, [r3, #0]
 801462c:	3b01      	subs	r3, #1
 801462e:	4a0a      	ldr	r2, [pc, #40]	@ (8014658 <prvCheckTasksWaitingTermination+0x58>)
 8014630:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014632:	f000 ff03 	bl	801543c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014636:	6878      	ldr	r0, [r7, #4]
 8014638:	f000 f810 	bl	801465c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801463c:	4b06      	ldr	r3, [pc, #24]	@ (8014658 <prvCheckTasksWaitingTermination+0x58>)
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d1e1      	bne.n	8014608 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014644:	bf00      	nop
 8014646:	bf00      	nop
 8014648:	3708      	adds	r7, #8
 801464a:	46bd      	mov	sp, r7
 801464c:	bd80      	pop	{r7, pc}
 801464e:	bf00      	nop
 8014650:	20005aa8 	.word	0x20005aa8
 8014654:	20005ad4 	.word	0x20005ad4
 8014658:	20005abc 	.word	0x20005abc

0801465c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801465c:	b580      	push	{r7, lr}
 801465e:	b084      	sub	sp, #16
 8014660:	af00      	add	r7, sp, #0
 8014662:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 801466a:	2b00      	cmp	r3, #0
 801466c:	d108      	bne.n	8014680 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014672:	4618      	mov	r0, r3
 8014674:	f001 f8a0 	bl	80157b8 <vPortFree>
				vPortFree( pxTCB );
 8014678:	6878      	ldr	r0, [r7, #4]
 801467a:	f001 f89d 	bl	80157b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801467e:	e019      	b.n	80146b4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8014686:	2b01      	cmp	r3, #1
 8014688:	d103      	bne.n	8014692 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801468a:	6878      	ldr	r0, [r7, #4]
 801468c:	f001 f894 	bl	80157b8 <vPortFree>
	}
 8014690:	e010      	b.n	80146b4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8014698:	2b02      	cmp	r3, #2
 801469a:	d00b      	beq.n	80146b4 <prvDeleteTCB+0x58>
	__asm volatile
 801469c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146a0:	f383 8811 	msr	BASEPRI, r3
 80146a4:	f3bf 8f6f 	isb	sy
 80146a8:	f3bf 8f4f 	dsb	sy
 80146ac:	60fb      	str	r3, [r7, #12]
}
 80146ae:	bf00      	nop
 80146b0:	bf00      	nop
 80146b2:	e7fd      	b.n	80146b0 <prvDeleteTCB+0x54>
	}
 80146b4:	bf00      	nop
 80146b6:	3710      	adds	r7, #16
 80146b8:	46bd      	mov	sp, r7
 80146ba:	bd80      	pop	{r7, pc}

080146bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80146bc:	b480      	push	{r7}
 80146be:	b083      	sub	sp, #12
 80146c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80146c2:	4b0c      	ldr	r3, [pc, #48]	@ (80146f4 <prvResetNextTaskUnblockTime+0x38>)
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d104      	bne.n	80146d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80146cc:	4b0a      	ldr	r3, [pc, #40]	@ (80146f8 <prvResetNextTaskUnblockTime+0x3c>)
 80146ce:	f04f 32ff 	mov.w	r2, #4294967295
 80146d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80146d4:	e008      	b.n	80146e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80146d6:	4b07      	ldr	r3, [pc, #28]	@ (80146f4 <prvResetNextTaskUnblockTime+0x38>)
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	68db      	ldr	r3, [r3, #12]
 80146de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	685b      	ldr	r3, [r3, #4]
 80146e4:	4a04      	ldr	r2, [pc, #16]	@ (80146f8 <prvResetNextTaskUnblockTime+0x3c>)
 80146e6:	6013      	str	r3, [r2, #0]
}
 80146e8:	bf00      	nop
 80146ea:	370c      	adds	r7, #12
 80146ec:	46bd      	mov	sp, r7
 80146ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146f2:	4770      	bx	lr
 80146f4:	20005a8c 	.word	0x20005a8c
 80146f8:	20005af4 	.word	0x20005af4

080146fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80146fc:	b480      	push	{r7}
 80146fe:	b083      	sub	sp, #12
 8014700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014702:	4b0b      	ldr	r3, [pc, #44]	@ (8014730 <xTaskGetSchedulerState+0x34>)
 8014704:	681b      	ldr	r3, [r3, #0]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d102      	bne.n	8014710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801470a:	2301      	movs	r3, #1
 801470c:	607b      	str	r3, [r7, #4]
 801470e:	e008      	b.n	8014722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014710:	4b08      	ldr	r3, [pc, #32]	@ (8014734 <xTaskGetSchedulerState+0x38>)
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d102      	bne.n	801471e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014718:	2302      	movs	r3, #2
 801471a:	607b      	str	r3, [r7, #4]
 801471c:	e001      	b.n	8014722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801471e:	2300      	movs	r3, #0
 8014720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014722:	687b      	ldr	r3, [r7, #4]
	}
 8014724:	4618      	mov	r0, r3
 8014726:	370c      	adds	r7, #12
 8014728:	46bd      	mov	sp, r7
 801472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801472e:	4770      	bx	lr
 8014730:	20005ae0 	.word	0x20005ae0
 8014734:	20005afc 	.word	0x20005afc

08014738 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014738:	b580      	push	{r7, lr}
 801473a:	b084      	sub	sp, #16
 801473c:	af00      	add	r7, sp, #0
 801473e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014744:	2300      	movs	r3, #0
 8014746:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	2b00      	cmp	r3, #0
 801474c:	d051      	beq.n	80147f2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801474e:	68bb      	ldr	r3, [r7, #8]
 8014750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014752:	4b2a      	ldr	r3, [pc, #168]	@ (80147fc <xTaskPriorityInherit+0xc4>)
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014758:	429a      	cmp	r2, r3
 801475a:	d241      	bcs.n	80147e0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801475c:	68bb      	ldr	r3, [r7, #8]
 801475e:	699b      	ldr	r3, [r3, #24]
 8014760:	2b00      	cmp	r3, #0
 8014762:	db06      	blt.n	8014772 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014764:	4b25      	ldr	r3, [pc, #148]	@ (80147fc <xTaskPriorityInherit+0xc4>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801476a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8014772:	68bb      	ldr	r3, [r7, #8]
 8014774:	6959      	ldr	r1, [r3, #20]
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801477a:	4613      	mov	r3, r2
 801477c:	009b      	lsls	r3, r3, #2
 801477e:	4413      	add	r3, r2
 8014780:	009b      	lsls	r3, r3, #2
 8014782:	4a1f      	ldr	r2, [pc, #124]	@ (8014800 <xTaskPriorityInherit+0xc8>)
 8014784:	4413      	add	r3, r2
 8014786:	4299      	cmp	r1, r3
 8014788:	d122      	bne.n	80147d0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801478a:	68bb      	ldr	r3, [r7, #8]
 801478c:	3304      	adds	r3, #4
 801478e:	4618      	mov	r0, r3
 8014790:	f7fe f91a 	bl	80129c8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014794:	4b19      	ldr	r3, [pc, #100]	@ (80147fc <xTaskPriorityInherit+0xc4>)
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801479a:	68bb      	ldr	r3, [r7, #8]
 801479c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801479e:	68bb      	ldr	r3, [r7, #8]
 80147a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147a2:	4b18      	ldr	r3, [pc, #96]	@ (8014804 <xTaskPriorityInherit+0xcc>)
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	429a      	cmp	r2, r3
 80147a8:	d903      	bls.n	80147b2 <xTaskPriorityInherit+0x7a>
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147ae:	4a15      	ldr	r2, [pc, #84]	@ (8014804 <xTaskPriorityInherit+0xcc>)
 80147b0:	6013      	str	r3, [r2, #0]
 80147b2:	68bb      	ldr	r3, [r7, #8]
 80147b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147b6:	4613      	mov	r3, r2
 80147b8:	009b      	lsls	r3, r3, #2
 80147ba:	4413      	add	r3, r2
 80147bc:	009b      	lsls	r3, r3, #2
 80147be:	4a10      	ldr	r2, [pc, #64]	@ (8014800 <xTaskPriorityInherit+0xc8>)
 80147c0:	441a      	add	r2, r3
 80147c2:	68bb      	ldr	r3, [r7, #8]
 80147c4:	3304      	adds	r3, #4
 80147c6:	4619      	mov	r1, r3
 80147c8:	4610      	mov	r0, r2
 80147ca:	f7fe f8a0 	bl	801290e <vListInsertEnd>
 80147ce:	e004      	b.n	80147da <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80147d0:	4b0a      	ldr	r3, [pc, #40]	@ (80147fc <xTaskPriorityInherit+0xc4>)
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147d6:	68bb      	ldr	r3, [r7, #8]
 80147d8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80147da:	2301      	movs	r3, #1
 80147dc:	60fb      	str	r3, [r7, #12]
 80147de:	e008      	b.n	80147f2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80147e0:	68bb      	ldr	r3, [r7, #8]
 80147e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80147e4:	4b05      	ldr	r3, [pc, #20]	@ (80147fc <xTaskPriorityInherit+0xc4>)
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147ea:	429a      	cmp	r2, r3
 80147ec:	d201      	bcs.n	80147f2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80147ee:	2301      	movs	r3, #1
 80147f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80147f2:	68fb      	ldr	r3, [r7, #12]
	}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3710      	adds	r7, #16
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}
 80147fc:	20005600 	.word	0x20005600
 8014800:	20005604 	.word	0x20005604
 8014804:	20005adc 	.word	0x20005adc

08014808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014808:	b580      	push	{r7, lr}
 801480a:	b086      	sub	sp, #24
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014814:	2300      	movs	r3, #0
 8014816:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	2b00      	cmp	r3, #0
 801481c:	d058      	beq.n	80148d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801481e:	4b2f      	ldr	r3, [pc, #188]	@ (80148dc <xTaskPriorityDisinherit+0xd4>)
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	693a      	ldr	r2, [r7, #16]
 8014824:	429a      	cmp	r2, r3
 8014826:	d00b      	beq.n	8014840 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8014828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801482c:	f383 8811 	msr	BASEPRI, r3
 8014830:	f3bf 8f6f 	isb	sy
 8014834:	f3bf 8f4f 	dsb	sy
 8014838:	60fb      	str	r3, [r7, #12]
}
 801483a:	bf00      	nop
 801483c:	bf00      	nop
 801483e:	e7fd      	b.n	801483c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014840:	693b      	ldr	r3, [r7, #16]
 8014842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014844:	2b00      	cmp	r3, #0
 8014846:	d10b      	bne.n	8014860 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8014848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801484c:	f383 8811 	msr	BASEPRI, r3
 8014850:	f3bf 8f6f 	isb	sy
 8014854:	f3bf 8f4f 	dsb	sy
 8014858:	60bb      	str	r3, [r7, #8]
}
 801485a:	bf00      	nop
 801485c:	bf00      	nop
 801485e:	e7fd      	b.n	801485c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014860:	693b      	ldr	r3, [r7, #16]
 8014862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014864:	1e5a      	subs	r2, r3, #1
 8014866:	693b      	ldr	r3, [r7, #16]
 8014868:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801486a:	693b      	ldr	r3, [r7, #16]
 801486c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801486e:	693b      	ldr	r3, [r7, #16]
 8014870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014872:	429a      	cmp	r2, r3
 8014874:	d02c      	beq.n	80148d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014876:	693b      	ldr	r3, [r7, #16]
 8014878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801487a:	2b00      	cmp	r3, #0
 801487c:	d128      	bne.n	80148d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801487e:	693b      	ldr	r3, [r7, #16]
 8014880:	3304      	adds	r3, #4
 8014882:	4618      	mov	r0, r3
 8014884:	f7fe f8a0 	bl	80129c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014888:	693b      	ldr	r3, [r7, #16]
 801488a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801488c:	693b      	ldr	r3, [r7, #16]
 801488e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014890:	693b      	ldr	r3, [r7, #16]
 8014892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014894:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014898:	693b      	ldr	r3, [r7, #16]
 801489a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801489c:	693b      	ldr	r3, [r7, #16]
 801489e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80148a0:	4b0f      	ldr	r3, [pc, #60]	@ (80148e0 <xTaskPriorityDisinherit+0xd8>)
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	429a      	cmp	r2, r3
 80148a6:	d903      	bls.n	80148b0 <xTaskPriorityDisinherit+0xa8>
 80148a8:	693b      	ldr	r3, [r7, #16]
 80148aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148ac:	4a0c      	ldr	r2, [pc, #48]	@ (80148e0 <xTaskPriorityDisinherit+0xd8>)
 80148ae:	6013      	str	r3, [r2, #0]
 80148b0:	693b      	ldr	r3, [r7, #16]
 80148b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80148b4:	4613      	mov	r3, r2
 80148b6:	009b      	lsls	r3, r3, #2
 80148b8:	4413      	add	r3, r2
 80148ba:	009b      	lsls	r3, r3, #2
 80148bc:	4a09      	ldr	r2, [pc, #36]	@ (80148e4 <xTaskPriorityDisinherit+0xdc>)
 80148be:	441a      	add	r2, r3
 80148c0:	693b      	ldr	r3, [r7, #16]
 80148c2:	3304      	adds	r3, #4
 80148c4:	4619      	mov	r1, r3
 80148c6:	4610      	mov	r0, r2
 80148c8:	f7fe f821 	bl	801290e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80148cc:	2301      	movs	r3, #1
 80148ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80148d0:	697b      	ldr	r3, [r7, #20]
	}
 80148d2:	4618      	mov	r0, r3
 80148d4:	3718      	adds	r7, #24
 80148d6:	46bd      	mov	sp, r7
 80148d8:	bd80      	pop	{r7, pc}
 80148da:	bf00      	nop
 80148dc:	20005600 	.word	0x20005600
 80148e0:	20005adc 	.word	0x20005adc
 80148e4:	20005604 	.word	0x20005604

080148e8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b088      	sub	sp, #32
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	6078      	str	r0, [r7, #4]
 80148f0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80148f6:	2301      	movs	r3, #1
 80148f8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d06c      	beq.n	80149da <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014900:	69bb      	ldr	r3, [r7, #24]
 8014902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014904:	2b00      	cmp	r3, #0
 8014906:	d10b      	bne.n	8014920 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8014908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801490c:	f383 8811 	msr	BASEPRI, r3
 8014910:	f3bf 8f6f 	isb	sy
 8014914:	f3bf 8f4f 	dsb	sy
 8014918:	60fb      	str	r3, [r7, #12]
}
 801491a:	bf00      	nop
 801491c:	bf00      	nop
 801491e:	e7fd      	b.n	801491c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014920:	69bb      	ldr	r3, [r7, #24]
 8014922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014924:	683a      	ldr	r2, [r7, #0]
 8014926:	429a      	cmp	r2, r3
 8014928:	d902      	bls.n	8014930 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801492a:	683b      	ldr	r3, [r7, #0]
 801492c:	61fb      	str	r3, [r7, #28]
 801492e:	e002      	b.n	8014936 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014930:	69bb      	ldr	r3, [r7, #24]
 8014932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014934:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014936:	69bb      	ldr	r3, [r7, #24]
 8014938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801493a:	69fa      	ldr	r2, [r7, #28]
 801493c:	429a      	cmp	r2, r3
 801493e:	d04c      	beq.n	80149da <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014940:	69bb      	ldr	r3, [r7, #24]
 8014942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014944:	697a      	ldr	r2, [r7, #20]
 8014946:	429a      	cmp	r2, r3
 8014948:	d147      	bne.n	80149da <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801494a:	4b26      	ldr	r3, [pc, #152]	@ (80149e4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801494c:	681b      	ldr	r3, [r3, #0]
 801494e:	69ba      	ldr	r2, [r7, #24]
 8014950:	429a      	cmp	r2, r3
 8014952:	d10b      	bne.n	801496c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8014954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014958:	f383 8811 	msr	BASEPRI, r3
 801495c:	f3bf 8f6f 	isb	sy
 8014960:	f3bf 8f4f 	dsb	sy
 8014964:	60bb      	str	r3, [r7, #8]
}
 8014966:	bf00      	nop
 8014968:	bf00      	nop
 801496a:	e7fd      	b.n	8014968 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801496c:	69bb      	ldr	r3, [r7, #24]
 801496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014970:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8014972:	69bb      	ldr	r3, [r7, #24]
 8014974:	69fa      	ldr	r2, [r7, #28]
 8014976:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014978:	69bb      	ldr	r3, [r7, #24]
 801497a:	699b      	ldr	r3, [r3, #24]
 801497c:	2b00      	cmp	r3, #0
 801497e:	db04      	blt.n	801498a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014980:	69fb      	ldr	r3, [r7, #28]
 8014982:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014986:	69bb      	ldr	r3, [r7, #24]
 8014988:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801498a:	69bb      	ldr	r3, [r7, #24]
 801498c:	6959      	ldr	r1, [r3, #20]
 801498e:	693a      	ldr	r2, [r7, #16]
 8014990:	4613      	mov	r3, r2
 8014992:	009b      	lsls	r3, r3, #2
 8014994:	4413      	add	r3, r2
 8014996:	009b      	lsls	r3, r3, #2
 8014998:	4a13      	ldr	r2, [pc, #76]	@ (80149e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801499a:	4413      	add	r3, r2
 801499c:	4299      	cmp	r1, r3
 801499e:	d11c      	bne.n	80149da <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80149a0:	69bb      	ldr	r3, [r7, #24]
 80149a2:	3304      	adds	r3, #4
 80149a4:	4618      	mov	r0, r3
 80149a6:	f7fe f80f 	bl	80129c8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80149aa:	69bb      	ldr	r3, [r7, #24]
 80149ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80149ae:	4b0f      	ldr	r3, [pc, #60]	@ (80149ec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80149b0:	681b      	ldr	r3, [r3, #0]
 80149b2:	429a      	cmp	r2, r3
 80149b4:	d903      	bls.n	80149be <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80149b6:	69bb      	ldr	r3, [r7, #24]
 80149b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80149ba:	4a0c      	ldr	r2, [pc, #48]	@ (80149ec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80149bc:	6013      	str	r3, [r2, #0]
 80149be:	69bb      	ldr	r3, [r7, #24]
 80149c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80149c2:	4613      	mov	r3, r2
 80149c4:	009b      	lsls	r3, r3, #2
 80149c6:	4413      	add	r3, r2
 80149c8:	009b      	lsls	r3, r3, #2
 80149ca:	4a07      	ldr	r2, [pc, #28]	@ (80149e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80149cc:	441a      	add	r2, r3
 80149ce:	69bb      	ldr	r3, [r7, #24]
 80149d0:	3304      	adds	r3, #4
 80149d2:	4619      	mov	r1, r3
 80149d4:	4610      	mov	r0, r2
 80149d6:	f7fd ff9a 	bl	801290e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80149da:	bf00      	nop
 80149dc:	3720      	adds	r7, #32
 80149de:	46bd      	mov	sp, r7
 80149e0:	bd80      	pop	{r7, pc}
 80149e2:	bf00      	nop
 80149e4:	20005600 	.word	0x20005600
 80149e8:	20005604 	.word	0x20005604
 80149ec:	20005adc 	.word	0x20005adc

080149f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80149f0:	b480      	push	{r7}
 80149f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80149f4:	4b07      	ldr	r3, [pc, #28]	@ (8014a14 <pvTaskIncrementMutexHeldCount+0x24>)
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d004      	beq.n	8014a06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80149fc:	4b05      	ldr	r3, [pc, #20]	@ (8014a14 <pvTaskIncrementMutexHeldCount+0x24>)
 80149fe:	681b      	ldr	r3, [r3, #0]
 8014a00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014a02:	3201      	adds	r2, #1
 8014a04:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8014a06:	4b03      	ldr	r3, [pc, #12]	@ (8014a14 <pvTaskIncrementMutexHeldCount+0x24>)
 8014a08:	681b      	ldr	r3, [r3, #0]
	}
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a12:	4770      	bx	lr
 8014a14:	20005600 	.word	0x20005600

08014a18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014a18:	b580      	push	{r7, lr}
 8014a1a:	b084      	sub	sp, #16
 8014a1c:	af00      	add	r7, sp, #0
 8014a1e:	6078      	str	r0, [r7, #4]
 8014a20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014a22:	4b21      	ldr	r3, [pc, #132]	@ (8014aa8 <prvAddCurrentTaskToDelayedList+0x90>)
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014a28:	4b20      	ldr	r3, [pc, #128]	@ (8014aac <prvAddCurrentTaskToDelayedList+0x94>)
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	3304      	adds	r3, #4
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f7fd ffca 	bl	80129c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a3a:	d10a      	bne.n	8014a52 <prvAddCurrentTaskToDelayedList+0x3a>
 8014a3c:	683b      	ldr	r3, [r7, #0]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d007      	beq.n	8014a52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014a42:	4b1a      	ldr	r3, [pc, #104]	@ (8014aac <prvAddCurrentTaskToDelayedList+0x94>)
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	3304      	adds	r3, #4
 8014a48:	4619      	mov	r1, r3
 8014a4a:	4819      	ldr	r0, [pc, #100]	@ (8014ab0 <prvAddCurrentTaskToDelayedList+0x98>)
 8014a4c:	f7fd ff5f 	bl	801290e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014a50:	e026      	b.n	8014aa0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014a52:	68fa      	ldr	r2, [r7, #12]
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	4413      	add	r3, r2
 8014a58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014a5a:	4b14      	ldr	r3, [pc, #80]	@ (8014aac <prvAddCurrentTaskToDelayedList+0x94>)
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	68ba      	ldr	r2, [r7, #8]
 8014a60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014a62:	68ba      	ldr	r2, [r7, #8]
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	429a      	cmp	r2, r3
 8014a68:	d209      	bcs.n	8014a7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014a6a:	4b12      	ldr	r3, [pc, #72]	@ (8014ab4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8014a6c:	681a      	ldr	r2, [r3, #0]
 8014a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8014aac <prvAddCurrentTaskToDelayedList+0x94>)
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	3304      	adds	r3, #4
 8014a74:	4619      	mov	r1, r3
 8014a76:	4610      	mov	r0, r2
 8014a78:	f7fd ff6d 	bl	8012956 <vListInsert>
}
 8014a7c:	e010      	b.n	8014aa0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8014ab8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014a80:	681a      	ldr	r2, [r3, #0]
 8014a82:	4b0a      	ldr	r3, [pc, #40]	@ (8014aac <prvAddCurrentTaskToDelayedList+0x94>)
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	3304      	adds	r3, #4
 8014a88:	4619      	mov	r1, r3
 8014a8a:	4610      	mov	r0, r2
 8014a8c:	f7fd ff63 	bl	8012956 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014a90:	4b0a      	ldr	r3, [pc, #40]	@ (8014abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	68ba      	ldr	r2, [r7, #8]
 8014a96:	429a      	cmp	r2, r3
 8014a98:	d202      	bcs.n	8014aa0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014a9a:	4a08      	ldr	r2, [pc, #32]	@ (8014abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8014a9c:	68bb      	ldr	r3, [r7, #8]
 8014a9e:	6013      	str	r3, [r2, #0]
}
 8014aa0:	bf00      	nop
 8014aa2:	3710      	adds	r7, #16
 8014aa4:	46bd      	mov	sp, r7
 8014aa6:	bd80      	pop	{r7, pc}
 8014aa8:	20005ad8 	.word	0x20005ad8
 8014aac:	20005600 	.word	0x20005600
 8014ab0:	20005ac0 	.word	0x20005ac0
 8014ab4:	20005a90 	.word	0x20005a90
 8014ab8:	20005a8c 	.word	0x20005a8c
 8014abc:	20005af4 	.word	0x20005af4

08014ac0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014ac0:	b580      	push	{r7, lr}
 8014ac2:	b08a      	sub	sp, #40	@ 0x28
 8014ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8014ac6:	2300      	movs	r3, #0
 8014ac8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014aca:	f000 fb13 	bl	80150f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8014ace:	4b1d      	ldr	r3, [pc, #116]	@ (8014b44 <xTimerCreateTimerTask+0x84>)
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d021      	beq.n	8014b1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014ada:	2300      	movs	r3, #0
 8014adc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014ade:	1d3a      	adds	r2, r7, #4
 8014ae0:	f107 0108 	add.w	r1, r7, #8
 8014ae4:	f107 030c 	add.w	r3, r7, #12
 8014ae8:	4618      	mov	r0, r3
 8014aea:	f7fd fec9 	bl	8012880 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014aee:	6879      	ldr	r1, [r7, #4]
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	68fa      	ldr	r2, [r7, #12]
 8014af4:	9202      	str	r2, [sp, #8]
 8014af6:	9301      	str	r3, [sp, #4]
 8014af8:	2302      	movs	r3, #2
 8014afa:	9300      	str	r3, [sp, #0]
 8014afc:	2300      	movs	r3, #0
 8014afe:	460a      	mov	r2, r1
 8014b00:	4911      	ldr	r1, [pc, #68]	@ (8014b48 <xTimerCreateTimerTask+0x88>)
 8014b02:	4812      	ldr	r0, [pc, #72]	@ (8014b4c <xTimerCreateTimerTask+0x8c>)
 8014b04:	f7fe ffb6 	bl	8013a74 <xTaskCreateStatic>
 8014b08:	4603      	mov	r3, r0
 8014b0a:	4a11      	ldr	r2, [pc, #68]	@ (8014b50 <xTimerCreateTimerTask+0x90>)
 8014b0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8014b0e:	4b10      	ldr	r3, [pc, #64]	@ (8014b50 <xTimerCreateTimerTask+0x90>)
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d001      	beq.n	8014b1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8014b16:	2301      	movs	r3, #1
 8014b18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8014b1a:	697b      	ldr	r3, [r7, #20]
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d10b      	bne.n	8014b38 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8014b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b24:	f383 8811 	msr	BASEPRI, r3
 8014b28:	f3bf 8f6f 	isb	sy
 8014b2c:	f3bf 8f4f 	dsb	sy
 8014b30:	613b      	str	r3, [r7, #16]
}
 8014b32:	bf00      	nop
 8014b34:	bf00      	nop
 8014b36:	e7fd      	b.n	8014b34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8014b38:	697b      	ldr	r3, [r7, #20]
}
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	3718      	adds	r7, #24
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}
 8014b42:	bf00      	nop
 8014b44:	20005b30 	.word	0x20005b30
 8014b48:	0801b2b0 	.word	0x0801b2b0
 8014b4c:	08014c8d 	.word	0x08014c8d
 8014b50:	20005b34 	.word	0x20005b34

08014b54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8014b54:	b580      	push	{r7, lr}
 8014b56:	b08a      	sub	sp, #40	@ 0x28
 8014b58:	af00      	add	r7, sp, #0
 8014b5a:	60f8      	str	r0, [r7, #12]
 8014b5c:	60b9      	str	r1, [r7, #8]
 8014b5e:	607a      	str	r2, [r7, #4]
 8014b60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8014b62:	2300      	movs	r3, #0
 8014b64:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d10b      	bne.n	8014b84 <xTimerGenericCommand+0x30>
	__asm volatile
 8014b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b70:	f383 8811 	msr	BASEPRI, r3
 8014b74:	f3bf 8f6f 	isb	sy
 8014b78:	f3bf 8f4f 	dsb	sy
 8014b7c:	623b      	str	r3, [r7, #32]
}
 8014b7e:	bf00      	nop
 8014b80:	bf00      	nop
 8014b82:	e7fd      	b.n	8014b80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8014b84:	4b19      	ldr	r3, [pc, #100]	@ (8014bec <xTimerGenericCommand+0x98>)
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d02a      	beq.n	8014be2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014b8c:	68bb      	ldr	r3, [r7, #8]
 8014b8e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014b98:	68bb      	ldr	r3, [r7, #8]
 8014b9a:	2b05      	cmp	r3, #5
 8014b9c:	dc18      	bgt.n	8014bd0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014b9e:	f7ff fdad 	bl	80146fc <xTaskGetSchedulerState>
 8014ba2:	4603      	mov	r3, r0
 8014ba4:	2b02      	cmp	r3, #2
 8014ba6:	d109      	bne.n	8014bbc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014ba8:	4b10      	ldr	r3, [pc, #64]	@ (8014bec <xTimerGenericCommand+0x98>)
 8014baa:	6818      	ldr	r0, [r3, #0]
 8014bac:	f107 0110 	add.w	r1, r7, #16
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014bb4:	f7fe f8e6 	bl	8012d84 <xQueueGenericSend>
 8014bb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8014bba:	e012      	b.n	8014be2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8014bec <xTimerGenericCommand+0x98>)
 8014bbe:	6818      	ldr	r0, [r3, #0]
 8014bc0:	f107 0110 	add.w	r1, r7, #16
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	2200      	movs	r2, #0
 8014bc8:	f7fe f8dc 	bl	8012d84 <xQueueGenericSend>
 8014bcc:	6278      	str	r0, [r7, #36]	@ 0x24
 8014bce:	e008      	b.n	8014be2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014bd0:	4b06      	ldr	r3, [pc, #24]	@ (8014bec <xTimerGenericCommand+0x98>)
 8014bd2:	6818      	ldr	r0, [r3, #0]
 8014bd4:	f107 0110 	add.w	r1, r7, #16
 8014bd8:	2300      	movs	r3, #0
 8014bda:	683a      	ldr	r2, [r7, #0]
 8014bdc:	f7fe f9d4 	bl	8012f88 <xQueueGenericSendFromISR>
 8014be0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8014be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014be4:	4618      	mov	r0, r3
 8014be6:	3728      	adds	r7, #40	@ 0x28
 8014be8:	46bd      	mov	sp, r7
 8014bea:	bd80      	pop	{r7, pc}
 8014bec:	20005b30 	.word	0x20005b30

08014bf0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014bf0:	b580      	push	{r7, lr}
 8014bf2:	b088      	sub	sp, #32
 8014bf4:	af02      	add	r7, sp, #8
 8014bf6:	6078      	str	r0, [r7, #4]
 8014bf8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014bfa:	4b23      	ldr	r3, [pc, #140]	@ (8014c88 <prvProcessExpiredTimer+0x98>)
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	68db      	ldr	r3, [r3, #12]
 8014c00:	68db      	ldr	r3, [r3, #12]
 8014c02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014c04:	697b      	ldr	r3, [r7, #20]
 8014c06:	3304      	adds	r3, #4
 8014c08:	4618      	mov	r0, r3
 8014c0a:	f7fd fedd 	bl	80129c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014c0e:	697b      	ldr	r3, [r7, #20]
 8014c10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c14:	f003 0304 	and.w	r3, r3, #4
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d023      	beq.n	8014c64 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014c1c:	697b      	ldr	r3, [r7, #20]
 8014c1e:	699a      	ldr	r2, [r3, #24]
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	18d1      	adds	r1, r2, r3
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	683a      	ldr	r2, [r7, #0]
 8014c28:	6978      	ldr	r0, [r7, #20]
 8014c2a:	f000 f8d5 	bl	8014dd8 <prvInsertTimerInActiveList>
 8014c2e:	4603      	mov	r3, r0
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d020      	beq.n	8014c76 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014c34:	2300      	movs	r3, #0
 8014c36:	9300      	str	r3, [sp, #0]
 8014c38:	2300      	movs	r3, #0
 8014c3a:	687a      	ldr	r2, [r7, #4]
 8014c3c:	2100      	movs	r1, #0
 8014c3e:	6978      	ldr	r0, [r7, #20]
 8014c40:	f7ff ff88 	bl	8014b54 <xTimerGenericCommand>
 8014c44:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8014c46:	693b      	ldr	r3, [r7, #16]
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d114      	bne.n	8014c76 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8014c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c50:	f383 8811 	msr	BASEPRI, r3
 8014c54:	f3bf 8f6f 	isb	sy
 8014c58:	f3bf 8f4f 	dsb	sy
 8014c5c:	60fb      	str	r3, [r7, #12]
}
 8014c5e:	bf00      	nop
 8014c60:	bf00      	nop
 8014c62:	e7fd      	b.n	8014c60 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014c64:	697b      	ldr	r3, [r7, #20]
 8014c66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c6a:	f023 0301 	bic.w	r3, r3, #1
 8014c6e:	b2da      	uxtb	r2, r3
 8014c70:	697b      	ldr	r3, [r7, #20]
 8014c72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014c76:	697b      	ldr	r3, [r7, #20]
 8014c78:	6a1b      	ldr	r3, [r3, #32]
 8014c7a:	6978      	ldr	r0, [r7, #20]
 8014c7c:	4798      	blx	r3
}
 8014c7e:	bf00      	nop
 8014c80:	3718      	adds	r7, #24
 8014c82:	46bd      	mov	sp, r7
 8014c84:	bd80      	pop	{r7, pc}
 8014c86:	bf00      	nop
 8014c88:	20005b28 	.word	0x20005b28

08014c8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b084      	sub	sp, #16
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014c94:	f107 0308 	add.w	r3, r7, #8
 8014c98:	4618      	mov	r0, r3
 8014c9a:	f000 f859 	bl	8014d50 <prvGetNextExpireTime>
 8014c9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014ca0:	68bb      	ldr	r3, [r7, #8]
 8014ca2:	4619      	mov	r1, r3
 8014ca4:	68f8      	ldr	r0, [r7, #12]
 8014ca6:	f000 f805 	bl	8014cb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014caa:	f000 f8d7 	bl	8014e5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014cae:	bf00      	nop
 8014cb0:	e7f0      	b.n	8014c94 <prvTimerTask+0x8>
	...

08014cb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8014cb4:	b580      	push	{r7, lr}
 8014cb6:	b084      	sub	sp, #16
 8014cb8:	af00      	add	r7, sp, #0
 8014cba:	6078      	str	r0, [r7, #4]
 8014cbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014cbe:	f7ff f91d 	bl	8013efc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014cc2:	f107 0308 	add.w	r3, r7, #8
 8014cc6:	4618      	mov	r0, r3
 8014cc8:	f000 f866 	bl	8014d98 <prvSampleTimeNow>
 8014ccc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014cce:	68bb      	ldr	r3, [r7, #8]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d130      	bne.n	8014d36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014cd4:	683b      	ldr	r3, [r7, #0]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d10a      	bne.n	8014cf0 <prvProcessTimerOrBlockTask+0x3c>
 8014cda:	687a      	ldr	r2, [r7, #4]
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	429a      	cmp	r2, r3
 8014ce0:	d806      	bhi.n	8014cf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8014ce2:	f7ff f919 	bl	8013f18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8014ce6:	68f9      	ldr	r1, [r7, #12]
 8014ce8:	6878      	ldr	r0, [r7, #4]
 8014cea:	f7ff ff81 	bl	8014bf0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014cee:	e024      	b.n	8014d3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014cf0:	683b      	ldr	r3, [r7, #0]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d008      	beq.n	8014d08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014cf6:	4b13      	ldr	r3, [pc, #76]	@ (8014d44 <prvProcessTimerOrBlockTask+0x90>)
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d101      	bne.n	8014d04 <prvProcessTimerOrBlockTask+0x50>
 8014d00:	2301      	movs	r3, #1
 8014d02:	e000      	b.n	8014d06 <prvProcessTimerOrBlockTask+0x52>
 8014d04:	2300      	movs	r3, #0
 8014d06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014d08:	4b0f      	ldr	r3, [pc, #60]	@ (8014d48 <prvProcessTimerOrBlockTask+0x94>)
 8014d0a:	6818      	ldr	r0, [r3, #0]
 8014d0c:	687a      	ldr	r2, [r7, #4]
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	1ad3      	subs	r3, r2, r3
 8014d12:	683a      	ldr	r2, [r7, #0]
 8014d14:	4619      	mov	r1, r3
 8014d16:	f7fe fe79 	bl	8013a0c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014d1a:	f7ff f8fd 	bl	8013f18 <xTaskResumeAll>
 8014d1e:	4603      	mov	r3, r0
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d10a      	bne.n	8014d3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8014d24:	4b09      	ldr	r3, [pc, #36]	@ (8014d4c <prvProcessTimerOrBlockTask+0x98>)
 8014d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014d2a:	601a      	str	r2, [r3, #0]
 8014d2c:	f3bf 8f4f 	dsb	sy
 8014d30:	f3bf 8f6f 	isb	sy
}
 8014d34:	e001      	b.n	8014d3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8014d36:	f7ff f8ef 	bl	8013f18 <xTaskResumeAll>
}
 8014d3a:	bf00      	nop
 8014d3c:	3710      	adds	r7, #16
 8014d3e:	46bd      	mov	sp, r7
 8014d40:	bd80      	pop	{r7, pc}
 8014d42:	bf00      	nop
 8014d44:	20005b2c 	.word	0x20005b2c
 8014d48:	20005b30 	.word	0x20005b30
 8014d4c:	e000ed04 	.word	0xe000ed04

08014d50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8014d50:	b480      	push	{r7}
 8014d52:	b085      	sub	sp, #20
 8014d54:	af00      	add	r7, sp, #0
 8014d56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014d58:	4b0e      	ldr	r3, [pc, #56]	@ (8014d94 <prvGetNextExpireTime+0x44>)
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	681b      	ldr	r3, [r3, #0]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d101      	bne.n	8014d66 <prvGetNextExpireTime+0x16>
 8014d62:	2201      	movs	r2, #1
 8014d64:	e000      	b.n	8014d68 <prvGetNextExpireTime+0x18>
 8014d66:	2200      	movs	r2, #0
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d105      	bne.n	8014d80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014d74:	4b07      	ldr	r3, [pc, #28]	@ (8014d94 <prvGetNextExpireTime+0x44>)
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	68db      	ldr	r3, [r3, #12]
 8014d7a:	681b      	ldr	r3, [r3, #0]
 8014d7c:	60fb      	str	r3, [r7, #12]
 8014d7e:	e001      	b.n	8014d84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014d80:	2300      	movs	r3, #0
 8014d82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8014d84:	68fb      	ldr	r3, [r7, #12]
}
 8014d86:	4618      	mov	r0, r3
 8014d88:	3714      	adds	r7, #20
 8014d8a:	46bd      	mov	sp, r7
 8014d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d90:	4770      	bx	lr
 8014d92:	bf00      	nop
 8014d94:	20005b28 	.word	0x20005b28

08014d98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b084      	sub	sp, #16
 8014d9c:	af00      	add	r7, sp, #0
 8014d9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014da0:	f7ff f958 	bl	8014054 <xTaskGetTickCount>
 8014da4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8014da6:	4b0b      	ldr	r3, [pc, #44]	@ (8014dd4 <prvSampleTimeNow+0x3c>)
 8014da8:	681b      	ldr	r3, [r3, #0]
 8014daa:	68fa      	ldr	r2, [r7, #12]
 8014dac:	429a      	cmp	r2, r3
 8014dae:	d205      	bcs.n	8014dbc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014db0:	f000 f93a 	bl	8015028 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	2201      	movs	r2, #1
 8014db8:	601a      	str	r2, [r3, #0]
 8014dba:	e002      	b.n	8014dc2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	2200      	movs	r2, #0
 8014dc0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8014dc2:	4a04      	ldr	r2, [pc, #16]	@ (8014dd4 <prvSampleTimeNow+0x3c>)
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014dc8:	68fb      	ldr	r3, [r7, #12]
}
 8014dca:	4618      	mov	r0, r3
 8014dcc:	3710      	adds	r7, #16
 8014dce:	46bd      	mov	sp, r7
 8014dd0:	bd80      	pop	{r7, pc}
 8014dd2:	bf00      	nop
 8014dd4:	20005b38 	.word	0x20005b38

08014dd8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014dd8:	b580      	push	{r7, lr}
 8014dda:	b086      	sub	sp, #24
 8014ddc:	af00      	add	r7, sp, #0
 8014dde:	60f8      	str	r0, [r7, #12]
 8014de0:	60b9      	str	r1, [r7, #8]
 8014de2:	607a      	str	r2, [r7, #4]
 8014de4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8014de6:	2300      	movs	r3, #0
 8014de8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014dea:	68fb      	ldr	r3, [r7, #12]
 8014dec:	68ba      	ldr	r2, [r7, #8]
 8014dee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	68fa      	ldr	r2, [r7, #12]
 8014df4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8014df6:	68ba      	ldr	r2, [r7, #8]
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	d812      	bhi.n	8014e24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014dfe:	687a      	ldr	r2, [r7, #4]
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	1ad2      	subs	r2, r2, r3
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	699b      	ldr	r3, [r3, #24]
 8014e08:	429a      	cmp	r2, r3
 8014e0a:	d302      	bcc.n	8014e12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014e0c:	2301      	movs	r3, #1
 8014e0e:	617b      	str	r3, [r7, #20]
 8014e10:	e01b      	b.n	8014e4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8014e12:	4b10      	ldr	r3, [pc, #64]	@ (8014e54 <prvInsertTimerInActiveList+0x7c>)
 8014e14:	681a      	ldr	r2, [r3, #0]
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	3304      	adds	r3, #4
 8014e1a:	4619      	mov	r1, r3
 8014e1c:	4610      	mov	r0, r2
 8014e1e:	f7fd fd9a 	bl	8012956 <vListInsert>
 8014e22:	e012      	b.n	8014e4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8014e24:	687a      	ldr	r2, [r7, #4]
 8014e26:	683b      	ldr	r3, [r7, #0]
 8014e28:	429a      	cmp	r2, r3
 8014e2a:	d206      	bcs.n	8014e3a <prvInsertTimerInActiveList+0x62>
 8014e2c:	68ba      	ldr	r2, [r7, #8]
 8014e2e:	683b      	ldr	r3, [r7, #0]
 8014e30:	429a      	cmp	r2, r3
 8014e32:	d302      	bcc.n	8014e3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8014e34:	2301      	movs	r3, #1
 8014e36:	617b      	str	r3, [r7, #20]
 8014e38:	e007      	b.n	8014e4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014e3a:	4b07      	ldr	r3, [pc, #28]	@ (8014e58 <prvInsertTimerInActiveList+0x80>)
 8014e3c:	681a      	ldr	r2, [r3, #0]
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	3304      	adds	r3, #4
 8014e42:	4619      	mov	r1, r3
 8014e44:	4610      	mov	r0, r2
 8014e46:	f7fd fd86 	bl	8012956 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014e4a:	697b      	ldr	r3, [r7, #20]
}
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	3718      	adds	r7, #24
 8014e50:	46bd      	mov	sp, r7
 8014e52:	bd80      	pop	{r7, pc}
 8014e54:	20005b2c 	.word	0x20005b2c
 8014e58:	20005b28 	.word	0x20005b28

08014e5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014e5c:	b580      	push	{r7, lr}
 8014e5e:	b08e      	sub	sp, #56	@ 0x38
 8014e60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014e62:	e0ce      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	da19      	bge.n	8014e9e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014e6a:	1d3b      	adds	r3, r7, #4
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d10b      	bne.n	8014e8e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8014e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e7a:	f383 8811 	msr	BASEPRI, r3
 8014e7e:	f3bf 8f6f 	isb	sy
 8014e82:	f3bf 8f4f 	dsb	sy
 8014e86:	61fb      	str	r3, [r7, #28]
}
 8014e88:	bf00      	nop
 8014e8a:	bf00      	nop
 8014e8c:	e7fd      	b.n	8014e8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e94:	6850      	ldr	r0, [r2, #4]
 8014e96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e98:	6892      	ldr	r2, [r2, #8]
 8014e9a:	4611      	mov	r1, r2
 8014e9c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	f2c0 80ae 	blt.w	8015002 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eac:	695b      	ldr	r3, [r3, #20]
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d004      	beq.n	8014ebc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eb4:	3304      	adds	r3, #4
 8014eb6:	4618      	mov	r0, r3
 8014eb8:	f7fd fd86 	bl	80129c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014ebc:	463b      	mov	r3, r7
 8014ebe:	4618      	mov	r0, r3
 8014ec0:	f7ff ff6a 	bl	8014d98 <prvSampleTimeNow>
 8014ec4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	2b09      	cmp	r3, #9
 8014eca:	f200 8097 	bhi.w	8014ffc <prvProcessReceivedCommands+0x1a0>
 8014ece:	a201      	add	r2, pc, #4	@ (adr r2, 8014ed4 <prvProcessReceivedCommands+0x78>)
 8014ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ed4:	08014efd 	.word	0x08014efd
 8014ed8:	08014efd 	.word	0x08014efd
 8014edc:	08014efd 	.word	0x08014efd
 8014ee0:	08014f73 	.word	0x08014f73
 8014ee4:	08014f87 	.word	0x08014f87
 8014ee8:	08014fd3 	.word	0x08014fd3
 8014eec:	08014efd 	.word	0x08014efd
 8014ef0:	08014efd 	.word	0x08014efd
 8014ef4:	08014f73 	.word	0x08014f73
 8014ef8:	08014f87 	.word	0x08014f87
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014efe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f02:	f043 0301 	orr.w	r3, r3, #1
 8014f06:	b2da      	uxtb	r2, r3
 8014f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014f0e:	68ba      	ldr	r2, [r7, #8]
 8014f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f12:	699b      	ldr	r3, [r3, #24]
 8014f14:	18d1      	adds	r1, r2, r3
 8014f16:	68bb      	ldr	r3, [r7, #8]
 8014f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f1c:	f7ff ff5c 	bl	8014dd8 <prvInsertTimerInActiveList>
 8014f20:	4603      	mov	r3, r0
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d06c      	beq.n	8015000 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f28:	6a1b      	ldr	r3, [r3, #32]
 8014f2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f34:	f003 0304 	and.w	r3, r3, #4
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d061      	beq.n	8015000 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014f3c:	68ba      	ldr	r2, [r7, #8]
 8014f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f40:	699b      	ldr	r3, [r3, #24]
 8014f42:	441a      	add	r2, r3
 8014f44:	2300      	movs	r3, #0
 8014f46:	9300      	str	r3, [sp, #0]
 8014f48:	2300      	movs	r3, #0
 8014f4a:	2100      	movs	r1, #0
 8014f4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f4e:	f7ff fe01 	bl	8014b54 <xTimerGenericCommand>
 8014f52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014f54:	6a3b      	ldr	r3, [r7, #32]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d152      	bne.n	8015000 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f5e:	f383 8811 	msr	BASEPRI, r3
 8014f62:	f3bf 8f6f 	isb	sy
 8014f66:	f3bf 8f4f 	dsb	sy
 8014f6a:	61bb      	str	r3, [r7, #24]
}
 8014f6c:	bf00      	nop
 8014f6e:	bf00      	nop
 8014f70:	e7fd      	b.n	8014f6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f78:	f023 0301 	bic.w	r3, r3, #1
 8014f7c:	b2da      	uxtb	r2, r3
 8014f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014f84:	e03d      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f8c:	f043 0301 	orr.w	r3, r3, #1
 8014f90:	b2da      	uxtb	r2, r3
 8014f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014f98:	68ba      	ldr	r2, [r7, #8]
 8014f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f9c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fa0:	699b      	ldr	r3, [r3, #24]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d10b      	bne.n	8014fbe <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014faa:	f383 8811 	msr	BASEPRI, r3
 8014fae:	f3bf 8f6f 	isb	sy
 8014fb2:	f3bf 8f4f 	dsb	sy
 8014fb6:	617b      	str	r3, [r7, #20]
}
 8014fb8:	bf00      	nop
 8014fba:	bf00      	nop
 8014fbc:	e7fd      	b.n	8014fba <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fc0:	699a      	ldr	r2, [r3, #24]
 8014fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fc4:	18d1      	adds	r1, r2, r3
 8014fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014fca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014fcc:	f7ff ff04 	bl	8014dd8 <prvInsertTimerInActiveList>
					break;
 8014fd0:	e017      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014fd8:	f003 0302 	and.w	r3, r3, #2
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d103      	bne.n	8014fe8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014fe0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014fe2:	f000 fbe9 	bl	80157b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014fe6:	e00c      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014fee:	f023 0301 	bic.w	r3, r3, #1
 8014ff2:	b2da      	uxtb	r2, r3
 8014ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ff6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014ffa:	e002      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014ffc:	bf00      	nop
 8014ffe:	e000      	b.n	8015002 <prvProcessReceivedCommands+0x1a6>
					break;
 8015000:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015002:	4b08      	ldr	r3, [pc, #32]	@ (8015024 <prvProcessReceivedCommands+0x1c8>)
 8015004:	681b      	ldr	r3, [r3, #0]
 8015006:	1d39      	adds	r1, r7, #4
 8015008:	2200      	movs	r2, #0
 801500a:	4618      	mov	r0, r3
 801500c:	f7fe f8ea 	bl	80131e4 <xQueueReceive>
 8015010:	4603      	mov	r3, r0
 8015012:	2b00      	cmp	r3, #0
 8015014:	f47f af26 	bne.w	8014e64 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8015018:	bf00      	nop
 801501a:	bf00      	nop
 801501c:	3730      	adds	r7, #48	@ 0x30
 801501e:	46bd      	mov	sp, r7
 8015020:	bd80      	pop	{r7, pc}
 8015022:	bf00      	nop
 8015024:	20005b30 	.word	0x20005b30

08015028 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015028:	b580      	push	{r7, lr}
 801502a:	b088      	sub	sp, #32
 801502c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801502e:	e049      	b.n	80150c4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015030:	4b2e      	ldr	r3, [pc, #184]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	68db      	ldr	r3, [r3, #12]
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801503a:	4b2c      	ldr	r3, [pc, #176]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	68db      	ldr	r3, [r3, #12]
 8015040:	68db      	ldr	r3, [r3, #12]
 8015042:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	3304      	adds	r3, #4
 8015048:	4618      	mov	r0, r3
 801504a:	f7fd fcbd 	bl	80129c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	6a1b      	ldr	r3, [r3, #32]
 8015052:	68f8      	ldr	r0, [r7, #12]
 8015054:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801505c:	f003 0304 	and.w	r3, r3, #4
 8015060:	2b00      	cmp	r3, #0
 8015062:	d02f      	beq.n	80150c4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	699b      	ldr	r3, [r3, #24]
 8015068:	693a      	ldr	r2, [r7, #16]
 801506a:	4413      	add	r3, r2
 801506c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801506e:	68ba      	ldr	r2, [r7, #8]
 8015070:	693b      	ldr	r3, [r7, #16]
 8015072:	429a      	cmp	r2, r3
 8015074:	d90e      	bls.n	8015094 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	68ba      	ldr	r2, [r7, #8]
 801507a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	68fa      	ldr	r2, [r7, #12]
 8015080:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015082:	4b1a      	ldr	r3, [pc, #104]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 8015084:	681a      	ldr	r2, [r3, #0]
 8015086:	68fb      	ldr	r3, [r7, #12]
 8015088:	3304      	adds	r3, #4
 801508a:	4619      	mov	r1, r3
 801508c:	4610      	mov	r0, r2
 801508e:	f7fd fc62 	bl	8012956 <vListInsert>
 8015092:	e017      	b.n	80150c4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015094:	2300      	movs	r3, #0
 8015096:	9300      	str	r3, [sp, #0]
 8015098:	2300      	movs	r3, #0
 801509a:	693a      	ldr	r2, [r7, #16]
 801509c:	2100      	movs	r1, #0
 801509e:	68f8      	ldr	r0, [r7, #12]
 80150a0:	f7ff fd58 	bl	8014b54 <xTimerGenericCommand>
 80150a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d10b      	bne.n	80150c4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80150ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150b0:	f383 8811 	msr	BASEPRI, r3
 80150b4:	f3bf 8f6f 	isb	sy
 80150b8:	f3bf 8f4f 	dsb	sy
 80150bc:	603b      	str	r3, [r7, #0]
}
 80150be:	bf00      	nop
 80150c0:	bf00      	nop
 80150c2:	e7fd      	b.n	80150c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80150c4:	4b09      	ldr	r3, [pc, #36]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d1b0      	bne.n	8015030 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80150ce:	4b07      	ldr	r3, [pc, #28]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80150d4:	4b06      	ldr	r3, [pc, #24]	@ (80150f0 <prvSwitchTimerLists+0xc8>)
 80150d6:	681b      	ldr	r3, [r3, #0]
 80150d8:	4a04      	ldr	r2, [pc, #16]	@ (80150ec <prvSwitchTimerLists+0xc4>)
 80150da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80150dc:	4a04      	ldr	r2, [pc, #16]	@ (80150f0 <prvSwitchTimerLists+0xc8>)
 80150de:	697b      	ldr	r3, [r7, #20]
 80150e0:	6013      	str	r3, [r2, #0]
}
 80150e2:	bf00      	nop
 80150e4:	3718      	adds	r7, #24
 80150e6:	46bd      	mov	sp, r7
 80150e8:	bd80      	pop	{r7, pc}
 80150ea:	bf00      	nop
 80150ec:	20005b28 	.word	0x20005b28
 80150f0:	20005b2c 	.word	0x20005b2c

080150f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	b082      	sub	sp, #8
 80150f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80150fa:	f000 f96d 	bl	80153d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80150fe:	4b15      	ldr	r3, [pc, #84]	@ (8015154 <prvCheckForValidListAndQueue+0x60>)
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	2b00      	cmp	r3, #0
 8015104:	d120      	bne.n	8015148 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015106:	4814      	ldr	r0, [pc, #80]	@ (8015158 <prvCheckForValidListAndQueue+0x64>)
 8015108:	f7fd fbd4 	bl	80128b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801510c:	4813      	ldr	r0, [pc, #76]	@ (801515c <prvCheckForValidListAndQueue+0x68>)
 801510e:	f7fd fbd1 	bl	80128b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015112:	4b13      	ldr	r3, [pc, #76]	@ (8015160 <prvCheckForValidListAndQueue+0x6c>)
 8015114:	4a10      	ldr	r2, [pc, #64]	@ (8015158 <prvCheckForValidListAndQueue+0x64>)
 8015116:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015118:	4b12      	ldr	r3, [pc, #72]	@ (8015164 <prvCheckForValidListAndQueue+0x70>)
 801511a:	4a10      	ldr	r2, [pc, #64]	@ (801515c <prvCheckForValidListAndQueue+0x68>)
 801511c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801511e:	2300      	movs	r3, #0
 8015120:	9300      	str	r3, [sp, #0]
 8015122:	4b11      	ldr	r3, [pc, #68]	@ (8015168 <prvCheckForValidListAndQueue+0x74>)
 8015124:	4a11      	ldr	r2, [pc, #68]	@ (801516c <prvCheckForValidListAndQueue+0x78>)
 8015126:	2110      	movs	r1, #16
 8015128:	200a      	movs	r0, #10
 801512a:	f7fd fce1 	bl	8012af0 <xQueueGenericCreateStatic>
 801512e:	4603      	mov	r3, r0
 8015130:	4a08      	ldr	r2, [pc, #32]	@ (8015154 <prvCheckForValidListAndQueue+0x60>)
 8015132:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015134:	4b07      	ldr	r3, [pc, #28]	@ (8015154 <prvCheckForValidListAndQueue+0x60>)
 8015136:	681b      	ldr	r3, [r3, #0]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d005      	beq.n	8015148 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801513c:	4b05      	ldr	r3, [pc, #20]	@ (8015154 <prvCheckForValidListAndQueue+0x60>)
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	490b      	ldr	r1, [pc, #44]	@ (8015170 <prvCheckForValidListAndQueue+0x7c>)
 8015142:	4618      	mov	r0, r3
 8015144:	f7fe fc0e 	bl	8013964 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015148:	f000 f978 	bl	801543c <vPortExitCritical>
}
 801514c:	bf00      	nop
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}
 8015152:	bf00      	nop
 8015154:	20005b30 	.word	0x20005b30
 8015158:	20005b00 	.word	0x20005b00
 801515c:	20005b14 	.word	0x20005b14
 8015160:	20005b28 	.word	0x20005b28
 8015164:	20005b2c 	.word	0x20005b2c
 8015168:	20005bdc 	.word	0x20005bdc
 801516c:	20005b3c 	.word	0x20005b3c
 8015170:	0801b2b8 	.word	0x0801b2b8

08015174 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015174:	b480      	push	{r7}
 8015176:	b085      	sub	sp, #20
 8015178:	af00      	add	r7, sp, #0
 801517a:	60f8      	str	r0, [r7, #12]
 801517c:	60b9      	str	r1, [r7, #8]
 801517e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	3b04      	subs	r3, #4
 8015184:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801518c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801518e:	68fb      	ldr	r3, [r7, #12]
 8015190:	3b04      	subs	r3, #4
 8015192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015194:	68bb      	ldr	r3, [r7, #8]
 8015196:	f023 0201 	bic.w	r2, r3, #1
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	3b04      	subs	r3, #4
 80151a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80151a4:	4a0c      	ldr	r2, [pc, #48]	@ (80151d8 <pxPortInitialiseStack+0x64>)
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	3b14      	subs	r3, #20
 80151ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80151b0:	687a      	ldr	r2, [r7, #4]
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	3b04      	subs	r3, #4
 80151ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80151bc:	68fb      	ldr	r3, [r7, #12]
 80151be:	f06f 0202 	mvn.w	r2, #2
 80151c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	3b20      	subs	r3, #32
 80151c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80151ca:	68fb      	ldr	r3, [r7, #12]
}
 80151cc:	4618      	mov	r0, r3
 80151ce:	3714      	adds	r7, #20
 80151d0:	46bd      	mov	sp, r7
 80151d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d6:	4770      	bx	lr
 80151d8:	080151dd 	.word	0x080151dd

080151dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80151dc:	b480      	push	{r7}
 80151de:	b085      	sub	sp, #20
 80151e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80151e2:	2300      	movs	r3, #0
 80151e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80151e6:	4b13      	ldr	r3, [pc, #76]	@ (8015234 <prvTaskExitError+0x58>)
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151ee:	d00b      	beq.n	8015208 <prvTaskExitError+0x2c>
	__asm volatile
 80151f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151f4:	f383 8811 	msr	BASEPRI, r3
 80151f8:	f3bf 8f6f 	isb	sy
 80151fc:	f3bf 8f4f 	dsb	sy
 8015200:	60fb      	str	r3, [r7, #12]
}
 8015202:	bf00      	nop
 8015204:	bf00      	nop
 8015206:	e7fd      	b.n	8015204 <prvTaskExitError+0x28>
	__asm volatile
 8015208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801520c:	f383 8811 	msr	BASEPRI, r3
 8015210:	f3bf 8f6f 	isb	sy
 8015214:	f3bf 8f4f 	dsb	sy
 8015218:	60bb      	str	r3, [r7, #8]
}
 801521a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801521c:	bf00      	nop
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	2b00      	cmp	r3, #0
 8015222:	d0fc      	beq.n	801521e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015224:	bf00      	nop
 8015226:	bf00      	nop
 8015228:	3714      	adds	r7, #20
 801522a:	46bd      	mov	sp, r7
 801522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015230:	4770      	bx	lr
 8015232:	bf00      	nop
 8015234:	20000010 	.word	0x20000010
	...

08015240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015240:	4b07      	ldr	r3, [pc, #28]	@ (8015260 <pxCurrentTCBConst2>)
 8015242:	6819      	ldr	r1, [r3, #0]
 8015244:	6808      	ldr	r0, [r1, #0]
 8015246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801524a:	f380 8809 	msr	PSP, r0
 801524e:	f3bf 8f6f 	isb	sy
 8015252:	f04f 0000 	mov.w	r0, #0
 8015256:	f380 8811 	msr	BASEPRI, r0
 801525a:	4770      	bx	lr
 801525c:	f3af 8000 	nop.w

08015260 <pxCurrentTCBConst2>:
 8015260:	20005600 	.word	0x20005600
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015264:	bf00      	nop
 8015266:	bf00      	nop

08015268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015268:	4808      	ldr	r0, [pc, #32]	@ (801528c <prvPortStartFirstTask+0x24>)
 801526a:	6800      	ldr	r0, [r0, #0]
 801526c:	6800      	ldr	r0, [r0, #0]
 801526e:	f380 8808 	msr	MSP, r0
 8015272:	f04f 0000 	mov.w	r0, #0
 8015276:	f380 8814 	msr	CONTROL, r0
 801527a:	b662      	cpsie	i
 801527c:	b661      	cpsie	f
 801527e:	f3bf 8f4f 	dsb	sy
 8015282:	f3bf 8f6f 	isb	sy
 8015286:	df00      	svc	0
 8015288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801528a:	bf00      	nop
 801528c:	e000ed08 	.word	0xe000ed08

08015290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b086      	sub	sp, #24
 8015294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015296:	4b47      	ldr	r3, [pc, #284]	@ (80153b4 <xPortStartScheduler+0x124>)
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	4a47      	ldr	r2, [pc, #284]	@ (80153b8 <xPortStartScheduler+0x128>)
 801529c:	4293      	cmp	r3, r2
 801529e:	d10b      	bne.n	80152b8 <xPortStartScheduler+0x28>
	__asm volatile
 80152a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152a4:	f383 8811 	msr	BASEPRI, r3
 80152a8:	f3bf 8f6f 	isb	sy
 80152ac:	f3bf 8f4f 	dsb	sy
 80152b0:	60fb      	str	r3, [r7, #12]
}
 80152b2:	bf00      	nop
 80152b4:	bf00      	nop
 80152b6:	e7fd      	b.n	80152b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80152b8:	4b3e      	ldr	r3, [pc, #248]	@ (80153b4 <xPortStartScheduler+0x124>)
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	4a3f      	ldr	r2, [pc, #252]	@ (80153bc <xPortStartScheduler+0x12c>)
 80152be:	4293      	cmp	r3, r2
 80152c0:	d10b      	bne.n	80152da <xPortStartScheduler+0x4a>
	__asm volatile
 80152c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152c6:	f383 8811 	msr	BASEPRI, r3
 80152ca:	f3bf 8f6f 	isb	sy
 80152ce:	f3bf 8f4f 	dsb	sy
 80152d2:	613b      	str	r3, [r7, #16]
}
 80152d4:	bf00      	nop
 80152d6:	bf00      	nop
 80152d8:	e7fd      	b.n	80152d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80152da:	4b39      	ldr	r3, [pc, #228]	@ (80153c0 <xPortStartScheduler+0x130>)
 80152dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80152de:	697b      	ldr	r3, [r7, #20]
 80152e0:	781b      	ldrb	r3, [r3, #0]
 80152e2:	b2db      	uxtb	r3, r3
 80152e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80152e6:	697b      	ldr	r3, [r7, #20]
 80152e8:	22ff      	movs	r2, #255	@ 0xff
 80152ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80152ec:	697b      	ldr	r3, [r7, #20]
 80152ee:	781b      	ldrb	r3, [r3, #0]
 80152f0:	b2db      	uxtb	r3, r3
 80152f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80152f4:	78fb      	ldrb	r3, [r7, #3]
 80152f6:	b2db      	uxtb	r3, r3
 80152f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80152fc:	b2da      	uxtb	r2, r3
 80152fe:	4b31      	ldr	r3, [pc, #196]	@ (80153c4 <xPortStartScheduler+0x134>)
 8015300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015302:	4b31      	ldr	r3, [pc, #196]	@ (80153c8 <xPortStartScheduler+0x138>)
 8015304:	2207      	movs	r2, #7
 8015306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015308:	e009      	b.n	801531e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801530a:	4b2f      	ldr	r3, [pc, #188]	@ (80153c8 <xPortStartScheduler+0x138>)
 801530c:	681b      	ldr	r3, [r3, #0]
 801530e:	3b01      	subs	r3, #1
 8015310:	4a2d      	ldr	r2, [pc, #180]	@ (80153c8 <xPortStartScheduler+0x138>)
 8015312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015314:	78fb      	ldrb	r3, [r7, #3]
 8015316:	b2db      	uxtb	r3, r3
 8015318:	005b      	lsls	r3, r3, #1
 801531a:	b2db      	uxtb	r3, r3
 801531c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801531e:	78fb      	ldrb	r3, [r7, #3]
 8015320:	b2db      	uxtb	r3, r3
 8015322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015326:	2b80      	cmp	r3, #128	@ 0x80
 8015328:	d0ef      	beq.n	801530a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801532a:	4b27      	ldr	r3, [pc, #156]	@ (80153c8 <xPortStartScheduler+0x138>)
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	f1c3 0307 	rsb	r3, r3, #7
 8015332:	2b04      	cmp	r3, #4
 8015334:	d00b      	beq.n	801534e <xPortStartScheduler+0xbe>
	__asm volatile
 8015336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801533a:	f383 8811 	msr	BASEPRI, r3
 801533e:	f3bf 8f6f 	isb	sy
 8015342:	f3bf 8f4f 	dsb	sy
 8015346:	60bb      	str	r3, [r7, #8]
}
 8015348:	bf00      	nop
 801534a:	bf00      	nop
 801534c:	e7fd      	b.n	801534a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801534e:	4b1e      	ldr	r3, [pc, #120]	@ (80153c8 <xPortStartScheduler+0x138>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	021b      	lsls	r3, r3, #8
 8015354:	4a1c      	ldr	r2, [pc, #112]	@ (80153c8 <xPortStartScheduler+0x138>)
 8015356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015358:	4b1b      	ldr	r3, [pc, #108]	@ (80153c8 <xPortStartScheduler+0x138>)
 801535a:	681b      	ldr	r3, [r3, #0]
 801535c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015360:	4a19      	ldr	r2, [pc, #100]	@ (80153c8 <xPortStartScheduler+0x138>)
 8015362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	b2da      	uxtb	r2, r3
 8015368:	697b      	ldr	r3, [r7, #20]
 801536a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801536c:	4b17      	ldr	r3, [pc, #92]	@ (80153cc <xPortStartScheduler+0x13c>)
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	4a16      	ldr	r2, [pc, #88]	@ (80153cc <xPortStartScheduler+0x13c>)
 8015372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015378:	4b14      	ldr	r3, [pc, #80]	@ (80153cc <xPortStartScheduler+0x13c>)
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	4a13      	ldr	r2, [pc, #76]	@ (80153cc <xPortStartScheduler+0x13c>)
 801537e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8015382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015384:	f000 f8da 	bl	801553c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015388:	4b11      	ldr	r3, [pc, #68]	@ (80153d0 <xPortStartScheduler+0x140>)
 801538a:	2200      	movs	r2, #0
 801538c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801538e:	f000 f8f9 	bl	8015584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015392:	4b10      	ldr	r3, [pc, #64]	@ (80153d4 <xPortStartScheduler+0x144>)
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	4a0f      	ldr	r2, [pc, #60]	@ (80153d4 <xPortStartScheduler+0x144>)
 8015398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801539c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801539e:	f7ff ff63 	bl	8015268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80153a2:	f7fe ff3b 	bl	801421c <vTaskSwitchContext>
	prvTaskExitError();
 80153a6:	f7ff ff19 	bl	80151dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80153aa:	2300      	movs	r3, #0
}
 80153ac:	4618      	mov	r0, r3
 80153ae:	3718      	adds	r7, #24
 80153b0:	46bd      	mov	sp, r7
 80153b2:	bd80      	pop	{r7, pc}
 80153b4:	e000ed00 	.word	0xe000ed00
 80153b8:	410fc271 	.word	0x410fc271
 80153bc:	410fc270 	.word	0x410fc270
 80153c0:	e000e400 	.word	0xe000e400
 80153c4:	20005c2c 	.word	0x20005c2c
 80153c8:	20005c30 	.word	0x20005c30
 80153cc:	e000ed20 	.word	0xe000ed20
 80153d0:	20000010 	.word	0x20000010
 80153d4:	e000ef34 	.word	0xe000ef34

080153d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80153d8:	b480      	push	{r7}
 80153da:	b083      	sub	sp, #12
 80153dc:	af00      	add	r7, sp, #0
	__asm volatile
 80153de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153e2:	f383 8811 	msr	BASEPRI, r3
 80153e6:	f3bf 8f6f 	isb	sy
 80153ea:	f3bf 8f4f 	dsb	sy
 80153ee:	607b      	str	r3, [r7, #4]
}
 80153f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80153f2:	4b10      	ldr	r3, [pc, #64]	@ (8015434 <vPortEnterCritical+0x5c>)
 80153f4:	681b      	ldr	r3, [r3, #0]
 80153f6:	3301      	adds	r3, #1
 80153f8:	4a0e      	ldr	r2, [pc, #56]	@ (8015434 <vPortEnterCritical+0x5c>)
 80153fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80153fc:	4b0d      	ldr	r3, [pc, #52]	@ (8015434 <vPortEnterCritical+0x5c>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	2b01      	cmp	r3, #1
 8015402:	d110      	bne.n	8015426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015404:	4b0c      	ldr	r3, [pc, #48]	@ (8015438 <vPortEnterCritical+0x60>)
 8015406:	681b      	ldr	r3, [r3, #0]
 8015408:	b2db      	uxtb	r3, r3
 801540a:	2b00      	cmp	r3, #0
 801540c:	d00b      	beq.n	8015426 <vPortEnterCritical+0x4e>
	__asm volatile
 801540e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015412:	f383 8811 	msr	BASEPRI, r3
 8015416:	f3bf 8f6f 	isb	sy
 801541a:	f3bf 8f4f 	dsb	sy
 801541e:	603b      	str	r3, [r7, #0]
}
 8015420:	bf00      	nop
 8015422:	bf00      	nop
 8015424:	e7fd      	b.n	8015422 <vPortEnterCritical+0x4a>
	}
}
 8015426:	bf00      	nop
 8015428:	370c      	adds	r7, #12
 801542a:	46bd      	mov	sp, r7
 801542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015430:	4770      	bx	lr
 8015432:	bf00      	nop
 8015434:	20000010 	.word	0x20000010
 8015438:	e000ed04 	.word	0xe000ed04

0801543c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801543c:	b480      	push	{r7}
 801543e:	b083      	sub	sp, #12
 8015440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015442:	4b12      	ldr	r3, [pc, #72]	@ (801548c <vPortExitCritical+0x50>)
 8015444:	681b      	ldr	r3, [r3, #0]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d10b      	bne.n	8015462 <vPortExitCritical+0x26>
	__asm volatile
 801544a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801544e:	f383 8811 	msr	BASEPRI, r3
 8015452:	f3bf 8f6f 	isb	sy
 8015456:	f3bf 8f4f 	dsb	sy
 801545a:	607b      	str	r3, [r7, #4]
}
 801545c:	bf00      	nop
 801545e:	bf00      	nop
 8015460:	e7fd      	b.n	801545e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015462:	4b0a      	ldr	r3, [pc, #40]	@ (801548c <vPortExitCritical+0x50>)
 8015464:	681b      	ldr	r3, [r3, #0]
 8015466:	3b01      	subs	r3, #1
 8015468:	4a08      	ldr	r2, [pc, #32]	@ (801548c <vPortExitCritical+0x50>)
 801546a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801546c:	4b07      	ldr	r3, [pc, #28]	@ (801548c <vPortExitCritical+0x50>)
 801546e:	681b      	ldr	r3, [r3, #0]
 8015470:	2b00      	cmp	r3, #0
 8015472:	d105      	bne.n	8015480 <vPortExitCritical+0x44>
 8015474:	2300      	movs	r3, #0
 8015476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015478:	683b      	ldr	r3, [r7, #0]
 801547a:	f383 8811 	msr	BASEPRI, r3
}
 801547e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015480:	bf00      	nop
 8015482:	370c      	adds	r7, #12
 8015484:	46bd      	mov	sp, r7
 8015486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801548a:	4770      	bx	lr
 801548c:	20000010 	.word	0x20000010

08015490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015490:	f3ef 8009 	mrs	r0, PSP
 8015494:	f3bf 8f6f 	isb	sy
 8015498:	4b15      	ldr	r3, [pc, #84]	@ (80154f0 <pxCurrentTCBConst>)
 801549a:	681a      	ldr	r2, [r3, #0]
 801549c:	f01e 0f10 	tst.w	lr, #16
 80154a0:	bf08      	it	eq
 80154a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80154a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154aa:	6010      	str	r0, [r2, #0]
 80154ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80154b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80154b4:	f380 8811 	msr	BASEPRI, r0
 80154b8:	f3bf 8f4f 	dsb	sy
 80154bc:	f3bf 8f6f 	isb	sy
 80154c0:	f7fe feac 	bl	801421c <vTaskSwitchContext>
 80154c4:	f04f 0000 	mov.w	r0, #0
 80154c8:	f380 8811 	msr	BASEPRI, r0
 80154cc:	bc09      	pop	{r0, r3}
 80154ce:	6819      	ldr	r1, [r3, #0]
 80154d0:	6808      	ldr	r0, [r1, #0]
 80154d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154d6:	f01e 0f10 	tst.w	lr, #16
 80154da:	bf08      	it	eq
 80154dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80154e0:	f380 8809 	msr	PSP, r0
 80154e4:	f3bf 8f6f 	isb	sy
 80154e8:	4770      	bx	lr
 80154ea:	bf00      	nop
 80154ec:	f3af 8000 	nop.w

080154f0 <pxCurrentTCBConst>:
 80154f0:	20005600 	.word	0x20005600
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80154f4:	bf00      	nop
 80154f6:	bf00      	nop

080154f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80154f8:	b580      	push	{r7, lr}
 80154fa:	b082      	sub	sp, #8
 80154fc:	af00      	add	r7, sp, #0
	__asm volatile
 80154fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015502:	f383 8811 	msr	BASEPRI, r3
 8015506:	f3bf 8f6f 	isb	sy
 801550a:	f3bf 8f4f 	dsb	sy
 801550e:	607b      	str	r3, [r7, #4]
}
 8015510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015512:	f7fe fdc1 	bl	8014098 <xTaskIncrementTick>
 8015516:	4603      	mov	r3, r0
 8015518:	2b00      	cmp	r3, #0
 801551a:	d003      	beq.n	8015524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801551c:	4b06      	ldr	r3, [pc, #24]	@ (8015538 <xPortSysTickHandler+0x40>)
 801551e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015522:	601a      	str	r2, [r3, #0]
 8015524:	2300      	movs	r3, #0
 8015526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015528:	683b      	ldr	r3, [r7, #0]
 801552a:	f383 8811 	msr	BASEPRI, r3
}
 801552e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015530:	bf00      	nop
 8015532:	3708      	adds	r7, #8
 8015534:	46bd      	mov	sp, r7
 8015536:	bd80      	pop	{r7, pc}
 8015538:	e000ed04 	.word	0xe000ed04

0801553c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801553c:	b480      	push	{r7}
 801553e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015540:	4b0b      	ldr	r3, [pc, #44]	@ (8015570 <vPortSetupTimerInterrupt+0x34>)
 8015542:	2200      	movs	r2, #0
 8015544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015546:	4b0b      	ldr	r3, [pc, #44]	@ (8015574 <vPortSetupTimerInterrupt+0x38>)
 8015548:	2200      	movs	r2, #0
 801554a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801554c:	4b0a      	ldr	r3, [pc, #40]	@ (8015578 <vPortSetupTimerInterrupt+0x3c>)
 801554e:	681b      	ldr	r3, [r3, #0]
 8015550:	4a0a      	ldr	r2, [pc, #40]	@ (801557c <vPortSetupTimerInterrupt+0x40>)
 8015552:	fba2 2303 	umull	r2, r3, r2, r3
 8015556:	099b      	lsrs	r3, r3, #6
 8015558:	4a09      	ldr	r2, [pc, #36]	@ (8015580 <vPortSetupTimerInterrupt+0x44>)
 801555a:	3b01      	subs	r3, #1
 801555c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801555e:	4b04      	ldr	r3, [pc, #16]	@ (8015570 <vPortSetupTimerInterrupt+0x34>)
 8015560:	2207      	movs	r2, #7
 8015562:	601a      	str	r2, [r3, #0]
}
 8015564:	bf00      	nop
 8015566:	46bd      	mov	sp, r7
 8015568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801556c:	4770      	bx	lr
 801556e:	bf00      	nop
 8015570:	e000e010 	.word	0xe000e010
 8015574:	e000e018 	.word	0xe000e018
 8015578:	20000000 	.word	0x20000000
 801557c:	10624dd3 	.word	0x10624dd3
 8015580:	e000e014 	.word	0xe000e014

08015584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015594 <vPortEnableVFP+0x10>
 8015588:	6801      	ldr	r1, [r0, #0]
 801558a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801558e:	6001      	str	r1, [r0, #0]
 8015590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015592:	bf00      	nop
 8015594:	e000ed88 	.word	0xe000ed88

08015598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015598:	b480      	push	{r7}
 801559a:	b085      	sub	sp, #20
 801559c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801559e:	f3ef 8305 	mrs	r3, IPSR
 80155a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	2b0f      	cmp	r3, #15
 80155a8:	d915      	bls.n	80155d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80155aa:	4a18      	ldr	r2, [pc, #96]	@ (801560c <vPortValidateInterruptPriority+0x74>)
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	4413      	add	r3, r2
 80155b0:	781b      	ldrb	r3, [r3, #0]
 80155b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80155b4:	4b16      	ldr	r3, [pc, #88]	@ (8015610 <vPortValidateInterruptPriority+0x78>)
 80155b6:	781b      	ldrb	r3, [r3, #0]
 80155b8:	7afa      	ldrb	r2, [r7, #11]
 80155ba:	429a      	cmp	r2, r3
 80155bc:	d20b      	bcs.n	80155d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80155be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155c2:	f383 8811 	msr	BASEPRI, r3
 80155c6:	f3bf 8f6f 	isb	sy
 80155ca:	f3bf 8f4f 	dsb	sy
 80155ce:	607b      	str	r3, [r7, #4]
}
 80155d0:	bf00      	nop
 80155d2:	bf00      	nop
 80155d4:	e7fd      	b.n	80155d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80155d6:	4b0f      	ldr	r3, [pc, #60]	@ (8015614 <vPortValidateInterruptPriority+0x7c>)
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80155de:	4b0e      	ldr	r3, [pc, #56]	@ (8015618 <vPortValidateInterruptPriority+0x80>)
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	429a      	cmp	r2, r3
 80155e4:	d90b      	bls.n	80155fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80155e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155ea:	f383 8811 	msr	BASEPRI, r3
 80155ee:	f3bf 8f6f 	isb	sy
 80155f2:	f3bf 8f4f 	dsb	sy
 80155f6:	603b      	str	r3, [r7, #0]
}
 80155f8:	bf00      	nop
 80155fa:	bf00      	nop
 80155fc:	e7fd      	b.n	80155fa <vPortValidateInterruptPriority+0x62>
	}
 80155fe:	bf00      	nop
 8015600:	3714      	adds	r7, #20
 8015602:	46bd      	mov	sp, r7
 8015604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015608:	4770      	bx	lr
 801560a:	bf00      	nop
 801560c:	e000e3f0 	.word	0xe000e3f0
 8015610:	20005c2c 	.word	0x20005c2c
 8015614:	e000ed0c 	.word	0xe000ed0c
 8015618:	20005c30 	.word	0x20005c30

0801561c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801561c:	b580      	push	{r7, lr}
 801561e:	b08a      	sub	sp, #40	@ 0x28
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015624:	2300      	movs	r3, #0
 8015626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015628:	f7fe fc68 	bl	8013efc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801562c:	4b5c      	ldr	r3, [pc, #368]	@ (80157a0 <pvPortMalloc+0x184>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d101      	bne.n	8015638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015634:	f000 f924 	bl	8015880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015638:	4b5a      	ldr	r3, [pc, #360]	@ (80157a4 <pvPortMalloc+0x188>)
 801563a:	681a      	ldr	r2, [r3, #0]
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	4013      	ands	r3, r2
 8015640:	2b00      	cmp	r3, #0
 8015642:	f040 8095 	bne.w	8015770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d01e      	beq.n	801568a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801564c:	2208      	movs	r2, #8
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	4413      	add	r3, r2
 8015652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	f003 0307 	and.w	r3, r3, #7
 801565a:	2b00      	cmp	r3, #0
 801565c:	d015      	beq.n	801568a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	f023 0307 	bic.w	r3, r3, #7
 8015664:	3308      	adds	r3, #8
 8015666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	f003 0307 	and.w	r3, r3, #7
 801566e:	2b00      	cmp	r3, #0
 8015670:	d00b      	beq.n	801568a <pvPortMalloc+0x6e>
	__asm volatile
 8015672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015676:	f383 8811 	msr	BASEPRI, r3
 801567a:	f3bf 8f6f 	isb	sy
 801567e:	f3bf 8f4f 	dsb	sy
 8015682:	617b      	str	r3, [r7, #20]
}
 8015684:	bf00      	nop
 8015686:	bf00      	nop
 8015688:	e7fd      	b.n	8015686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	2b00      	cmp	r3, #0
 801568e:	d06f      	beq.n	8015770 <pvPortMalloc+0x154>
 8015690:	4b45      	ldr	r3, [pc, #276]	@ (80157a8 <pvPortMalloc+0x18c>)
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	687a      	ldr	r2, [r7, #4]
 8015696:	429a      	cmp	r2, r3
 8015698:	d86a      	bhi.n	8015770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801569a:	4b44      	ldr	r3, [pc, #272]	@ (80157ac <pvPortMalloc+0x190>)
 801569c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801569e:	4b43      	ldr	r3, [pc, #268]	@ (80157ac <pvPortMalloc+0x190>)
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80156a4:	e004      	b.n	80156b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80156a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80156aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156ac:	681b      	ldr	r3, [r3, #0]
 80156ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80156b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156b2:	685b      	ldr	r3, [r3, #4]
 80156b4:	687a      	ldr	r2, [r7, #4]
 80156b6:	429a      	cmp	r2, r3
 80156b8:	d903      	bls.n	80156c2 <pvPortMalloc+0xa6>
 80156ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d1f1      	bne.n	80156a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80156c2:	4b37      	ldr	r3, [pc, #220]	@ (80157a0 <pvPortMalloc+0x184>)
 80156c4:	681b      	ldr	r3, [r3, #0]
 80156c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80156c8:	429a      	cmp	r2, r3
 80156ca:	d051      	beq.n	8015770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80156cc:	6a3b      	ldr	r3, [r7, #32]
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	2208      	movs	r2, #8
 80156d2:	4413      	add	r3, r2
 80156d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80156d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156d8:	681a      	ldr	r2, [r3, #0]
 80156da:	6a3b      	ldr	r3, [r7, #32]
 80156dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80156de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156e0:	685a      	ldr	r2, [r3, #4]
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	1ad2      	subs	r2, r2, r3
 80156e6:	2308      	movs	r3, #8
 80156e8:	005b      	lsls	r3, r3, #1
 80156ea:	429a      	cmp	r2, r3
 80156ec:	d920      	bls.n	8015730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80156ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	4413      	add	r3, r2
 80156f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80156f6:	69bb      	ldr	r3, [r7, #24]
 80156f8:	f003 0307 	and.w	r3, r3, #7
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d00b      	beq.n	8015718 <pvPortMalloc+0xfc>
	__asm volatile
 8015700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015704:	f383 8811 	msr	BASEPRI, r3
 8015708:	f3bf 8f6f 	isb	sy
 801570c:	f3bf 8f4f 	dsb	sy
 8015710:	613b      	str	r3, [r7, #16]
}
 8015712:	bf00      	nop
 8015714:	bf00      	nop
 8015716:	e7fd      	b.n	8015714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801571a:	685a      	ldr	r2, [r3, #4]
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	1ad2      	subs	r2, r2, r3
 8015720:	69bb      	ldr	r3, [r7, #24]
 8015722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015726:	687a      	ldr	r2, [r7, #4]
 8015728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801572a:	69b8      	ldr	r0, [r7, #24]
 801572c:	f000 f90a 	bl	8015944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015730:	4b1d      	ldr	r3, [pc, #116]	@ (80157a8 <pvPortMalloc+0x18c>)
 8015732:	681a      	ldr	r2, [r3, #0]
 8015734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015736:	685b      	ldr	r3, [r3, #4]
 8015738:	1ad3      	subs	r3, r2, r3
 801573a:	4a1b      	ldr	r2, [pc, #108]	@ (80157a8 <pvPortMalloc+0x18c>)
 801573c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801573e:	4b1a      	ldr	r3, [pc, #104]	@ (80157a8 <pvPortMalloc+0x18c>)
 8015740:	681a      	ldr	r2, [r3, #0]
 8015742:	4b1b      	ldr	r3, [pc, #108]	@ (80157b0 <pvPortMalloc+0x194>)
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	429a      	cmp	r2, r3
 8015748:	d203      	bcs.n	8015752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801574a:	4b17      	ldr	r3, [pc, #92]	@ (80157a8 <pvPortMalloc+0x18c>)
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	4a18      	ldr	r2, [pc, #96]	@ (80157b0 <pvPortMalloc+0x194>)
 8015750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015754:	685a      	ldr	r2, [r3, #4]
 8015756:	4b13      	ldr	r3, [pc, #76]	@ (80157a4 <pvPortMalloc+0x188>)
 8015758:	681b      	ldr	r3, [r3, #0]
 801575a:	431a      	orrs	r2, r3
 801575c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801575e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015762:	2200      	movs	r2, #0
 8015764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015766:	4b13      	ldr	r3, [pc, #76]	@ (80157b4 <pvPortMalloc+0x198>)
 8015768:	681b      	ldr	r3, [r3, #0]
 801576a:	3301      	adds	r3, #1
 801576c:	4a11      	ldr	r2, [pc, #68]	@ (80157b4 <pvPortMalloc+0x198>)
 801576e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015770:	f7fe fbd2 	bl	8013f18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015774:	69fb      	ldr	r3, [r7, #28]
 8015776:	f003 0307 	and.w	r3, r3, #7
 801577a:	2b00      	cmp	r3, #0
 801577c:	d00b      	beq.n	8015796 <pvPortMalloc+0x17a>
	__asm volatile
 801577e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015782:	f383 8811 	msr	BASEPRI, r3
 8015786:	f3bf 8f6f 	isb	sy
 801578a:	f3bf 8f4f 	dsb	sy
 801578e:	60fb      	str	r3, [r7, #12]
}
 8015790:	bf00      	nop
 8015792:	bf00      	nop
 8015794:	e7fd      	b.n	8015792 <pvPortMalloc+0x176>
	return pvReturn;
 8015796:	69fb      	ldr	r3, [r7, #28]
}
 8015798:	4618      	mov	r0, r3
 801579a:	3728      	adds	r7, #40	@ 0x28
 801579c:	46bd      	mov	sp, r7
 801579e:	bd80      	pop	{r7, pc}
 80157a0:	2000dc3c 	.word	0x2000dc3c
 80157a4:	2000dc50 	.word	0x2000dc50
 80157a8:	2000dc40 	.word	0x2000dc40
 80157ac:	2000dc34 	.word	0x2000dc34
 80157b0:	2000dc44 	.word	0x2000dc44
 80157b4:	2000dc48 	.word	0x2000dc48

080157b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80157b8:	b580      	push	{r7, lr}
 80157ba:	b086      	sub	sp, #24
 80157bc:	af00      	add	r7, sp, #0
 80157be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d04f      	beq.n	801586a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80157ca:	2308      	movs	r3, #8
 80157cc:	425b      	negs	r3, r3
 80157ce:	697a      	ldr	r2, [r7, #20]
 80157d0:	4413      	add	r3, r2
 80157d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80157d4:	697b      	ldr	r3, [r7, #20]
 80157d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80157d8:	693b      	ldr	r3, [r7, #16]
 80157da:	685a      	ldr	r2, [r3, #4]
 80157dc:	4b25      	ldr	r3, [pc, #148]	@ (8015874 <vPortFree+0xbc>)
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	4013      	ands	r3, r2
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d10b      	bne.n	80157fe <vPortFree+0x46>
	__asm volatile
 80157e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157ea:	f383 8811 	msr	BASEPRI, r3
 80157ee:	f3bf 8f6f 	isb	sy
 80157f2:	f3bf 8f4f 	dsb	sy
 80157f6:	60fb      	str	r3, [r7, #12]
}
 80157f8:	bf00      	nop
 80157fa:	bf00      	nop
 80157fc:	e7fd      	b.n	80157fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80157fe:	693b      	ldr	r3, [r7, #16]
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d00b      	beq.n	801581e <vPortFree+0x66>
	__asm volatile
 8015806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801580a:	f383 8811 	msr	BASEPRI, r3
 801580e:	f3bf 8f6f 	isb	sy
 8015812:	f3bf 8f4f 	dsb	sy
 8015816:	60bb      	str	r3, [r7, #8]
}
 8015818:	bf00      	nop
 801581a:	bf00      	nop
 801581c:	e7fd      	b.n	801581a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801581e:	693b      	ldr	r3, [r7, #16]
 8015820:	685a      	ldr	r2, [r3, #4]
 8015822:	4b14      	ldr	r3, [pc, #80]	@ (8015874 <vPortFree+0xbc>)
 8015824:	681b      	ldr	r3, [r3, #0]
 8015826:	4013      	ands	r3, r2
 8015828:	2b00      	cmp	r3, #0
 801582a:	d01e      	beq.n	801586a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801582c:	693b      	ldr	r3, [r7, #16]
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	2b00      	cmp	r3, #0
 8015832:	d11a      	bne.n	801586a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015834:	693b      	ldr	r3, [r7, #16]
 8015836:	685a      	ldr	r2, [r3, #4]
 8015838:	4b0e      	ldr	r3, [pc, #56]	@ (8015874 <vPortFree+0xbc>)
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	43db      	mvns	r3, r3
 801583e:	401a      	ands	r2, r3
 8015840:	693b      	ldr	r3, [r7, #16]
 8015842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015844:	f7fe fb5a 	bl	8013efc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015848:	693b      	ldr	r3, [r7, #16]
 801584a:	685a      	ldr	r2, [r3, #4]
 801584c:	4b0a      	ldr	r3, [pc, #40]	@ (8015878 <vPortFree+0xc0>)
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	4413      	add	r3, r2
 8015852:	4a09      	ldr	r2, [pc, #36]	@ (8015878 <vPortFree+0xc0>)
 8015854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015856:	6938      	ldr	r0, [r7, #16]
 8015858:	f000 f874 	bl	8015944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801585c:	4b07      	ldr	r3, [pc, #28]	@ (801587c <vPortFree+0xc4>)
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	3301      	adds	r3, #1
 8015862:	4a06      	ldr	r2, [pc, #24]	@ (801587c <vPortFree+0xc4>)
 8015864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015866:	f7fe fb57 	bl	8013f18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801586a:	bf00      	nop
 801586c:	3718      	adds	r7, #24
 801586e:	46bd      	mov	sp, r7
 8015870:	bd80      	pop	{r7, pc}
 8015872:	bf00      	nop
 8015874:	2000dc50 	.word	0x2000dc50
 8015878:	2000dc40 	.word	0x2000dc40
 801587c:	2000dc4c 	.word	0x2000dc4c

08015880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015880:	b480      	push	{r7}
 8015882:	b085      	sub	sp, #20
 8015884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801588a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801588c:	4b27      	ldr	r3, [pc, #156]	@ (801592c <prvHeapInit+0xac>)
 801588e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	f003 0307 	and.w	r3, r3, #7
 8015896:	2b00      	cmp	r3, #0
 8015898:	d00c      	beq.n	80158b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	3307      	adds	r3, #7
 801589e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	f023 0307 	bic.w	r3, r3, #7
 80158a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80158a8:	68ba      	ldr	r2, [r7, #8]
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	1ad3      	subs	r3, r2, r3
 80158ae:	4a1f      	ldr	r2, [pc, #124]	@ (801592c <prvHeapInit+0xac>)
 80158b0:	4413      	add	r3, r2
 80158b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80158b8:	4a1d      	ldr	r2, [pc, #116]	@ (8015930 <prvHeapInit+0xb0>)
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80158be:	4b1c      	ldr	r3, [pc, #112]	@ (8015930 <prvHeapInit+0xb0>)
 80158c0:	2200      	movs	r2, #0
 80158c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	68ba      	ldr	r2, [r7, #8]
 80158c8:	4413      	add	r3, r2
 80158ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80158cc:	2208      	movs	r2, #8
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	1a9b      	subs	r3, r3, r2
 80158d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80158d4:	68fb      	ldr	r3, [r7, #12]
 80158d6:	f023 0307 	bic.w	r3, r3, #7
 80158da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	4a15      	ldr	r2, [pc, #84]	@ (8015934 <prvHeapInit+0xb4>)
 80158e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80158e2:	4b14      	ldr	r3, [pc, #80]	@ (8015934 <prvHeapInit+0xb4>)
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	2200      	movs	r2, #0
 80158e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80158ea:	4b12      	ldr	r3, [pc, #72]	@ (8015934 <prvHeapInit+0xb4>)
 80158ec:	681b      	ldr	r3, [r3, #0]
 80158ee:	2200      	movs	r2, #0
 80158f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80158f6:	683b      	ldr	r3, [r7, #0]
 80158f8:	68fa      	ldr	r2, [r7, #12]
 80158fa:	1ad2      	subs	r2, r2, r3
 80158fc:	683b      	ldr	r3, [r7, #0]
 80158fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015900:	4b0c      	ldr	r3, [pc, #48]	@ (8015934 <prvHeapInit+0xb4>)
 8015902:	681a      	ldr	r2, [r3, #0]
 8015904:	683b      	ldr	r3, [r7, #0]
 8015906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015908:	683b      	ldr	r3, [r7, #0]
 801590a:	685b      	ldr	r3, [r3, #4]
 801590c:	4a0a      	ldr	r2, [pc, #40]	@ (8015938 <prvHeapInit+0xb8>)
 801590e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015910:	683b      	ldr	r3, [r7, #0]
 8015912:	685b      	ldr	r3, [r3, #4]
 8015914:	4a09      	ldr	r2, [pc, #36]	@ (801593c <prvHeapInit+0xbc>)
 8015916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015918:	4b09      	ldr	r3, [pc, #36]	@ (8015940 <prvHeapInit+0xc0>)
 801591a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801591e:	601a      	str	r2, [r3, #0]
}
 8015920:	bf00      	nop
 8015922:	3714      	adds	r7, #20
 8015924:	46bd      	mov	sp, r7
 8015926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801592a:	4770      	bx	lr
 801592c:	20005c34 	.word	0x20005c34
 8015930:	2000dc34 	.word	0x2000dc34
 8015934:	2000dc3c 	.word	0x2000dc3c
 8015938:	2000dc44 	.word	0x2000dc44
 801593c:	2000dc40 	.word	0x2000dc40
 8015940:	2000dc50 	.word	0x2000dc50

08015944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015944:	b480      	push	{r7}
 8015946:	b085      	sub	sp, #20
 8015948:	af00      	add	r7, sp, #0
 801594a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801594c:	4b28      	ldr	r3, [pc, #160]	@ (80159f0 <prvInsertBlockIntoFreeList+0xac>)
 801594e:	60fb      	str	r3, [r7, #12]
 8015950:	e002      	b.n	8015958 <prvInsertBlockIntoFreeList+0x14>
 8015952:	68fb      	ldr	r3, [r7, #12]
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	60fb      	str	r3, [r7, #12]
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	681b      	ldr	r3, [r3, #0]
 801595c:	687a      	ldr	r2, [r7, #4]
 801595e:	429a      	cmp	r2, r3
 8015960:	d8f7      	bhi.n	8015952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015966:	68fb      	ldr	r3, [r7, #12]
 8015968:	685b      	ldr	r3, [r3, #4]
 801596a:	68ba      	ldr	r2, [r7, #8]
 801596c:	4413      	add	r3, r2
 801596e:	687a      	ldr	r2, [r7, #4]
 8015970:	429a      	cmp	r2, r3
 8015972:	d108      	bne.n	8015986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	685a      	ldr	r2, [r3, #4]
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	685b      	ldr	r3, [r3, #4]
 801597c:	441a      	add	r2, r3
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	685b      	ldr	r3, [r3, #4]
 801598e:	68ba      	ldr	r2, [r7, #8]
 8015990:	441a      	add	r2, r3
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	429a      	cmp	r2, r3
 8015998:	d118      	bne.n	80159cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801599a:	68fb      	ldr	r3, [r7, #12]
 801599c:	681a      	ldr	r2, [r3, #0]
 801599e:	4b15      	ldr	r3, [pc, #84]	@ (80159f4 <prvInsertBlockIntoFreeList+0xb0>)
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	429a      	cmp	r2, r3
 80159a4:	d00d      	beq.n	80159c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	685a      	ldr	r2, [r3, #4]
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	685b      	ldr	r3, [r3, #4]
 80159b0:	441a      	add	r2, r3
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	681a      	ldr	r2, [r3, #0]
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	601a      	str	r2, [r3, #0]
 80159c0:	e008      	b.n	80159d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80159c2:	4b0c      	ldr	r3, [pc, #48]	@ (80159f4 <prvInsertBlockIntoFreeList+0xb0>)
 80159c4:	681a      	ldr	r2, [r3, #0]
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	601a      	str	r2, [r3, #0]
 80159ca:	e003      	b.n	80159d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80159cc:	68fb      	ldr	r3, [r7, #12]
 80159ce:	681a      	ldr	r2, [r3, #0]
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80159d4:	68fa      	ldr	r2, [r7, #12]
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	429a      	cmp	r2, r3
 80159da:	d002      	beq.n	80159e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80159dc:	68fb      	ldr	r3, [r7, #12]
 80159de:	687a      	ldr	r2, [r7, #4]
 80159e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80159e2:	bf00      	nop
 80159e4:	3714      	adds	r7, #20
 80159e6:	46bd      	mov	sp, r7
 80159e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159ec:	4770      	bx	lr
 80159ee:	bf00      	nop
 80159f0:	2000dc34 	.word	0x2000dc34
 80159f4:	2000dc3c 	.word	0x2000dc3c

080159f8 <_ZdlPvj>:
 80159f8:	f000 b81a 	b.w	8015a30 <_ZdlPv>

080159fc <_Znwj>:
 80159fc:	2801      	cmp	r0, #1
 80159fe:	bf38      	it	cc
 8015a00:	2001      	movcc	r0, #1
 8015a02:	b510      	push	{r4, lr}
 8015a04:	4604      	mov	r4, r0
 8015a06:	4620      	mov	r0, r4
 8015a08:	f000 f842 	bl	8015a90 <malloc>
 8015a0c:	b100      	cbz	r0, 8015a10 <_Znwj+0x14>
 8015a0e:	bd10      	pop	{r4, pc}
 8015a10:	f000 f810 	bl	8015a34 <_ZSt15get_new_handlerv>
 8015a14:	b908      	cbnz	r0, 8015a1a <_Znwj+0x1e>
 8015a16:	f000 f815 	bl	8015a44 <abort>
 8015a1a:	4780      	blx	r0
 8015a1c:	e7f3      	b.n	8015a06 <_Znwj+0xa>

08015a1e <_ZSt17__throw_bad_allocv>:
 8015a1e:	b508      	push	{r3, lr}
 8015a20:	f000 f810 	bl	8015a44 <abort>

08015a24 <_ZSt28__throw_bad_array_new_lengthv>:
 8015a24:	b508      	push	{r3, lr}
 8015a26:	f000 f80d 	bl	8015a44 <abort>

08015a2a <_ZSt20__throw_length_errorPKc>:
 8015a2a:	b508      	push	{r3, lr}
 8015a2c:	f000 f80a 	bl	8015a44 <abort>

08015a30 <_ZdlPv>:
 8015a30:	f000 b836 	b.w	8015aa0 <free>

08015a34 <_ZSt15get_new_handlerv>:
 8015a34:	4b02      	ldr	r3, [pc, #8]	@ (8015a40 <_ZSt15get_new_handlerv+0xc>)
 8015a36:	6818      	ldr	r0, [r3, #0]
 8015a38:	f3bf 8f5b 	dmb	ish
 8015a3c:	4770      	bx	lr
 8015a3e:	bf00      	nop
 8015a40:	2000dc54 	.word	0x2000dc54

08015a44 <abort>:
 8015a44:	b508      	push	{r3, lr}
 8015a46:	2006      	movs	r0, #6
 8015a48:	f002 f836 	bl	8017ab8 <raise>
 8015a4c:	2001      	movs	r0, #1
 8015a4e:	f7f0 f98f 	bl	8005d70 <_exit>
	...

08015a54 <__assert_func>:
 8015a54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015a56:	4614      	mov	r4, r2
 8015a58:	461a      	mov	r2, r3
 8015a5a:	4b09      	ldr	r3, [pc, #36]	@ (8015a80 <__assert_func+0x2c>)
 8015a5c:	681b      	ldr	r3, [r3, #0]
 8015a5e:	4605      	mov	r5, r0
 8015a60:	68d8      	ldr	r0, [r3, #12]
 8015a62:	b14c      	cbz	r4, 8015a78 <__assert_func+0x24>
 8015a64:	4b07      	ldr	r3, [pc, #28]	@ (8015a84 <__assert_func+0x30>)
 8015a66:	9100      	str	r1, [sp, #0]
 8015a68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015a6c:	4906      	ldr	r1, [pc, #24]	@ (8015a88 <__assert_func+0x34>)
 8015a6e:	462b      	mov	r3, r5
 8015a70:	f001 fe58 	bl	8017724 <fiprintf>
 8015a74:	f7ff ffe6 	bl	8015a44 <abort>
 8015a78:	4b04      	ldr	r3, [pc, #16]	@ (8015a8c <__assert_func+0x38>)
 8015a7a:	461c      	mov	r4, r3
 8015a7c:	e7f3      	b.n	8015a66 <__assert_func+0x12>
 8015a7e:	bf00      	nop
 8015a80:	2000018c 	.word	0x2000018c
 8015a84:	08045f04 	.word	0x08045f04
 8015a88:	08045f11 	.word	0x08045f11
 8015a8c:	08045f3f 	.word	0x08045f3f

08015a90 <malloc>:
 8015a90:	4b02      	ldr	r3, [pc, #8]	@ (8015a9c <malloc+0xc>)
 8015a92:	4601      	mov	r1, r0
 8015a94:	6818      	ldr	r0, [r3, #0]
 8015a96:	f000 b82d 	b.w	8015af4 <_malloc_r>
 8015a9a:	bf00      	nop
 8015a9c:	2000018c 	.word	0x2000018c

08015aa0 <free>:
 8015aa0:	4b02      	ldr	r3, [pc, #8]	@ (8015aac <free+0xc>)
 8015aa2:	4601      	mov	r1, r0
 8015aa4:	6818      	ldr	r0, [r3, #0]
 8015aa6:	f002 bf23 	b.w	80188f0 <_free_r>
 8015aaa:	bf00      	nop
 8015aac:	2000018c 	.word	0x2000018c

08015ab0 <sbrk_aligned>:
 8015ab0:	b570      	push	{r4, r5, r6, lr}
 8015ab2:	4e0f      	ldr	r6, [pc, #60]	@ (8015af0 <sbrk_aligned+0x40>)
 8015ab4:	460c      	mov	r4, r1
 8015ab6:	6831      	ldr	r1, [r6, #0]
 8015ab8:	4605      	mov	r5, r0
 8015aba:	b911      	cbnz	r1, 8015ac2 <sbrk_aligned+0x12>
 8015abc:	f002 f850 	bl	8017b60 <_sbrk_r>
 8015ac0:	6030      	str	r0, [r6, #0]
 8015ac2:	4621      	mov	r1, r4
 8015ac4:	4628      	mov	r0, r5
 8015ac6:	f002 f84b 	bl	8017b60 <_sbrk_r>
 8015aca:	1c43      	adds	r3, r0, #1
 8015acc:	d103      	bne.n	8015ad6 <sbrk_aligned+0x26>
 8015ace:	f04f 34ff 	mov.w	r4, #4294967295
 8015ad2:	4620      	mov	r0, r4
 8015ad4:	bd70      	pop	{r4, r5, r6, pc}
 8015ad6:	1cc4      	adds	r4, r0, #3
 8015ad8:	f024 0403 	bic.w	r4, r4, #3
 8015adc:	42a0      	cmp	r0, r4
 8015ade:	d0f8      	beq.n	8015ad2 <sbrk_aligned+0x22>
 8015ae0:	1a21      	subs	r1, r4, r0
 8015ae2:	4628      	mov	r0, r5
 8015ae4:	f002 f83c 	bl	8017b60 <_sbrk_r>
 8015ae8:	3001      	adds	r0, #1
 8015aea:	d1f2      	bne.n	8015ad2 <sbrk_aligned+0x22>
 8015aec:	e7ef      	b.n	8015ace <sbrk_aligned+0x1e>
 8015aee:	bf00      	nop
 8015af0:	2000dc58 	.word	0x2000dc58

08015af4 <_malloc_r>:
 8015af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015af8:	1ccd      	adds	r5, r1, #3
 8015afa:	f025 0503 	bic.w	r5, r5, #3
 8015afe:	3508      	adds	r5, #8
 8015b00:	2d0c      	cmp	r5, #12
 8015b02:	bf38      	it	cc
 8015b04:	250c      	movcc	r5, #12
 8015b06:	2d00      	cmp	r5, #0
 8015b08:	4606      	mov	r6, r0
 8015b0a:	db01      	blt.n	8015b10 <_malloc_r+0x1c>
 8015b0c:	42a9      	cmp	r1, r5
 8015b0e:	d904      	bls.n	8015b1a <_malloc_r+0x26>
 8015b10:	230c      	movs	r3, #12
 8015b12:	6033      	str	r3, [r6, #0]
 8015b14:	2000      	movs	r0, #0
 8015b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015bf0 <_malloc_r+0xfc>
 8015b1e:	f000 f869 	bl	8015bf4 <__malloc_lock>
 8015b22:	f8d8 3000 	ldr.w	r3, [r8]
 8015b26:	461c      	mov	r4, r3
 8015b28:	bb44      	cbnz	r4, 8015b7c <_malloc_r+0x88>
 8015b2a:	4629      	mov	r1, r5
 8015b2c:	4630      	mov	r0, r6
 8015b2e:	f7ff ffbf 	bl	8015ab0 <sbrk_aligned>
 8015b32:	1c43      	adds	r3, r0, #1
 8015b34:	4604      	mov	r4, r0
 8015b36:	d158      	bne.n	8015bea <_malloc_r+0xf6>
 8015b38:	f8d8 4000 	ldr.w	r4, [r8]
 8015b3c:	4627      	mov	r7, r4
 8015b3e:	2f00      	cmp	r7, #0
 8015b40:	d143      	bne.n	8015bca <_malloc_r+0xd6>
 8015b42:	2c00      	cmp	r4, #0
 8015b44:	d04b      	beq.n	8015bde <_malloc_r+0xea>
 8015b46:	6823      	ldr	r3, [r4, #0]
 8015b48:	4639      	mov	r1, r7
 8015b4a:	4630      	mov	r0, r6
 8015b4c:	eb04 0903 	add.w	r9, r4, r3
 8015b50:	f002 f806 	bl	8017b60 <_sbrk_r>
 8015b54:	4581      	cmp	r9, r0
 8015b56:	d142      	bne.n	8015bde <_malloc_r+0xea>
 8015b58:	6821      	ldr	r1, [r4, #0]
 8015b5a:	1a6d      	subs	r5, r5, r1
 8015b5c:	4629      	mov	r1, r5
 8015b5e:	4630      	mov	r0, r6
 8015b60:	f7ff ffa6 	bl	8015ab0 <sbrk_aligned>
 8015b64:	3001      	adds	r0, #1
 8015b66:	d03a      	beq.n	8015bde <_malloc_r+0xea>
 8015b68:	6823      	ldr	r3, [r4, #0]
 8015b6a:	442b      	add	r3, r5
 8015b6c:	6023      	str	r3, [r4, #0]
 8015b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8015b72:	685a      	ldr	r2, [r3, #4]
 8015b74:	bb62      	cbnz	r2, 8015bd0 <_malloc_r+0xdc>
 8015b76:	f8c8 7000 	str.w	r7, [r8]
 8015b7a:	e00f      	b.n	8015b9c <_malloc_r+0xa8>
 8015b7c:	6822      	ldr	r2, [r4, #0]
 8015b7e:	1b52      	subs	r2, r2, r5
 8015b80:	d420      	bmi.n	8015bc4 <_malloc_r+0xd0>
 8015b82:	2a0b      	cmp	r2, #11
 8015b84:	d917      	bls.n	8015bb6 <_malloc_r+0xc2>
 8015b86:	1961      	adds	r1, r4, r5
 8015b88:	42a3      	cmp	r3, r4
 8015b8a:	6025      	str	r5, [r4, #0]
 8015b8c:	bf18      	it	ne
 8015b8e:	6059      	strne	r1, [r3, #4]
 8015b90:	6863      	ldr	r3, [r4, #4]
 8015b92:	bf08      	it	eq
 8015b94:	f8c8 1000 	streq.w	r1, [r8]
 8015b98:	5162      	str	r2, [r4, r5]
 8015b9a:	604b      	str	r3, [r1, #4]
 8015b9c:	4630      	mov	r0, r6
 8015b9e:	f000 f82f 	bl	8015c00 <__malloc_unlock>
 8015ba2:	f104 000b 	add.w	r0, r4, #11
 8015ba6:	1d23      	adds	r3, r4, #4
 8015ba8:	f020 0007 	bic.w	r0, r0, #7
 8015bac:	1ac2      	subs	r2, r0, r3
 8015bae:	bf1c      	itt	ne
 8015bb0:	1a1b      	subne	r3, r3, r0
 8015bb2:	50a3      	strne	r3, [r4, r2]
 8015bb4:	e7af      	b.n	8015b16 <_malloc_r+0x22>
 8015bb6:	6862      	ldr	r2, [r4, #4]
 8015bb8:	42a3      	cmp	r3, r4
 8015bba:	bf0c      	ite	eq
 8015bbc:	f8c8 2000 	streq.w	r2, [r8]
 8015bc0:	605a      	strne	r2, [r3, #4]
 8015bc2:	e7eb      	b.n	8015b9c <_malloc_r+0xa8>
 8015bc4:	4623      	mov	r3, r4
 8015bc6:	6864      	ldr	r4, [r4, #4]
 8015bc8:	e7ae      	b.n	8015b28 <_malloc_r+0x34>
 8015bca:	463c      	mov	r4, r7
 8015bcc:	687f      	ldr	r7, [r7, #4]
 8015bce:	e7b6      	b.n	8015b3e <_malloc_r+0x4a>
 8015bd0:	461a      	mov	r2, r3
 8015bd2:	685b      	ldr	r3, [r3, #4]
 8015bd4:	42a3      	cmp	r3, r4
 8015bd6:	d1fb      	bne.n	8015bd0 <_malloc_r+0xdc>
 8015bd8:	2300      	movs	r3, #0
 8015bda:	6053      	str	r3, [r2, #4]
 8015bdc:	e7de      	b.n	8015b9c <_malloc_r+0xa8>
 8015bde:	230c      	movs	r3, #12
 8015be0:	6033      	str	r3, [r6, #0]
 8015be2:	4630      	mov	r0, r6
 8015be4:	f000 f80c 	bl	8015c00 <__malloc_unlock>
 8015be8:	e794      	b.n	8015b14 <_malloc_r+0x20>
 8015bea:	6005      	str	r5, [r0, #0]
 8015bec:	e7d6      	b.n	8015b9c <_malloc_r+0xa8>
 8015bee:	bf00      	nop
 8015bf0:	2000dc5c 	.word	0x2000dc5c

08015bf4 <__malloc_lock>:
 8015bf4:	4801      	ldr	r0, [pc, #4]	@ (8015bfc <__malloc_lock+0x8>)
 8015bf6:	f002 b800 	b.w	8017bfa <__retarget_lock_acquire_recursive>
 8015bfa:	bf00      	nop
 8015bfc:	2000dda0 	.word	0x2000dda0

08015c00 <__malloc_unlock>:
 8015c00:	4801      	ldr	r0, [pc, #4]	@ (8015c08 <__malloc_unlock+0x8>)
 8015c02:	f001 bffb 	b.w	8017bfc <__retarget_lock_release_recursive>
 8015c06:	bf00      	nop
 8015c08:	2000dda0 	.word	0x2000dda0

08015c0c <sulp>:
 8015c0c:	b570      	push	{r4, r5, r6, lr}
 8015c0e:	4604      	mov	r4, r0
 8015c10:	460d      	mov	r5, r1
 8015c12:	ec45 4b10 	vmov	d0, r4, r5
 8015c16:	4616      	mov	r6, r2
 8015c18:	f003 fd6c 	bl	80196f4 <__ulp>
 8015c1c:	ec51 0b10 	vmov	r0, r1, d0
 8015c20:	b17e      	cbz	r6, 8015c42 <sulp+0x36>
 8015c22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015c26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	dd09      	ble.n	8015c42 <sulp+0x36>
 8015c2e:	051b      	lsls	r3, r3, #20
 8015c30:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8015c34:	2400      	movs	r4, #0
 8015c36:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8015c3a:	4622      	mov	r2, r4
 8015c3c:	462b      	mov	r3, r5
 8015c3e:	f7ea fcfb 	bl	8000638 <__aeabi_dmul>
 8015c42:	ec41 0b10 	vmov	d0, r0, r1
 8015c46:	bd70      	pop	{r4, r5, r6, pc}

08015c48 <_strtod_l>:
 8015c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c4c:	b09f      	sub	sp, #124	@ 0x7c
 8015c4e:	460c      	mov	r4, r1
 8015c50:	9217      	str	r2, [sp, #92]	@ 0x5c
 8015c52:	2200      	movs	r2, #0
 8015c54:	921a      	str	r2, [sp, #104]	@ 0x68
 8015c56:	9005      	str	r0, [sp, #20]
 8015c58:	f04f 0a00 	mov.w	sl, #0
 8015c5c:	f04f 0b00 	mov.w	fp, #0
 8015c60:	460a      	mov	r2, r1
 8015c62:	9219      	str	r2, [sp, #100]	@ 0x64
 8015c64:	7811      	ldrb	r1, [r2, #0]
 8015c66:	292b      	cmp	r1, #43	@ 0x2b
 8015c68:	d04a      	beq.n	8015d00 <_strtod_l+0xb8>
 8015c6a:	d838      	bhi.n	8015cde <_strtod_l+0x96>
 8015c6c:	290d      	cmp	r1, #13
 8015c6e:	d832      	bhi.n	8015cd6 <_strtod_l+0x8e>
 8015c70:	2908      	cmp	r1, #8
 8015c72:	d832      	bhi.n	8015cda <_strtod_l+0x92>
 8015c74:	2900      	cmp	r1, #0
 8015c76:	d03b      	beq.n	8015cf0 <_strtod_l+0xa8>
 8015c78:	2200      	movs	r2, #0
 8015c7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8015c7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8015c7e:	782a      	ldrb	r2, [r5, #0]
 8015c80:	2a30      	cmp	r2, #48	@ 0x30
 8015c82:	f040 80b2 	bne.w	8015dea <_strtod_l+0x1a2>
 8015c86:	786a      	ldrb	r2, [r5, #1]
 8015c88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015c8c:	2a58      	cmp	r2, #88	@ 0x58
 8015c8e:	d16e      	bne.n	8015d6e <_strtod_l+0x126>
 8015c90:	9302      	str	r3, [sp, #8]
 8015c92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c94:	9301      	str	r3, [sp, #4]
 8015c96:	ab1a      	add	r3, sp, #104	@ 0x68
 8015c98:	9300      	str	r3, [sp, #0]
 8015c9a:	4a8f      	ldr	r2, [pc, #572]	@ (8015ed8 <_strtod_l+0x290>)
 8015c9c:	9805      	ldr	r0, [sp, #20]
 8015c9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8015ca0:	a919      	add	r1, sp, #100	@ 0x64
 8015ca2:	f002 fed7 	bl	8018a54 <__gethex>
 8015ca6:	f010 060f 	ands.w	r6, r0, #15
 8015caa:	4604      	mov	r4, r0
 8015cac:	d005      	beq.n	8015cba <_strtod_l+0x72>
 8015cae:	2e06      	cmp	r6, #6
 8015cb0:	d128      	bne.n	8015d04 <_strtod_l+0xbc>
 8015cb2:	3501      	adds	r5, #1
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	9519      	str	r5, [sp, #100]	@ 0x64
 8015cb8:	930e      	str	r3, [sp, #56]	@ 0x38
 8015cba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	f040 858e 	bne.w	80167de <_strtod_l+0xb96>
 8015cc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015cc4:	b1cb      	cbz	r3, 8015cfa <_strtod_l+0xb2>
 8015cc6:	4652      	mov	r2, sl
 8015cc8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8015ccc:	ec43 2b10 	vmov	d0, r2, r3
 8015cd0:	b01f      	add	sp, #124	@ 0x7c
 8015cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cd6:	2920      	cmp	r1, #32
 8015cd8:	d1ce      	bne.n	8015c78 <_strtod_l+0x30>
 8015cda:	3201      	adds	r2, #1
 8015cdc:	e7c1      	b.n	8015c62 <_strtod_l+0x1a>
 8015cde:	292d      	cmp	r1, #45	@ 0x2d
 8015ce0:	d1ca      	bne.n	8015c78 <_strtod_l+0x30>
 8015ce2:	2101      	movs	r1, #1
 8015ce4:	910e      	str	r1, [sp, #56]	@ 0x38
 8015ce6:	1c51      	adds	r1, r2, #1
 8015ce8:	9119      	str	r1, [sp, #100]	@ 0x64
 8015cea:	7852      	ldrb	r2, [r2, #1]
 8015cec:	2a00      	cmp	r2, #0
 8015cee:	d1c5      	bne.n	8015c7c <_strtod_l+0x34>
 8015cf0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015cf2:	9419      	str	r4, [sp, #100]	@ 0x64
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	f040 8570 	bne.w	80167da <_strtod_l+0xb92>
 8015cfa:	4652      	mov	r2, sl
 8015cfc:	465b      	mov	r3, fp
 8015cfe:	e7e5      	b.n	8015ccc <_strtod_l+0x84>
 8015d00:	2100      	movs	r1, #0
 8015d02:	e7ef      	b.n	8015ce4 <_strtod_l+0x9c>
 8015d04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015d06:	b13a      	cbz	r2, 8015d18 <_strtod_l+0xd0>
 8015d08:	2135      	movs	r1, #53	@ 0x35
 8015d0a:	a81c      	add	r0, sp, #112	@ 0x70
 8015d0c:	f003 fdec 	bl	80198e8 <__copybits>
 8015d10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015d12:	9805      	ldr	r0, [sp, #20]
 8015d14:	f003 f9c2 	bl	801909c <_Bfree>
 8015d18:	3e01      	subs	r6, #1
 8015d1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8015d1c:	2e04      	cmp	r6, #4
 8015d1e:	d806      	bhi.n	8015d2e <_strtod_l+0xe6>
 8015d20:	e8df f006 	tbb	[pc, r6]
 8015d24:	201d0314 	.word	0x201d0314
 8015d28:	14          	.byte	0x14
 8015d29:	00          	.byte	0x00
 8015d2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8015d2e:	05e1      	lsls	r1, r4, #23
 8015d30:	bf48      	it	mi
 8015d32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015d36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015d3a:	0d1b      	lsrs	r3, r3, #20
 8015d3c:	051b      	lsls	r3, r3, #20
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d1bb      	bne.n	8015cba <_strtod_l+0x72>
 8015d42:	f001 ff2f 	bl	8017ba4 <__errno>
 8015d46:	2322      	movs	r3, #34	@ 0x22
 8015d48:	6003      	str	r3, [r0, #0]
 8015d4a:	e7b6      	b.n	8015cba <_strtod_l+0x72>
 8015d4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015d50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015d54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015d58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015d5c:	e7e7      	b.n	8015d2e <_strtod_l+0xe6>
 8015d5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8015ee0 <_strtod_l+0x298>
 8015d62:	e7e4      	b.n	8015d2e <_strtod_l+0xe6>
 8015d64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015d68:	f04f 3aff 	mov.w	sl, #4294967295
 8015d6c:	e7df      	b.n	8015d2e <_strtod_l+0xe6>
 8015d6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015d70:	1c5a      	adds	r2, r3, #1
 8015d72:	9219      	str	r2, [sp, #100]	@ 0x64
 8015d74:	785b      	ldrb	r3, [r3, #1]
 8015d76:	2b30      	cmp	r3, #48	@ 0x30
 8015d78:	d0f9      	beq.n	8015d6e <_strtod_l+0x126>
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d09d      	beq.n	8015cba <_strtod_l+0x72>
 8015d7e:	2301      	movs	r3, #1
 8015d80:	2700      	movs	r7, #0
 8015d82:	9308      	str	r3, [sp, #32]
 8015d84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015d86:	930c      	str	r3, [sp, #48]	@ 0x30
 8015d88:	970b      	str	r7, [sp, #44]	@ 0x2c
 8015d8a:	46b9      	mov	r9, r7
 8015d8c:	220a      	movs	r2, #10
 8015d8e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8015d90:	7805      	ldrb	r5, [r0, #0]
 8015d92:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8015d96:	b2d9      	uxtb	r1, r3
 8015d98:	2909      	cmp	r1, #9
 8015d9a:	d928      	bls.n	8015dee <_strtod_l+0x1a6>
 8015d9c:	494f      	ldr	r1, [pc, #316]	@ (8015edc <_strtod_l+0x294>)
 8015d9e:	2201      	movs	r2, #1
 8015da0:	f001 fe4f 	bl	8017a42 <strncmp>
 8015da4:	2800      	cmp	r0, #0
 8015da6:	d032      	beq.n	8015e0e <_strtod_l+0x1c6>
 8015da8:	2000      	movs	r0, #0
 8015daa:	462a      	mov	r2, r5
 8015dac:	900a      	str	r0, [sp, #40]	@ 0x28
 8015dae:	464d      	mov	r5, r9
 8015db0:	4603      	mov	r3, r0
 8015db2:	2a65      	cmp	r2, #101	@ 0x65
 8015db4:	d001      	beq.n	8015dba <_strtod_l+0x172>
 8015db6:	2a45      	cmp	r2, #69	@ 0x45
 8015db8:	d114      	bne.n	8015de4 <_strtod_l+0x19c>
 8015dba:	b91d      	cbnz	r5, 8015dc4 <_strtod_l+0x17c>
 8015dbc:	9a08      	ldr	r2, [sp, #32]
 8015dbe:	4302      	orrs	r2, r0
 8015dc0:	d096      	beq.n	8015cf0 <_strtod_l+0xa8>
 8015dc2:	2500      	movs	r5, #0
 8015dc4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8015dc6:	1c62      	adds	r2, r4, #1
 8015dc8:	9219      	str	r2, [sp, #100]	@ 0x64
 8015dca:	7862      	ldrb	r2, [r4, #1]
 8015dcc:	2a2b      	cmp	r2, #43	@ 0x2b
 8015dce:	d07a      	beq.n	8015ec6 <_strtod_l+0x27e>
 8015dd0:	2a2d      	cmp	r2, #45	@ 0x2d
 8015dd2:	d07e      	beq.n	8015ed2 <_strtod_l+0x28a>
 8015dd4:	f04f 0c00 	mov.w	ip, #0
 8015dd8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8015ddc:	2909      	cmp	r1, #9
 8015dde:	f240 8085 	bls.w	8015eec <_strtod_l+0x2a4>
 8015de2:	9419      	str	r4, [sp, #100]	@ 0x64
 8015de4:	f04f 0800 	mov.w	r8, #0
 8015de8:	e0a5      	b.n	8015f36 <_strtod_l+0x2ee>
 8015dea:	2300      	movs	r3, #0
 8015dec:	e7c8      	b.n	8015d80 <_strtod_l+0x138>
 8015dee:	f1b9 0f08 	cmp.w	r9, #8
 8015df2:	bfd8      	it	le
 8015df4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8015df6:	f100 0001 	add.w	r0, r0, #1
 8015dfa:	bfda      	itte	le
 8015dfc:	fb02 3301 	mlale	r3, r2, r1, r3
 8015e00:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8015e02:	fb02 3707 	mlagt	r7, r2, r7, r3
 8015e06:	f109 0901 	add.w	r9, r9, #1
 8015e0a:	9019      	str	r0, [sp, #100]	@ 0x64
 8015e0c:	e7bf      	b.n	8015d8e <_strtod_l+0x146>
 8015e0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015e10:	1c5a      	adds	r2, r3, #1
 8015e12:	9219      	str	r2, [sp, #100]	@ 0x64
 8015e14:	785a      	ldrb	r2, [r3, #1]
 8015e16:	f1b9 0f00 	cmp.w	r9, #0
 8015e1a:	d03b      	beq.n	8015e94 <_strtod_l+0x24c>
 8015e1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8015e1e:	464d      	mov	r5, r9
 8015e20:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8015e24:	2b09      	cmp	r3, #9
 8015e26:	d912      	bls.n	8015e4e <_strtod_l+0x206>
 8015e28:	2301      	movs	r3, #1
 8015e2a:	e7c2      	b.n	8015db2 <_strtod_l+0x16a>
 8015e2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015e2e:	1c5a      	adds	r2, r3, #1
 8015e30:	9219      	str	r2, [sp, #100]	@ 0x64
 8015e32:	785a      	ldrb	r2, [r3, #1]
 8015e34:	3001      	adds	r0, #1
 8015e36:	2a30      	cmp	r2, #48	@ 0x30
 8015e38:	d0f8      	beq.n	8015e2c <_strtod_l+0x1e4>
 8015e3a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015e3e:	2b08      	cmp	r3, #8
 8015e40:	f200 84d2 	bhi.w	80167e8 <_strtod_l+0xba0>
 8015e44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015e46:	900a      	str	r0, [sp, #40]	@ 0x28
 8015e48:	2000      	movs	r0, #0
 8015e4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8015e4c:	4605      	mov	r5, r0
 8015e4e:	3a30      	subs	r2, #48	@ 0x30
 8015e50:	f100 0301 	add.w	r3, r0, #1
 8015e54:	d018      	beq.n	8015e88 <_strtod_l+0x240>
 8015e56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015e58:	4419      	add	r1, r3
 8015e5a:	910a      	str	r1, [sp, #40]	@ 0x28
 8015e5c:	462e      	mov	r6, r5
 8015e5e:	f04f 0e0a 	mov.w	lr, #10
 8015e62:	1c71      	adds	r1, r6, #1
 8015e64:	eba1 0c05 	sub.w	ip, r1, r5
 8015e68:	4563      	cmp	r3, ip
 8015e6a:	dc15      	bgt.n	8015e98 <_strtod_l+0x250>
 8015e6c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8015e70:	182b      	adds	r3, r5, r0
 8015e72:	2b08      	cmp	r3, #8
 8015e74:	f105 0501 	add.w	r5, r5, #1
 8015e78:	4405      	add	r5, r0
 8015e7a:	dc1a      	bgt.n	8015eb2 <_strtod_l+0x26a>
 8015e7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015e7e:	230a      	movs	r3, #10
 8015e80:	fb03 2301 	mla	r3, r3, r1, r2
 8015e84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015e86:	2300      	movs	r3, #0
 8015e88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015e8a:	1c51      	adds	r1, r2, #1
 8015e8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8015e8e:	7852      	ldrb	r2, [r2, #1]
 8015e90:	4618      	mov	r0, r3
 8015e92:	e7c5      	b.n	8015e20 <_strtod_l+0x1d8>
 8015e94:	4648      	mov	r0, r9
 8015e96:	e7ce      	b.n	8015e36 <_strtod_l+0x1ee>
 8015e98:	2e08      	cmp	r6, #8
 8015e9a:	dc05      	bgt.n	8015ea8 <_strtod_l+0x260>
 8015e9c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8015e9e:	fb0e f606 	mul.w	r6, lr, r6
 8015ea2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8015ea4:	460e      	mov	r6, r1
 8015ea6:	e7dc      	b.n	8015e62 <_strtod_l+0x21a>
 8015ea8:	2910      	cmp	r1, #16
 8015eaa:	bfd8      	it	le
 8015eac:	fb0e f707 	mulle.w	r7, lr, r7
 8015eb0:	e7f8      	b.n	8015ea4 <_strtod_l+0x25c>
 8015eb2:	2b0f      	cmp	r3, #15
 8015eb4:	bfdc      	itt	le
 8015eb6:	230a      	movle	r3, #10
 8015eb8:	fb03 2707 	mlale	r7, r3, r7, r2
 8015ebc:	e7e3      	b.n	8015e86 <_strtod_l+0x23e>
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	930a      	str	r3, [sp, #40]	@ 0x28
 8015ec2:	2301      	movs	r3, #1
 8015ec4:	e77a      	b.n	8015dbc <_strtod_l+0x174>
 8015ec6:	f04f 0c00 	mov.w	ip, #0
 8015eca:	1ca2      	adds	r2, r4, #2
 8015ecc:	9219      	str	r2, [sp, #100]	@ 0x64
 8015ece:	78a2      	ldrb	r2, [r4, #2]
 8015ed0:	e782      	b.n	8015dd8 <_strtod_l+0x190>
 8015ed2:	f04f 0c01 	mov.w	ip, #1
 8015ed6:	e7f8      	b.n	8015eca <_strtod_l+0x282>
 8015ed8:	080460f0 	.word	0x080460f0
 8015edc:	08045f40 	.word	0x08045f40
 8015ee0:	7ff00000 	.word	0x7ff00000
 8015ee4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015ee6:	1c51      	adds	r1, r2, #1
 8015ee8:	9119      	str	r1, [sp, #100]	@ 0x64
 8015eea:	7852      	ldrb	r2, [r2, #1]
 8015eec:	2a30      	cmp	r2, #48	@ 0x30
 8015eee:	d0f9      	beq.n	8015ee4 <_strtod_l+0x29c>
 8015ef0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015ef4:	2908      	cmp	r1, #8
 8015ef6:	f63f af75 	bhi.w	8015de4 <_strtod_l+0x19c>
 8015efa:	3a30      	subs	r2, #48	@ 0x30
 8015efc:	9209      	str	r2, [sp, #36]	@ 0x24
 8015efe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015f00:	920f      	str	r2, [sp, #60]	@ 0x3c
 8015f02:	f04f 080a 	mov.w	r8, #10
 8015f06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015f08:	1c56      	adds	r6, r2, #1
 8015f0a:	9619      	str	r6, [sp, #100]	@ 0x64
 8015f0c:	7852      	ldrb	r2, [r2, #1]
 8015f0e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8015f12:	f1be 0f09 	cmp.w	lr, #9
 8015f16:	d939      	bls.n	8015f8c <_strtod_l+0x344>
 8015f18:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015f1a:	1a76      	subs	r6, r6, r1
 8015f1c:	2e08      	cmp	r6, #8
 8015f1e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8015f22:	dc03      	bgt.n	8015f2c <_strtod_l+0x2e4>
 8015f24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015f26:	4588      	cmp	r8, r1
 8015f28:	bfa8      	it	ge
 8015f2a:	4688      	movge	r8, r1
 8015f2c:	f1bc 0f00 	cmp.w	ip, #0
 8015f30:	d001      	beq.n	8015f36 <_strtod_l+0x2ee>
 8015f32:	f1c8 0800 	rsb	r8, r8, #0
 8015f36:	2d00      	cmp	r5, #0
 8015f38:	d14e      	bne.n	8015fd8 <_strtod_l+0x390>
 8015f3a:	9908      	ldr	r1, [sp, #32]
 8015f3c:	4308      	orrs	r0, r1
 8015f3e:	f47f aebc 	bne.w	8015cba <_strtod_l+0x72>
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	f47f aed4 	bne.w	8015cf0 <_strtod_l+0xa8>
 8015f48:	2a69      	cmp	r2, #105	@ 0x69
 8015f4a:	d028      	beq.n	8015f9e <_strtod_l+0x356>
 8015f4c:	dc25      	bgt.n	8015f9a <_strtod_l+0x352>
 8015f4e:	2a49      	cmp	r2, #73	@ 0x49
 8015f50:	d025      	beq.n	8015f9e <_strtod_l+0x356>
 8015f52:	2a4e      	cmp	r2, #78	@ 0x4e
 8015f54:	f47f aecc 	bne.w	8015cf0 <_strtod_l+0xa8>
 8015f58:	499a      	ldr	r1, [pc, #616]	@ (80161c4 <_strtod_l+0x57c>)
 8015f5a:	a819      	add	r0, sp, #100	@ 0x64
 8015f5c:	f002 ff9c 	bl	8018e98 <__match>
 8015f60:	2800      	cmp	r0, #0
 8015f62:	f43f aec5 	beq.w	8015cf0 <_strtod_l+0xa8>
 8015f66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015f68:	781b      	ldrb	r3, [r3, #0]
 8015f6a:	2b28      	cmp	r3, #40	@ 0x28
 8015f6c:	d12e      	bne.n	8015fcc <_strtod_l+0x384>
 8015f6e:	4996      	ldr	r1, [pc, #600]	@ (80161c8 <_strtod_l+0x580>)
 8015f70:	aa1c      	add	r2, sp, #112	@ 0x70
 8015f72:	a819      	add	r0, sp, #100	@ 0x64
 8015f74:	f002 ffa4 	bl	8018ec0 <__hexnan>
 8015f78:	2805      	cmp	r0, #5
 8015f7a:	d127      	bne.n	8015fcc <_strtod_l+0x384>
 8015f7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015f7e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8015f82:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8015f86:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8015f8a:	e696      	b.n	8015cba <_strtod_l+0x72>
 8015f8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015f8e:	fb08 2101 	mla	r1, r8, r1, r2
 8015f92:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8015f96:	9209      	str	r2, [sp, #36]	@ 0x24
 8015f98:	e7b5      	b.n	8015f06 <_strtod_l+0x2be>
 8015f9a:	2a6e      	cmp	r2, #110	@ 0x6e
 8015f9c:	e7da      	b.n	8015f54 <_strtod_l+0x30c>
 8015f9e:	498b      	ldr	r1, [pc, #556]	@ (80161cc <_strtod_l+0x584>)
 8015fa0:	a819      	add	r0, sp, #100	@ 0x64
 8015fa2:	f002 ff79 	bl	8018e98 <__match>
 8015fa6:	2800      	cmp	r0, #0
 8015fa8:	f43f aea2 	beq.w	8015cf0 <_strtod_l+0xa8>
 8015fac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015fae:	4988      	ldr	r1, [pc, #544]	@ (80161d0 <_strtod_l+0x588>)
 8015fb0:	3b01      	subs	r3, #1
 8015fb2:	a819      	add	r0, sp, #100	@ 0x64
 8015fb4:	9319      	str	r3, [sp, #100]	@ 0x64
 8015fb6:	f002 ff6f 	bl	8018e98 <__match>
 8015fba:	b910      	cbnz	r0, 8015fc2 <_strtod_l+0x37a>
 8015fbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015fbe:	3301      	adds	r3, #1
 8015fc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8015fc2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80161e0 <_strtod_l+0x598>
 8015fc6:	f04f 0a00 	mov.w	sl, #0
 8015fca:	e676      	b.n	8015cba <_strtod_l+0x72>
 8015fcc:	4881      	ldr	r0, [pc, #516]	@ (80161d4 <_strtod_l+0x58c>)
 8015fce:	f001 fe27 	bl	8017c20 <nan>
 8015fd2:	ec5b ab10 	vmov	sl, fp, d0
 8015fd6:	e670      	b.n	8015cba <_strtod_l+0x72>
 8015fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015fda:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8015fdc:	eba8 0303 	sub.w	r3, r8, r3
 8015fe0:	f1b9 0f00 	cmp.w	r9, #0
 8015fe4:	bf08      	it	eq
 8015fe6:	46a9      	moveq	r9, r5
 8015fe8:	2d10      	cmp	r5, #16
 8015fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fec:	462c      	mov	r4, r5
 8015fee:	bfa8      	it	ge
 8015ff0:	2410      	movge	r4, #16
 8015ff2:	f7ea faa7 	bl	8000544 <__aeabi_ui2d>
 8015ff6:	2d09      	cmp	r5, #9
 8015ff8:	4682      	mov	sl, r0
 8015ffa:	468b      	mov	fp, r1
 8015ffc:	dc13      	bgt.n	8016026 <_strtod_l+0x3de>
 8015ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016000:	2b00      	cmp	r3, #0
 8016002:	f43f ae5a 	beq.w	8015cba <_strtod_l+0x72>
 8016006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016008:	dd78      	ble.n	80160fc <_strtod_l+0x4b4>
 801600a:	2b16      	cmp	r3, #22
 801600c:	dc5f      	bgt.n	80160ce <_strtod_l+0x486>
 801600e:	4972      	ldr	r1, [pc, #456]	@ (80161d8 <_strtod_l+0x590>)
 8016010:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016014:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016018:	4652      	mov	r2, sl
 801601a:	465b      	mov	r3, fp
 801601c:	f7ea fb0c 	bl	8000638 <__aeabi_dmul>
 8016020:	4682      	mov	sl, r0
 8016022:	468b      	mov	fp, r1
 8016024:	e649      	b.n	8015cba <_strtod_l+0x72>
 8016026:	4b6c      	ldr	r3, [pc, #432]	@ (80161d8 <_strtod_l+0x590>)
 8016028:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801602c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8016030:	f7ea fb02 	bl	8000638 <__aeabi_dmul>
 8016034:	4682      	mov	sl, r0
 8016036:	4638      	mov	r0, r7
 8016038:	468b      	mov	fp, r1
 801603a:	f7ea fa83 	bl	8000544 <__aeabi_ui2d>
 801603e:	4602      	mov	r2, r0
 8016040:	460b      	mov	r3, r1
 8016042:	4650      	mov	r0, sl
 8016044:	4659      	mov	r1, fp
 8016046:	f7ea f941 	bl	80002cc <__adddf3>
 801604a:	2d0f      	cmp	r5, #15
 801604c:	4682      	mov	sl, r0
 801604e:	468b      	mov	fp, r1
 8016050:	ddd5      	ble.n	8015ffe <_strtod_l+0x3b6>
 8016052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016054:	1b2c      	subs	r4, r5, r4
 8016056:	441c      	add	r4, r3
 8016058:	2c00      	cmp	r4, #0
 801605a:	f340 8093 	ble.w	8016184 <_strtod_l+0x53c>
 801605e:	f014 030f 	ands.w	r3, r4, #15
 8016062:	d00a      	beq.n	801607a <_strtod_l+0x432>
 8016064:	495c      	ldr	r1, [pc, #368]	@ (80161d8 <_strtod_l+0x590>)
 8016066:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801606a:	4652      	mov	r2, sl
 801606c:	465b      	mov	r3, fp
 801606e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016072:	f7ea fae1 	bl	8000638 <__aeabi_dmul>
 8016076:	4682      	mov	sl, r0
 8016078:	468b      	mov	fp, r1
 801607a:	f034 040f 	bics.w	r4, r4, #15
 801607e:	d073      	beq.n	8016168 <_strtod_l+0x520>
 8016080:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8016084:	dd49      	ble.n	801611a <_strtod_l+0x4d2>
 8016086:	2400      	movs	r4, #0
 8016088:	46a0      	mov	r8, r4
 801608a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801608c:	46a1      	mov	r9, r4
 801608e:	9a05      	ldr	r2, [sp, #20]
 8016090:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80161e0 <_strtod_l+0x598>
 8016094:	2322      	movs	r3, #34	@ 0x22
 8016096:	6013      	str	r3, [r2, #0]
 8016098:	f04f 0a00 	mov.w	sl, #0
 801609c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801609e:	2b00      	cmp	r3, #0
 80160a0:	f43f ae0b 	beq.w	8015cba <_strtod_l+0x72>
 80160a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80160a6:	9805      	ldr	r0, [sp, #20]
 80160a8:	f002 fff8 	bl	801909c <_Bfree>
 80160ac:	9805      	ldr	r0, [sp, #20]
 80160ae:	4649      	mov	r1, r9
 80160b0:	f002 fff4 	bl	801909c <_Bfree>
 80160b4:	9805      	ldr	r0, [sp, #20]
 80160b6:	4641      	mov	r1, r8
 80160b8:	f002 fff0 	bl	801909c <_Bfree>
 80160bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80160be:	9805      	ldr	r0, [sp, #20]
 80160c0:	f002 ffec 	bl	801909c <_Bfree>
 80160c4:	9805      	ldr	r0, [sp, #20]
 80160c6:	4621      	mov	r1, r4
 80160c8:	f002 ffe8 	bl	801909c <_Bfree>
 80160cc:	e5f5      	b.n	8015cba <_strtod_l+0x72>
 80160ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80160d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80160d4:	4293      	cmp	r3, r2
 80160d6:	dbbc      	blt.n	8016052 <_strtod_l+0x40a>
 80160d8:	4c3f      	ldr	r4, [pc, #252]	@ (80161d8 <_strtod_l+0x590>)
 80160da:	f1c5 050f 	rsb	r5, r5, #15
 80160de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80160e2:	4652      	mov	r2, sl
 80160e4:	465b      	mov	r3, fp
 80160e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80160ea:	f7ea faa5 	bl	8000638 <__aeabi_dmul>
 80160ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160f0:	1b5d      	subs	r5, r3, r5
 80160f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80160f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80160fa:	e78f      	b.n	801601c <_strtod_l+0x3d4>
 80160fc:	3316      	adds	r3, #22
 80160fe:	dba8      	blt.n	8016052 <_strtod_l+0x40a>
 8016100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016102:	eba3 0808 	sub.w	r8, r3, r8
 8016106:	4b34      	ldr	r3, [pc, #208]	@ (80161d8 <_strtod_l+0x590>)
 8016108:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801610c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8016110:	4650      	mov	r0, sl
 8016112:	4659      	mov	r1, fp
 8016114:	f7ea fbba 	bl	800088c <__aeabi_ddiv>
 8016118:	e782      	b.n	8016020 <_strtod_l+0x3d8>
 801611a:	2300      	movs	r3, #0
 801611c:	4f2f      	ldr	r7, [pc, #188]	@ (80161dc <_strtod_l+0x594>)
 801611e:	1124      	asrs	r4, r4, #4
 8016120:	4650      	mov	r0, sl
 8016122:	4659      	mov	r1, fp
 8016124:	461e      	mov	r6, r3
 8016126:	2c01      	cmp	r4, #1
 8016128:	dc21      	bgt.n	801616e <_strtod_l+0x526>
 801612a:	b10b      	cbz	r3, 8016130 <_strtod_l+0x4e8>
 801612c:	4682      	mov	sl, r0
 801612e:	468b      	mov	fp, r1
 8016130:	492a      	ldr	r1, [pc, #168]	@ (80161dc <_strtod_l+0x594>)
 8016132:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8016136:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801613a:	4652      	mov	r2, sl
 801613c:	465b      	mov	r3, fp
 801613e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016142:	f7ea fa79 	bl	8000638 <__aeabi_dmul>
 8016146:	4b26      	ldr	r3, [pc, #152]	@ (80161e0 <_strtod_l+0x598>)
 8016148:	460a      	mov	r2, r1
 801614a:	400b      	ands	r3, r1
 801614c:	4925      	ldr	r1, [pc, #148]	@ (80161e4 <_strtod_l+0x59c>)
 801614e:	428b      	cmp	r3, r1
 8016150:	4682      	mov	sl, r0
 8016152:	d898      	bhi.n	8016086 <_strtod_l+0x43e>
 8016154:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016158:	428b      	cmp	r3, r1
 801615a:	bf86      	itte	hi
 801615c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80161e8 <_strtod_l+0x5a0>
 8016160:	f04f 3aff 	movhi.w	sl, #4294967295
 8016164:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016168:	2300      	movs	r3, #0
 801616a:	9308      	str	r3, [sp, #32]
 801616c:	e076      	b.n	801625c <_strtod_l+0x614>
 801616e:	07e2      	lsls	r2, r4, #31
 8016170:	d504      	bpl.n	801617c <_strtod_l+0x534>
 8016172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016176:	f7ea fa5f 	bl	8000638 <__aeabi_dmul>
 801617a:	2301      	movs	r3, #1
 801617c:	3601      	adds	r6, #1
 801617e:	1064      	asrs	r4, r4, #1
 8016180:	3708      	adds	r7, #8
 8016182:	e7d0      	b.n	8016126 <_strtod_l+0x4de>
 8016184:	d0f0      	beq.n	8016168 <_strtod_l+0x520>
 8016186:	4264      	negs	r4, r4
 8016188:	f014 020f 	ands.w	r2, r4, #15
 801618c:	d00a      	beq.n	80161a4 <_strtod_l+0x55c>
 801618e:	4b12      	ldr	r3, [pc, #72]	@ (80161d8 <_strtod_l+0x590>)
 8016190:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016194:	4650      	mov	r0, sl
 8016196:	4659      	mov	r1, fp
 8016198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801619c:	f7ea fb76 	bl	800088c <__aeabi_ddiv>
 80161a0:	4682      	mov	sl, r0
 80161a2:	468b      	mov	fp, r1
 80161a4:	1124      	asrs	r4, r4, #4
 80161a6:	d0df      	beq.n	8016168 <_strtod_l+0x520>
 80161a8:	2c1f      	cmp	r4, #31
 80161aa:	dd1f      	ble.n	80161ec <_strtod_l+0x5a4>
 80161ac:	2400      	movs	r4, #0
 80161ae:	46a0      	mov	r8, r4
 80161b0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80161b2:	46a1      	mov	r9, r4
 80161b4:	9a05      	ldr	r2, [sp, #20]
 80161b6:	2322      	movs	r3, #34	@ 0x22
 80161b8:	f04f 0a00 	mov.w	sl, #0
 80161bc:	f04f 0b00 	mov.w	fp, #0
 80161c0:	6013      	str	r3, [r2, #0]
 80161c2:	e76b      	b.n	801609c <_strtod_l+0x454>
 80161c4:	08045f4f 	.word	0x08045f4f
 80161c8:	080460dc 	.word	0x080460dc
 80161cc:	08045f47 	.word	0x08045f47
 80161d0:	08045f86 	.word	0x08045f86
 80161d4:	08045f3f 	.word	0x08045f3f
 80161d8:	08046268 	.word	0x08046268
 80161dc:	08046240 	.word	0x08046240
 80161e0:	7ff00000 	.word	0x7ff00000
 80161e4:	7ca00000 	.word	0x7ca00000
 80161e8:	7fefffff 	.word	0x7fefffff
 80161ec:	f014 0310 	ands.w	r3, r4, #16
 80161f0:	bf18      	it	ne
 80161f2:	236a      	movne	r3, #106	@ 0x6a
 80161f4:	4ea9      	ldr	r6, [pc, #676]	@ (801649c <_strtod_l+0x854>)
 80161f6:	9308      	str	r3, [sp, #32]
 80161f8:	4650      	mov	r0, sl
 80161fa:	4659      	mov	r1, fp
 80161fc:	2300      	movs	r3, #0
 80161fe:	07e7      	lsls	r7, r4, #31
 8016200:	d504      	bpl.n	801620c <_strtod_l+0x5c4>
 8016202:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016206:	f7ea fa17 	bl	8000638 <__aeabi_dmul>
 801620a:	2301      	movs	r3, #1
 801620c:	1064      	asrs	r4, r4, #1
 801620e:	f106 0608 	add.w	r6, r6, #8
 8016212:	d1f4      	bne.n	80161fe <_strtod_l+0x5b6>
 8016214:	b10b      	cbz	r3, 801621a <_strtod_l+0x5d2>
 8016216:	4682      	mov	sl, r0
 8016218:	468b      	mov	fp, r1
 801621a:	9b08      	ldr	r3, [sp, #32]
 801621c:	b1b3      	cbz	r3, 801624c <_strtod_l+0x604>
 801621e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8016222:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8016226:	2b00      	cmp	r3, #0
 8016228:	4659      	mov	r1, fp
 801622a:	dd0f      	ble.n	801624c <_strtod_l+0x604>
 801622c:	2b1f      	cmp	r3, #31
 801622e:	dd56      	ble.n	80162de <_strtod_l+0x696>
 8016230:	2b34      	cmp	r3, #52	@ 0x34
 8016232:	bfde      	ittt	le
 8016234:	f04f 33ff 	movle.w	r3, #4294967295
 8016238:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801623c:	4093      	lslle	r3, r2
 801623e:	f04f 0a00 	mov.w	sl, #0
 8016242:	bfcc      	ite	gt
 8016244:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016248:	ea03 0b01 	andle.w	fp, r3, r1
 801624c:	2200      	movs	r2, #0
 801624e:	2300      	movs	r3, #0
 8016250:	4650      	mov	r0, sl
 8016252:	4659      	mov	r1, fp
 8016254:	f7ea fc58 	bl	8000b08 <__aeabi_dcmpeq>
 8016258:	2800      	cmp	r0, #0
 801625a:	d1a7      	bne.n	80161ac <_strtod_l+0x564>
 801625c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801625e:	9300      	str	r3, [sp, #0]
 8016260:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016262:	9805      	ldr	r0, [sp, #20]
 8016264:	462b      	mov	r3, r5
 8016266:	464a      	mov	r2, r9
 8016268:	f002 ff80 	bl	801916c <__s2b>
 801626c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801626e:	2800      	cmp	r0, #0
 8016270:	f43f af09 	beq.w	8016086 <_strtod_l+0x43e>
 8016274:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016278:	2a00      	cmp	r2, #0
 801627a:	eba3 0308 	sub.w	r3, r3, r8
 801627e:	bfa8      	it	ge
 8016280:	2300      	movge	r3, #0
 8016282:	9312      	str	r3, [sp, #72]	@ 0x48
 8016284:	2400      	movs	r4, #0
 8016286:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801628a:	9316      	str	r3, [sp, #88]	@ 0x58
 801628c:	46a0      	mov	r8, r4
 801628e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016290:	9805      	ldr	r0, [sp, #20]
 8016292:	6859      	ldr	r1, [r3, #4]
 8016294:	f002 fec2 	bl	801901c <_Balloc>
 8016298:	4681      	mov	r9, r0
 801629a:	2800      	cmp	r0, #0
 801629c:	f43f aef7 	beq.w	801608e <_strtod_l+0x446>
 80162a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80162a2:	691a      	ldr	r2, [r3, #16]
 80162a4:	3202      	adds	r2, #2
 80162a6:	f103 010c 	add.w	r1, r3, #12
 80162aa:	0092      	lsls	r2, r2, #2
 80162ac:	300c      	adds	r0, #12
 80162ae:	f001 fca6 	bl	8017bfe <memcpy>
 80162b2:	ec4b ab10 	vmov	d0, sl, fp
 80162b6:	9805      	ldr	r0, [sp, #20]
 80162b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80162ba:	a91b      	add	r1, sp, #108	@ 0x6c
 80162bc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80162c0:	f003 fa88 	bl	80197d4 <__d2b>
 80162c4:	901a      	str	r0, [sp, #104]	@ 0x68
 80162c6:	2800      	cmp	r0, #0
 80162c8:	f43f aee1 	beq.w	801608e <_strtod_l+0x446>
 80162cc:	9805      	ldr	r0, [sp, #20]
 80162ce:	2101      	movs	r1, #1
 80162d0:	f002 ffe2 	bl	8019298 <__i2b>
 80162d4:	4680      	mov	r8, r0
 80162d6:	b948      	cbnz	r0, 80162ec <_strtod_l+0x6a4>
 80162d8:	f04f 0800 	mov.w	r8, #0
 80162dc:	e6d7      	b.n	801608e <_strtod_l+0x446>
 80162de:	f04f 32ff 	mov.w	r2, #4294967295
 80162e2:	fa02 f303 	lsl.w	r3, r2, r3
 80162e6:	ea03 0a0a 	and.w	sl, r3, sl
 80162ea:	e7af      	b.n	801624c <_strtod_l+0x604>
 80162ec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80162ee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80162f0:	2d00      	cmp	r5, #0
 80162f2:	bfab      	itete	ge
 80162f4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80162f6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80162f8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80162fa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80162fc:	bfac      	ite	ge
 80162fe:	18ef      	addge	r7, r5, r3
 8016300:	1b5e      	sublt	r6, r3, r5
 8016302:	9b08      	ldr	r3, [sp, #32]
 8016304:	1aed      	subs	r5, r5, r3
 8016306:	4415      	add	r5, r2
 8016308:	4b65      	ldr	r3, [pc, #404]	@ (80164a0 <_strtod_l+0x858>)
 801630a:	3d01      	subs	r5, #1
 801630c:	429d      	cmp	r5, r3
 801630e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8016312:	da50      	bge.n	80163b6 <_strtod_l+0x76e>
 8016314:	1b5b      	subs	r3, r3, r5
 8016316:	2b1f      	cmp	r3, #31
 8016318:	eba2 0203 	sub.w	r2, r2, r3
 801631c:	f04f 0101 	mov.w	r1, #1
 8016320:	dc3d      	bgt.n	801639e <_strtod_l+0x756>
 8016322:	fa01 f303 	lsl.w	r3, r1, r3
 8016326:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016328:	2300      	movs	r3, #0
 801632a:	9310      	str	r3, [sp, #64]	@ 0x40
 801632c:	18bd      	adds	r5, r7, r2
 801632e:	9b08      	ldr	r3, [sp, #32]
 8016330:	42af      	cmp	r7, r5
 8016332:	4416      	add	r6, r2
 8016334:	441e      	add	r6, r3
 8016336:	463b      	mov	r3, r7
 8016338:	bfa8      	it	ge
 801633a:	462b      	movge	r3, r5
 801633c:	42b3      	cmp	r3, r6
 801633e:	bfa8      	it	ge
 8016340:	4633      	movge	r3, r6
 8016342:	2b00      	cmp	r3, #0
 8016344:	bfc2      	ittt	gt
 8016346:	1aed      	subgt	r5, r5, r3
 8016348:	1af6      	subgt	r6, r6, r3
 801634a:	1aff      	subgt	r7, r7, r3
 801634c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801634e:	2b00      	cmp	r3, #0
 8016350:	dd16      	ble.n	8016380 <_strtod_l+0x738>
 8016352:	4641      	mov	r1, r8
 8016354:	9805      	ldr	r0, [sp, #20]
 8016356:	461a      	mov	r2, r3
 8016358:	f003 f856 	bl	8019408 <__pow5mult>
 801635c:	4680      	mov	r8, r0
 801635e:	2800      	cmp	r0, #0
 8016360:	d0ba      	beq.n	80162d8 <_strtod_l+0x690>
 8016362:	4601      	mov	r1, r0
 8016364:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016366:	9805      	ldr	r0, [sp, #20]
 8016368:	f002 ffac 	bl	80192c4 <__multiply>
 801636c:	900a      	str	r0, [sp, #40]	@ 0x28
 801636e:	2800      	cmp	r0, #0
 8016370:	f43f ae8d 	beq.w	801608e <_strtod_l+0x446>
 8016374:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016376:	9805      	ldr	r0, [sp, #20]
 8016378:	f002 fe90 	bl	801909c <_Bfree>
 801637c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801637e:	931a      	str	r3, [sp, #104]	@ 0x68
 8016380:	2d00      	cmp	r5, #0
 8016382:	dc1d      	bgt.n	80163c0 <_strtod_l+0x778>
 8016384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016386:	2b00      	cmp	r3, #0
 8016388:	dd23      	ble.n	80163d2 <_strtod_l+0x78a>
 801638a:	4649      	mov	r1, r9
 801638c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801638e:	9805      	ldr	r0, [sp, #20]
 8016390:	f003 f83a 	bl	8019408 <__pow5mult>
 8016394:	4681      	mov	r9, r0
 8016396:	b9e0      	cbnz	r0, 80163d2 <_strtod_l+0x78a>
 8016398:	f04f 0900 	mov.w	r9, #0
 801639c:	e677      	b.n	801608e <_strtod_l+0x446>
 801639e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80163a2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80163a6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80163aa:	35e2      	adds	r5, #226	@ 0xe2
 80163ac:	fa01 f305 	lsl.w	r3, r1, r5
 80163b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80163b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80163b4:	e7ba      	b.n	801632c <_strtod_l+0x6e4>
 80163b6:	2300      	movs	r3, #0
 80163b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80163ba:	2301      	movs	r3, #1
 80163bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80163be:	e7b5      	b.n	801632c <_strtod_l+0x6e4>
 80163c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80163c2:	9805      	ldr	r0, [sp, #20]
 80163c4:	462a      	mov	r2, r5
 80163c6:	f003 f879 	bl	80194bc <__lshift>
 80163ca:	901a      	str	r0, [sp, #104]	@ 0x68
 80163cc:	2800      	cmp	r0, #0
 80163ce:	d1d9      	bne.n	8016384 <_strtod_l+0x73c>
 80163d0:	e65d      	b.n	801608e <_strtod_l+0x446>
 80163d2:	2e00      	cmp	r6, #0
 80163d4:	dd07      	ble.n	80163e6 <_strtod_l+0x79e>
 80163d6:	4649      	mov	r1, r9
 80163d8:	9805      	ldr	r0, [sp, #20]
 80163da:	4632      	mov	r2, r6
 80163dc:	f003 f86e 	bl	80194bc <__lshift>
 80163e0:	4681      	mov	r9, r0
 80163e2:	2800      	cmp	r0, #0
 80163e4:	d0d8      	beq.n	8016398 <_strtod_l+0x750>
 80163e6:	2f00      	cmp	r7, #0
 80163e8:	dd08      	ble.n	80163fc <_strtod_l+0x7b4>
 80163ea:	4641      	mov	r1, r8
 80163ec:	9805      	ldr	r0, [sp, #20]
 80163ee:	463a      	mov	r2, r7
 80163f0:	f003 f864 	bl	80194bc <__lshift>
 80163f4:	4680      	mov	r8, r0
 80163f6:	2800      	cmp	r0, #0
 80163f8:	f43f ae49 	beq.w	801608e <_strtod_l+0x446>
 80163fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80163fe:	9805      	ldr	r0, [sp, #20]
 8016400:	464a      	mov	r2, r9
 8016402:	f003 f8e3 	bl	80195cc <__mdiff>
 8016406:	4604      	mov	r4, r0
 8016408:	2800      	cmp	r0, #0
 801640a:	f43f ae40 	beq.w	801608e <_strtod_l+0x446>
 801640e:	68c3      	ldr	r3, [r0, #12]
 8016410:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016412:	2300      	movs	r3, #0
 8016414:	60c3      	str	r3, [r0, #12]
 8016416:	4641      	mov	r1, r8
 8016418:	f003 f8bc 	bl	8019594 <__mcmp>
 801641c:	2800      	cmp	r0, #0
 801641e:	da45      	bge.n	80164ac <_strtod_l+0x864>
 8016420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016422:	ea53 030a 	orrs.w	r3, r3, sl
 8016426:	d16b      	bne.n	8016500 <_strtod_l+0x8b8>
 8016428:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801642c:	2b00      	cmp	r3, #0
 801642e:	d167      	bne.n	8016500 <_strtod_l+0x8b8>
 8016430:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016434:	0d1b      	lsrs	r3, r3, #20
 8016436:	051b      	lsls	r3, r3, #20
 8016438:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801643c:	d960      	bls.n	8016500 <_strtod_l+0x8b8>
 801643e:	6963      	ldr	r3, [r4, #20]
 8016440:	b913      	cbnz	r3, 8016448 <_strtod_l+0x800>
 8016442:	6923      	ldr	r3, [r4, #16]
 8016444:	2b01      	cmp	r3, #1
 8016446:	dd5b      	ble.n	8016500 <_strtod_l+0x8b8>
 8016448:	4621      	mov	r1, r4
 801644a:	2201      	movs	r2, #1
 801644c:	9805      	ldr	r0, [sp, #20]
 801644e:	f003 f835 	bl	80194bc <__lshift>
 8016452:	4641      	mov	r1, r8
 8016454:	4604      	mov	r4, r0
 8016456:	f003 f89d 	bl	8019594 <__mcmp>
 801645a:	2800      	cmp	r0, #0
 801645c:	dd50      	ble.n	8016500 <_strtod_l+0x8b8>
 801645e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016462:	9a08      	ldr	r2, [sp, #32]
 8016464:	0d1b      	lsrs	r3, r3, #20
 8016466:	051b      	lsls	r3, r3, #20
 8016468:	2a00      	cmp	r2, #0
 801646a:	d06a      	beq.n	8016542 <_strtod_l+0x8fa>
 801646c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016470:	d867      	bhi.n	8016542 <_strtod_l+0x8fa>
 8016472:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016476:	f67f ae9d 	bls.w	80161b4 <_strtod_l+0x56c>
 801647a:	4b0a      	ldr	r3, [pc, #40]	@ (80164a4 <_strtod_l+0x85c>)
 801647c:	4650      	mov	r0, sl
 801647e:	4659      	mov	r1, fp
 8016480:	2200      	movs	r2, #0
 8016482:	f7ea f8d9 	bl	8000638 <__aeabi_dmul>
 8016486:	4b08      	ldr	r3, [pc, #32]	@ (80164a8 <_strtod_l+0x860>)
 8016488:	400b      	ands	r3, r1
 801648a:	4682      	mov	sl, r0
 801648c:	468b      	mov	fp, r1
 801648e:	2b00      	cmp	r3, #0
 8016490:	f47f ae08 	bne.w	80160a4 <_strtod_l+0x45c>
 8016494:	9a05      	ldr	r2, [sp, #20]
 8016496:	2322      	movs	r3, #34	@ 0x22
 8016498:	6013      	str	r3, [r2, #0]
 801649a:	e603      	b.n	80160a4 <_strtod_l+0x45c>
 801649c:	08046108 	.word	0x08046108
 80164a0:	fffffc02 	.word	0xfffffc02
 80164a4:	39500000 	.word	0x39500000
 80164a8:	7ff00000 	.word	0x7ff00000
 80164ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80164b0:	d165      	bne.n	801657e <_strtod_l+0x936>
 80164b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80164b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80164b8:	b35a      	cbz	r2, 8016512 <_strtod_l+0x8ca>
 80164ba:	4a9f      	ldr	r2, [pc, #636]	@ (8016738 <_strtod_l+0xaf0>)
 80164bc:	4293      	cmp	r3, r2
 80164be:	d12b      	bne.n	8016518 <_strtod_l+0x8d0>
 80164c0:	9b08      	ldr	r3, [sp, #32]
 80164c2:	4651      	mov	r1, sl
 80164c4:	b303      	cbz	r3, 8016508 <_strtod_l+0x8c0>
 80164c6:	4b9d      	ldr	r3, [pc, #628]	@ (801673c <_strtod_l+0xaf4>)
 80164c8:	465a      	mov	r2, fp
 80164ca:	4013      	ands	r3, r2
 80164cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80164d0:	f04f 32ff 	mov.w	r2, #4294967295
 80164d4:	d81b      	bhi.n	801650e <_strtod_l+0x8c6>
 80164d6:	0d1b      	lsrs	r3, r3, #20
 80164d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80164dc:	fa02 f303 	lsl.w	r3, r2, r3
 80164e0:	4299      	cmp	r1, r3
 80164e2:	d119      	bne.n	8016518 <_strtod_l+0x8d0>
 80164e4:	4b96      	ldr	r3, [pc, #600]	@ (8016740 <_strtod_l+0xaf8>)
 80164e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80164e8:	429a      	cmp	r2, r3
 80164ea:	d102      	bne.n	80164f2 <_strtod_l+0x8aa>
 80164ec:	3101      	adds	r1, #1
 80164ee:	f43f adce 	beq.w	801608e <_strtod_l+0x446>
 80164f2:	4b92      	ldr	r3, [pc, #584]	@ (801673c <_strtod_l+0xaf4>)
 80164f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80164f6:	401a      	ands	r2, r3
 80164f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80164fc:	f04f 0a00 	mov.w	sl, #0
 8016500:	9b08      	ldr	r3, [sp, #32]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d1b9      	bne.n	801647a <_strtod_l+0x832>
 8016506:	e5cd      	b.n	80160a4 <_strtod_l+0x45c>
 8016508:	f04f 33ff 	mov.w	r3, #4294967295
 801650c:	e7e8      	b.n	80164e0 <_strtod_l+0x898>
 801650e:	4613      	mov	r3, r2
 8016510:	e7e6      	b.n	80164e0 <_strtod_l+0x898>
 8016512:	ea53 030a 	orrs.w	r3, r3, sl
 8016516:	d0a2      	beq.n	801645e <_strtod_l+0x816>
 8016518:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801651a:	b1db      	cbz	r3, 8016554 <_strtod_l+0x90c>
 801651c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801651e:	4213      	tst	r3, r2
 8016520:	d0ee      	beq.n	8016500 <_strtod_l+0x8b8>
 8016522:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016524:	9a08      	ldr	r2, [sp, #32]
 8016526:	4650      	mov	r0, sl
 8016528:	4659      	mov	r1, fp
 801652a:	b1bb      	cbz	r3, 801655c <_strtod_l+0x914>
 801652c:	f7ff fb6e 	bl	8015c0c <sulp>
 8016530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016534:	ec53 2b10 	vmov	r2, r3, d0
 8016538:	f7e9 fec8 	bl	80002cc <__adddf3>
 801653c:	4682      	mov	sl, r0
 801653e:	468b      	mov	fp, r1
 8016540:	e7de      	b.n	8016500 <_strtod_l+0x8b8>
 8016542:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016546:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801654a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801654e:	f04f 3aff 	mov.w	sl, #4294967295
 8016552:	e7d5      	b.n	8016500 <_strtod_l+0x8b8>
 8016554:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016556:	ea13 0f0a 	tst.w	r3, sl
 801655a:	e7e1      	b.n	8016520 <_strtod_l+0x8d8>
 801655c:	f7ff fb56 	bl	8015c0c <sulp>
 8016560:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016564:	ec53 2b10 	vmov	r2, r3, d0
 8016568:	f7e9 feae 	bl	80002c8 <__aeabi_dsub>
 801656c:	2200      	movs	r2, #0
 801656e:	2300      	movs	r3, #0
 8016570:	4682      	mov	sl, r0
 8016572:	468b      	mov	fp, r1
 8016574:	f7ea fac8 	bl	8000b08 <__aeabi_dcmpeq>
 8016578:	2800      	cmp	r0, #0
 801657a:	d0c1      	beq.n	8016500 <_strtod_l+0x8b8>
 801657c:	e61a      	b.n	80161b4 <_strtod_l+0x56c>
 801657e:	4641      	mov	r1, r8
 8016580:	4620      	mov	r0, r4
 8016582:	f003 f97f 	bl	8019884 <__ratio>
 8016586:	ec57 6b10 	vmov	r6, r7, d0
 801658a:	2200      	movs	r2, #0
 801658c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016590:	4630      	mov	r0, r6
 8016592:	4639      	mov	r1, r7
 8016594:	f7ea facc 	bl	8000b30 <__aeabi_dcmple>
 8016598:	2800      	cmp	r0, #0
 801659a:	d06f      	beq.n	801667c <_strtod_l+0xa34>
 801659c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d17a      	bne.n	8016698 <_strtod_l+0xa50>
 80165a2:	f1ba 0f00 	cmp.w	sl, #0
 80165a6:	d158      	bne.n	801665a <_strtod_l+0xa12>
 80165a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80165aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d15a      	bne.n	8016668 <_strtod_l+0xa20>
 80165b2:	4b64      	ldr	r3, [pc, #400]	@ (8016744 <_strtod_l+0xafc>)
 80165b4:	2200      	movs	r2, #0
 80165b6:	4630      	mov	r0, r6
 80165b8:	4639      	mov	r1, r7
 80165ba:	f7ea faaf 	bl	8000b1c <__aeabi_dcmplt>
 80165be:	2800      	cmp	r0, #0
 80165c0:	d159      	bne.n	8016676 <_strtod_l+0xa2e>
 80165c2:	4630      	mov	r0, r6
 80165c4:	4639      	mov	r1, r7
 80165c6:	4b60      	ldr	r3, [pc, #384]	@ (8016748 <_strtod_l+0xb00>)
 80165c8:	2200      	movs	r2, #0
 80165ca:	f7ea f835 	bl	8000638 <__aeabi_dmul>
 80165ce:	4606      	mov	r6, r0
 80165d0:	460f      	mov	r7, r1
 80165d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80165d6:	9606      	str	r6, [sp, #24]
 80165d8:	9307      	str	r3, [sp, #28]
 80165da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80165de:	4d57      	ldr	r5, [pc, #348]	@ (801673c <_strtod_l+0xaf4>)
 80165e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80165e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80165e6:	401d      	ands	r5, r3
 80165e8:	4b58      	ldr	r3, [pc, #352]	@ (801674c <_strtod_l+0xb04>)
 80165ea:	429d      	cmp	r5, r3
 80165ec:	f040 80b2 	bne.w	8016754 <_strtod_l+0xb0c>
 80165f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80165f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80165f6:	ec4b ab10 	vmov	d0, sl, fp
 80165fa:	f003 f87b 	bl	80196f4 <__ulp>
 80165fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016602:	ec51 0b10 	vmov	r0, r1, d0
 8016606:	f7ea f817 	bl	8000638 <__aeabi_dmul>
 801660a:	4652      	mov	r2, sl
 801660c:	465b      	mov	r3, fp
 801660e:	f7e9 fe5d 	bl	80002cc <__adddf3>
 8016612:	460b      	mov	r3, r1
 8016614:	4949      	ldr	r1, [pc, #292]	@ (801673c <_strtod_l+0xaf4>)
 8016616:	4a4e      	ldr	r2, [pc, #312]	@ (8016750 <_strtod_l+0xb08>)
 8016618:	4019      	ands	r1, r3
 801661a:	4291      	cmp	r1, r2
 801661c:	4682      	mov	sl, r0
 801661e:	d942      	bls.n	80166a6 <_strtod_l+0xa5e>
 8016620:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016622:	4b47      	ldr	r3, [pc, #284]	@ (8016740 <_strtod_l+0xaf8>)
 8016624:	429a      	cmp	r2, r3
 8016626:	d103      	bne.n	8016630 <_strtod_l+0x9e8>
 8016628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801662a:	3301      	adds	r3, #1
 801662c:	f43f ad2f 	beq.w	801608e <_strtod_l+0x446>
 8016630:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016740 <_strtod_l+0xaf8>
 8016634:	f04f 3aff 	mov.w	sl, #4294967295
 8016638:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801663a:	9805      	ldr	r0, [sp, #20]
 801663c:	f002 fd2e 	bl	801909c <_Bfree>
 8016640:	9805      	ldr	r0, [sp, #20]
 8016642:	4649      	mov	r1, r9
 8016644:	f002 fd2a 	bl	801909c <_Bfree>
 8016648:	9805      	ldr	r0, [sp, #20]
 801664a:	4641      	mov	r1, r8
 801664c:	f002 fd26 	bl	801909c <_Bfree>
 8016650:	9805      	ldr	r0, [sp, #20]
 8016652:	4621      	mov	r1, r4
 8016654:	f002 fd22 	bl	801909c <_Bfree>
 8016658:	e619      	b.n	801628e <_strtod_l+0x646>
 801665a:	f1ba 0f01 	cmp.w	sl, #1
 801665e:	d103      	bne.n	8016668 <_strtod_l+0xa20>
 8016660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016662:	2b00      	cmp	r3, #0
 8016664:	f43f ada6 	beq.w	80161b4 <_strtod_l+0x56c>
 8016668:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016718 <_strtod_l+0xad0>
 801666c:	4f35      	ldr	r7, [pc, #212]	@ (8016744 <_strtod_l+0xafc>)
 801666e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016672:	2600      	movs	r6, #0
 8016674:	e7b1      	b.n	80165da <_strtod_l+0x992>
 8016676:	4f34      	ldr	r7, [pc, #208]	@ (8016748 <_strtod_l+0xb00>)
 8016678:	2600      	movs	r6, #0
 801667a:	e7aa      	b.n	80165d2 <_strtod_l+0x98a>
 801667c:	4b32      	ldr	r3, [pc, #200]	@ (8016748 <_strtod_l+0xb00>)
 801667e:	4630      	mov	r0, r6
 8016680:	4639      	mov	r1, r7
 8016682:	2200      	movs	r2, #0
 8016684:	f7e9 ffd8 	bl	8000638 <__aeabi_dmul>
 8016688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801668a:	4606      	mov	r6, r0
 801668c:	460f      	mov	r7, r1
 801668e:	2b00      	cmp	r3, #0
 8016690:	d09f      	beq.n	80165d2 <_strtod_l+0x98a>
 8016692:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016696:	e7a0      	b.n	80165da <_strtod_l+0x992>
 8016698:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016720 <_strtod_l+0xad8>
 801669c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80166a0:	ec57 6b17 	vmov	r6, r7, d7
 80166a4:	e799      	b.n	80165da <_strtod_l+0x992>
 80166a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80166aa:	9b08      	ldr	r3, [sp, #32]
 80166ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d1c1      	bne.n	8016638 <_strtod_l+0x9f0>
 80166b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80166b8:	0d1b      	lsrs	r3, r3, #20
 80166ba:	051b      	lsls	r3, r3, #20
 80166bc:	429d      	cmp	r5, r3
 80166be:	d1bb      	bne.n	8016638 <_strtod_l+0x9f0>
 80166c0:	4630      	mov	r0, r6
 80166c2:	4639      	mov	r1, r7
 80166c4:	f7ea fb18 	bl	8000cf8 <__aeabi_d2lz>
 80166c8:	f7e9 ff88 	bl	80005dc <__aeabi_l2d>
 80166cc:	4602      	mov	r2, r0
 80166ce:	460b      	mov	r3, r1
 80166d0:	4630      	mov	r0, r6
 80166d2:	4639      	mov	r1, r7
 80166d4:	f7e9 fdf8 	bl	80002c8 <__aeabi_dsub>
 80166d8:	460b      	mov	r3, r1
 80166da:	4602      	mov	r2, r0
 80166dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80166e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80166e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80166e6:	ea46 060a 	orr.w	r6, r6, sl
 80166ea:	431e      	orrs	r6, r3
 80166ec:	d06f      	beq.n	80167ce <_strtod_l+0xb86>
 80166ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8016728 <_strtod_l+0xae0>)
 80166f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166f4:	f7ea fa12 	bl	8000b1c <__aeabi_dcmplt>
 80166f8:	2800      	cmp	r0, #0
 80166fa:	f47f acd3 	bne.w	80160a4 <_strtod_l+0x45c>
 80166fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8016730 <_strtod_l+0xae8>)
 8016700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016704:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016708:	f7ea fa26 	bl	8000b58 <__aeabi_dcmpgt>
 801670c:	2800      	cmp	r0, #0
 801670e:	d093      	beq.n	8016638 <_strtod_l+0x9f0>
 8016710:	e4c8      	b.n	80160a4 <_strtod_l+0x45c>
 8016712:	bf00      	nop
 8016714:	f3af 8000 	nop.w
 8016718:	00000000 	.word	0x00000000
 801671c:	bff00000 	.word	0xbff00000
 8016720:	00000000 	.word	0x00000000
 8016724:	3ff00000 	.word	0x3ff00000
 8016728:	94a03595 	.word	0x94a03595
 801672c:	3fdfffff 	.word	0x3fdfffff
 8016730:	35afe535 	.word	0x35afe535
 8016734:	3fe00000 	.word	0x3fe00000
 8016738:	000fffff 	.word	0x000fffff
 801673c:	7ff00000 	.word	0x7ff00000
 8016740:	7fefffff 	.word	0x7fefffff
 8016744:	3ff00000 	.word	0x3ff00000
 8016748:	3fe00000 	.word	0x3fe00000
 801674c:	7fe00000 	.word	0x7fe00000
 8016750:	7c9fffff 	.word	0x7c9fffff
 8016754:	9b08      	ldr	r3, [sp, #32]
 8016756:	b323      	cbz	r3, 80167a2 <_strtod_l+0xb5a>
 8016758:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801675c:	d821      	bhi.n	80167a2 <_strtod_l+0xb5a>
 801675e:	a328      	add	r3, pc, #160	@ (adr r3, 8016800 <_strtod_l+0xbb8>)
 8016760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016764:	4630      	mov	r0, r6
 8016766:	4639      	mov	r1, r7
 8016768:	f7ea f9e2 	bl	8000b30 <__aeabi_dcmple>
 801676c:	b1a0      	cbz	r0, 8016798 <_strtod_l+0xb50>
 801676e:	4639      	mov	r1, r7
 8016770:	4630      	mov	r0, r6
 8016772:	f7ea fa39 	bl	8000be8 <__aeabi_d2uiz>
 8016776:	2801      	cmp	r0, #1
 8016778:	bf38      	it	cc
 801677a:	2001      	movcc	r0, #1
 801677c:	f7e9 fee2 	bl	8000544 <__aeabi_ui2d>
 8016780:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016782:	4606      	mov	r6, r0
 8016784:	460f      	mov	r7, r1
 8016786:	b9fb      	cbnz	r3, 80167c8 <_strtod_l+0xb80>
 8016788:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801678c:	9014      	str	r0, [sp, #80]	@ 0x50
 801678e:	9315      	str	r3, [sp, #84]	@ 0x54
 8016790:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016794:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016798:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801679a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801679e:	1b5b      	subs	r3, r3, r5
 80167a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80167a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80167a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80167aa:	f002 ffa3 	bl	80196f4 <__ulp>
 80167ae:	4650      	mov	r0, sl
 80167b0:	ec53 2b10 	vmov	r2, r3, d0
 80167b4:	4659      	mov	r1, fp
 80167b6:	f7e9 ff3f 	bl	8000638 <__aeabi_dmul>
 80167ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80167be:	f7e9 fd85 	bl	80002cc <__adddf3>
 80167c2:	4682      	mov	sl, r0
 80167c4:	468b      	mov	fp, r1
 80167c6:	e770      	b.n	80166aa <_strtod_l+0xa62>
 80167c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80167cc:	e7e0      	b.n	8016790 <_strtod_l+0xb48>
 80167ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8016808 <_strtod_l+0xbc0>)
 80167d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167d4:	f7ea f9a2 	bl	8000b1c <__aeabi_dcmplt>
 80167d8:	e798      	b.n	801670c <_strtod_l+0xac4>
 80167da:	2300      	movs	r3, #0
 80167dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80167de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80167e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80167e2:	6013      	str	r3, [r2, #0]
 80167e4:	f7ff ba6d 	b.w	8015cc2 <_strtod_l+0x7a>
 80167e8:	2a65      	cmp	r2, #101	@ 0x65
 80167ea:	f43f ab68 	beq.w	8015ebe <_strtod_l+0x276>
 80167ee:	2a45      	cmp	r2, #69	@ 0x45
 80167f0:	f43f ab65 	beq.w	8015ebe <_strtod_l+0x276>
 80167f4:	2301      	movs	r3, #1
 80167f6:	f7ff bba0 	b.w	8015f3a <_strtod_l+0x2f2>
 80167fa:	bf00      	nop
 80167fc:	f3af 8000 	nop.w
 8016800:	ffc00000 	.word	0xffc00000
 8016804:	41dfffff 	.word	0x41dfffff
 8016808:	94a03595 	.word	0x94a03595
 801680c:	3fcfffff 	.word	0x3fcfffff

08016810 <_strtod_r>:
 8016810:	4b01      	ldr	r3, [pc, #4]	@ (8016818 <_strtod_r+0x8>)
 8016812:	f7ff ba19 	b.w	8015c48 <_strtod_l>
 8016816:	bf00      	nop
 8016818:	20000020 	.word	0x20000020

0801681c <_strtol_l.isra.0>:
 801681c:	2b24      	cmp	r3, #36	@ 0x24
 801681e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016822:	4686      	mov	lr, r0
 8016824:	4690      	mov	r8, r2
 8016826:	d801      	bhi.n	801682c <_strtol_l.isra.0+0x10>
 8016828:	2b01      	cmp	r3, #1
 801682a:	d106      	bne.n	801683a <_strtol_l.isra.0+0x1e>
 801682c:	f001 f9ba 	bl	8017ba4 <__errno>
 8016830:	2316      	movs	r3, #22
 8016832:	6003      	str	r3, [r0, #0]
 8016834:	2000      	movs	r0, #0
 8016836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801683a:	4834      	ldr	r0, [pc, #208]	@ (801690c <_strtol_l.isra.0+0xf0>)
 801683c:	460d      	mov	r5, r1
 801683e:	462a      	mov	r2, r5
 8016840:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016844:	5d06      	ldrb	r6, [r0, r4]
 8016846:	f016 0608 	ands.w	r6, r6, #8
 801684a:	d1f8      	bne.n	801683e <_strtol_l.isra.0+0x22>
 801684c:	2c2d      	cmp	r4, #45	@ 0x2d
 801684e:	d110      	bne.n	8016872 <_strtol_l.isra.0+0x56>
 8016850:	782c      	ldrb	r4, [r5, #0]
 8016852:	2601      	movs	r6, #1
 8016854:	1c95      	adds	r5, r2, #2
 8016856:	f033 0210 	bics.w	r2, r3, #16
 801685a:	d115      	bne.n	8016888 <_strtol_l.isra.0+0x6c>
 801685c:	2c30      	cmp	r4, #48	@ 0x30
 801685e:	d10d      	bne.n	801687c <_strtol_l.isra.0+0x60>
 8016860:	782a      	ldrb	r2, [r5, #0]
 8016862:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016866:	2a58      	cmp	r2, #88	@ 0x58
 8016868:	d108      	bne.n	801687c <_strtol_l.isra.0+0x60>
 801686a:	786c      	ldrb	r4, [r5, #1]
 801686c:	3502      	adds	r5, #2
 801686e:	2310      	movs	r3, #16
 8016870:	e00a      	b.n	8016888 <_strtol_l.isra.0+0x6c>
 8016872:	2c2b      	cmp	r4, #43	@ 0x2b
 8016874:	bf04      	itt	eq
 8016876:	782c      	ldrbeq	r4, [r5, #0]
 8016878:	1c95      	addeq	r5, r2, #2
 801687a:	e7ec      	b.n	8016856 <_strtol_l.isra.0+0x3a>
 801687c:	2b00      	cmp	r3, #0
 801687e:	d1f6      	bne.n	801686e <_strtol_l.isra.0+0x52>
 8016880:	2c30      	cmp	r4, #48	@ 0x30
 8016882:	bf14      	ite	ne
 8016884:	230a      	movne	r3, #10
 8016886:	2308      	moveq	r3, #8
 8016888:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801688c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016890:	2200      	movs	r2, #0
 8016892:	fbbc f9f3 	udiv	r9, ip, r3
 8016896:	4610      	mov	r0, r2
 8016898:	fb03 ca19 	mls	sl, r3, r9, ip
 801689c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80168a0:	2f09      	cmp	r7, #9
 80168a2:	d80f      	bhi.n	80168c4 <_strtol_l.isra.0+0xa8>
 80168a4:	463c      	mov	r4, r7
 80168a6:	42a3      	cmp	r3, r4
 80168a8:	dd1b      	ble.n	80168e2 <_strtol_l.isra.0+0xc6>
 80168aa:	1c57      	adds	r7, r2, #1
 80168ac:	d007      	beq.n	80168be <_strtol_l.isra.0+0xa2>
 80168ae:	4581      	cmp	r9, r0
 80168b0:	d314      	bcc.n	80168dc <_strtol_l.isra.0+0xc0>
 80168b2:	d101      	bne.n	80168b8 <_strtol_l.isra.0+0x9c>
 80168b4:	45a2      	cmp	sl, r4
 80168b6:	db11      	blt.n	80168dc <_strtol_l.isra.0+0xc0>
 80168b8:	fb00 4003 	mla	r0, r0, r3, r4
 80168bc:	2201      	movs	r2, #1
 80168be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80168c2:	e7eb      	b.n	801689c <_strtol_l.isra.0+0x80>
 80168c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80168c8:	2f19      	cmp	r7, #25
 80168ca:	d801      	bhi.n	80168d0 <_strtol_l.isra.0+0xb4>
 80168cc:	3c37      	subs	r4, #55	@ 0x37
 80168ce:	e7ea      	b.n	80168a6 <_strtol_l.isra.0+0x8a>
 80168d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80168d4:	2f19      	cmp	r7, #25
 80168d6:	d804      	bhi.n	80168e2 <_strtol_l.isra.0+0xc6>
 80168d8:	3c57      	subs	r4, #87	@ 0x57
 80168da:	e7e4      	b.n	80168a6 <_strtol_l.isra.0+0x8a>
 80168dc:	f04f 32ff 	mov.w	r2, #4294967295
 80168e0:	e7ed      	b.n	80168be <_strtol_l.isra.0+0xa2>
 80168e2:	1c53      	adds	r3, r2, #1
 80168e4:	d108      	bne.n	80168f8 <_strtol_l.isra.0+0xdc>
 80168e6:	2322      	movs	r3, #34	@ 0x22
 80168e8:	f8ce 3000 	str.w	r3, [lr]
 80168ec:	4660      	mov	r0, ip
 80168ee:	f1b8 0f00 	cmp.w	r8, #0
 80168f2:	d0a0      	beq.n	8016836 <_strtol_l.isra.0+0x1a>
 80168f4:	1e69      	subs	r1, r5, #1
 80168f6:	e006      	b.n	8016906 <_strtol_l.isra.0+0xea>
 80168f8:	b106      	cbz	r6, 80168fc <_strtol_l.isra.0+0xe0>
 80168fa:	4240      	negs	r0, r0
 80168fc:	f1b8 0f00 	cmp.w	r8, #0
 8016900:	d099      	beq.n	8016836 <_strtol_l.isra.0+0x1a>
 8016902:	2a00      	cmp	r2, #0
 8016904:	d1f6      	bne.n	80168f4 <_strtol_l.isra.0+0xd8>
 8016906:	f8c8 1000 	str.w	r1, [r8]
 801690a:	e794      	b.n	8016836 <_strtol_l.isra.0+0x1a>
 801690c:	08046131 	.word	0x08046131

08016910 <_strtol_r>:
 8016910:	f7ff bf84 	b.w	801681c <_strtol_l.isra.0>

08016914 <__cvt>:
 8016914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016918:	ec57 6b10 	vmov	r6, r7, d0
 801691c:	2f00      	cmp	r7, #0
 801691e:	460c      	mov	r4, r1
 8016920:	4619      	mov	r1, r3
 8016922:	463b      	mov	r3, r7
 8016924:	bfbb      	ittet	lt
 8016926:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801692a:	461f      	movlt	r7, r3
 801692c:	2300      	movge	r3, #0
 801692e:	232d      	movlt	r3, #45	@ 0x2d
 8016930:	700b      	strb	r3, [r1, #0]
 8016932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016934:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8016938:	4691      	mov	r9, r2
 801693a:	f023 0820 	bic.w	r8, r3, #32
 801693e:	bfbc      	itt	lt
 8016940:	4632      	movlt	r2, r6
 8016942:	4616      	movlt	r6, r2
 8016944:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016948:	d005      	beq.n	8016956 <__cvt+0x42>
 801694a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801694e:	d100      	bne.n	8016952 <__cvt+0x3e>
 8016950:	3401      	adds	r4, #1
 8016952:	2102      	movs	r1, #2
 8016954:	e000      	b.n	8016958 <__cvt+0x44>
 8016956:	2103      	movs	r1, #3
 8016958:	ab03      	add	r3, sp, #12
 801695a:	9301      	str	r3, [sp, #4]
 801695c:	ab02      	add	r3, sp, #8
 801695e:	9300      	str	r3, [sp, #0]
 8016960:	ec47 6b10 	vmov	d0, r6, r7
 8016964:	4653      	mov	r3, sl
 8016966:	4622      	mov	r2, r4
 8016968:	f001 f9f2 	bl	8017d50 <_dtoa_r>
 801696c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8016970:	4605      	mov	r5, r0
 8016972:	d119      	bne.n	80169a8 <__cvt+0x94>
 8016974:	f019 0f01 	tst.w	r9, #1
 8016978:	d00e      	beq.n	8016998 <__cvt+0x84>
 801697a:	eb00 0904 	add.w	r9, r0, r4
 801697e:	2200      	movs	r2, #0
 8016980:	2300      	movs	r3, #0
 8016982:	4630      	mov	r0, r6
 8016984:	4639      	mov	r1, r7
 8016986:	f7ea f8bf 	bl	8000b08 <__aeabi_dcmpeq>
 801698a:	b108      	cbz	r0, 8016990 <__cvt+0x7c>
 801698c:	f8cd 900c 	str.w	r9, [sp, #12]
 8016990:	2230      	movs	r2, #48	@ 0x30
 8016992:	9b03      	ldr	r3, [sp, #12]
 8016994:	454b      	cmp	r3, r9
 8016996:	d31e      	bcc.n	80169d6 <__cvt+0xc2>
 8016998:	9b03      	ldr	r3, [sp, #12]
 801699a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801699c:	1b5b      	subs	r3, r3, r5
 801699e:	4628      	mov	r0, r5
 80169a0:	6013      	str	r3, [r2, #0]
 80169a2:	b004      	add	sp, #16
 80169a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80169ac:	eb00 0904 	add.w	r9, r0, r4
 80169b0:	d1e5      	bne.n	801697e <__cvt+0x6a>
 80169b2:	7803      	ldrb	r3, [r0, #0]
 80169b4:	2b30      	cmp	r3, #48	@ 0x30
 80169b6:	d10a      	bne.n	80169ce <__cvt+0xba>
 80169b8:	2200      	movs	r2, #0
 80169ba:	2300      	movs	r3, #0
 80169bc:	4630      	mov	r0, r6
 80169be:	4639      	mov	r1, r7
 80169c0:	f7ea f8a2 	bl	8000b08 <__aeabi_dcmpeq>
 80169c4:	b918      	cbnz	r0, 80169ce <__cvt+0xba>
 80169c6:	f1c4 0401 	rsb	r4, r4, #1
 80169ca:	f8ca 4000 	str.w	r4, [sl]
 80169ce:	f8da 3000 	ldr.w	r3, [sl]
 80169d2:	4499      	add	r9, r3
 80169d4:	e7d3      	b.n	801697e <__cvt+0x6a>
 80169d6:	1c59      	adds	r1, r3, #1
 80169d8:	9103      	str	r1, [sp, #12]
 80169da:	701a      	strb	r2, [r3, #0]
 80169dc:	e7d9      	b.n	8016992 <__cvt+0x7e>

080169de <__exponent>:
 80169de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80169e0:	2900      	cmp	r1, #0
 80169e2:	bfba      	itte	lt
 80169e4:	4249      	neglt	r1, r1
 80169e6:	232d      	movlt	r3, #45	@ 0x2d
 80169e8:	232b      	movge	r3, #43	@ 0x2b
 80169ea:	2909      	cmp	r1, #9
 80169ec:	7002      	strb	r2, [r0, #0]
 80169ee:	7043      	strb	r3, [r0, #1]
 80169f0:	dd29      	ble.n	8016a46 <__exponent+0x68>
 80169f2:	f10d 0307 	add.w	r3, sp, #7
 80169f6:	461d      	mov	r5, r3
 80169f8:	270a      	movs	r7, #10
 80169fa:	461a      	mov	r2, r3
 80169fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8016a00:	fb07 1416 	mls	r4, r7, r6, r1
 8016a04:	3430      	adds	r4, #48	@ 0x30
 8016a06:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016a0a:	460c      	mov	r4, r1
 8016a0c:	2c63      	cmp	r4, #99	@ 0x63
 8016a0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8016a12:	4631      	mov	r1, r6
 8016a14:	dcf1      	bgt.n	80169fa <__exponent+0x1c>
 8016a16:	3130      	adds	r1, #48	@ 0x30
 8016a18:	1e94      	subs	r4, r2, #2
 8016a1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8016a1e:	1c41      	adds	r1, r0, #1
 8016a20:	4623      	mov	r3, r4
 8016a22:	42ab      	cmp	r3, r5
 8016a24:	d30a      	bcc.n	8016a3c <__exponent+0x5e>
 8016a26:	f10d 0309 	add.w	r3, sp, #9
 8016a2a:	1a9b      	subs	r3, r3, r2
 8016a2c:	42ac      	cmp	r4, r5
 8016a2e:	bf88      	it	hi
 8016a30:	2300      	movhi	r3, #0
 8016a32:	3302      	adds	r3, #2
 8016a34:	4403      	add	r3, r0
 8016a36:	1a18      	subs	r0, r3, r0
 8016a38:	b003      	add	sp, #12
 8016a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016a3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016a40:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016a44:	e7ed      	b.n	8016a22 <__exponent+0x44>
 8016a46:	2330      	movs	r3, #48	@ 0x30
 8016a48:	3130      	adds	r1, #48	@ 0x30
 8016a4a:	7083      	strb	r3, [r0, #2]
 8016a4c:	70c1      	strb	r1, [r0, #3]
 8016a4e:	1d03      	adds	r3, r0, #4
 8016a50:	e7f1      	b.n	8016a36 <__exponent+0x58>
	...

08016a54 <_printf_float>:
 8016a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a58:	b08d      	sub	sp, #52	@ 0x34
 8016a5a:	460c      	mov	r4, r1
 8016a5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016a60:	4616      	mov	r6, r2
 8016a62:	461f      	mov	r7, r3
 8016a64:	4605      	mov	r5, r0
 8016a66:	f001 f82f 	bl	8017ac8 <_localeconv_r>
 8016a6a:	6803      	ldr	r3, [r0, #0]
 8016a6c:	9304      	str	r3, [sp, #16]
 8016a6e:	4618      	mov	r0, r3
 8016a70:	f7e9 fc1e 	bl	80002b0 <strlen>
 8016a74:	2300      	movs	r3, #0
 8016a76:	930a      	str	r3, [sp, #40]	@ 0x28
 8016a78:	f8d8 3000 	ldr.w	r3, [r8]
 8016a7c:	9005      	str	r0, [sp, #20]
 8016a7e:	3307      	adds	r3, #7
 8016a80:	f023 0307 	bic.w	r3, r3, #7
 8016a84:	f103 0208 	add.w	r2, r3, #8
 8016a88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016a8c:	f8d4 b000 	ldr.w	fp, [r4]
 8016a90:	f8c8 2000 	str.w	r2, [r8]
 8016a94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016a98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8016a9c:	9307      	str	r3, [sp, #28]
 8016a9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8016aa2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016aa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016aaa:	4b9c      	ldr	r3, [pc, #624]	@ (8016d1c <_printf_float+0x2c8>)
 8016aac:	f04f 32ff 	mov.w	r2, #4294967295
 8016ab0:	f7ea f85c 	bl	8000b6c <__aeabi_dcmpun>
 8016ab4:	bb70      	cbnz	r0, 8016b14 <_printf_float+0xc0>
 8016ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016aba:	4b98      	ldr	r3, [pc, #608]	@ (8016d1c <_printf_float+0x2c8>)
 8016abc:	f04f 32ff 	mov.w	r2, #4294967295
 8016ac0:	f7ea f836 	bl	8000b30 <__aeabi_dcmple>
 8016ac4:	bb30      	cbnz	r0, 8016b14 <_printf_float+0xc0>
 8016ac6:	2200      	movs	r2, #0
 8016ac8:	2300      	movs	r3, #0
 8016aca:	4640      	mov	r0, r8
 8016acc:	4649      	mov	r1, r9
 8016ace:	f7ea f825 	bl	8000b1c <__aeabi_dcmplt>
 8016ad2:	b110      	cbz	r0, 8016ada <_printf_float+0x86>
 8016ad4:	232d      	movs	r3, #45	@ 0x2d
 8016ad6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016ada:	4a91      	ldr	r2, [pc, #580]	@ (8016d20 <_printf_float+0x2cc>)
 8016adc:	4b91      	ldr	r3, [pc, #580]	@ (8016d24 <_printf_float+0x2d0>)
 8016ade:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8016ae2:	bf8c      	ite	hi
 8016ae4:	4690      	movhi	r8, r2
 8016ae6:	4698      	movls	r8, r3
 8016ae8:	2303      	movs	r3, #3
 8016aea:	6123      	str	r3, [r4, #16]
 8016aec:	f02b 0304 	bic.w	r3, fp, #4
 8016af0:	6023      	str	r3, [r4, #0]
 8016af2:	f04f 0900 	mov.w	r9, #0
 8016af6:	9700      	str	r7, [sp, #0]
 8016af8:	4633      	mov	r3, r6
 8016afa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8016afc:	4621      	mov	r1, r4
 8016afe:	4628      	mov	r0, r5
 8016b00:	f000 f9d2 	bl	8016ea8 <_printf_common>
 8016b04:	3001      	adds	r0, #1
 8016b06:	f040 808d 	bne.w	8016c24 <_printf_float+0x1d0>
 8016b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8016b0e:	b00d      	add	sp, #52	@ 0x34
 8016b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b14:	4642      	mov	r2, r8
 8016b16:	464b      	mov	r3, r9
 8016b18:	4640      	mov	r0, r8
 8016b1a:	4649      	mov	r1, r9
 8016b1c:	f7ea f826 	bl	8000b6c <__aeabi_dcmpun>
 8016b20:	b140      	cbz	r0, 8016b34 <_printf_float+0xe0>
 8016b22:	464b      	mov	r3, r9
 8016b24:	2b00      	cmp	r3, #0
 8016b26:	bfbc      	itt	lt
 8016b28:	232d      	movlt	r3, #45	@ 0x2d
 8016b2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8016b2e:	4a7e      	ldr	r2, [pc, #504]	@ (8016d28 <_printf_float+0x2d4>)
 8016b30:	4b7e      	ldr	r3, [pc, #504]	@ (8016d2c <_printf_float+0x2d8>)
 8016b32:	e7d4      	b.n	8016ade <_printf_float+0x8a>
 8016b34:	6863      	ldr	r3, [r4, #4]
 8016b36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8016b3a:	9206      	str	r2, [sp, #24]
 8016b3c:	1c5a      	adds	r2, r3, #1
 8016b3e:	d13b      	bne.n	8016bb8 <_printf_float+0x164>
 8016b40:	2306      	movs	r3, #6
 8016b42:	6063      	str	r3, [r4, #4]
 8016b44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016b48:	2300      	movs	r3, #0
 8016b4a:	6022      	str	r2, [r4, #0]
 8016b4c:	9303      	str	r3, [sp, #12]
 8016b4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8016b50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016b54:	ab09      	add	r3, sp, #36	@ 0x24
 8016b56:	9300      	str	r3, [sp, #0]
 8016b58:	6861      	ldr	r1, [r4, #4]
 8016b5a:	ec49 8b10 	vmov	d0, r8, r9
 8016b5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8016b62:	4628      	mov	r0, r5
 8016b64:	f7ff fed6 	bl	8016914 <__cvt>
 8016b68:	9b06      	ldr	r3, [sp, #24]
 8016b6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016b6c:	2b47      	cmp	r3, #71	@ 0x47
 8016b6e:	4680      	mov	r8, r0
 8016b70:	d129      	bne.n	8016bc6 <_printf_float+0x172>
 8016b72:	1cc8      	adds	r0, r1, #3
 8016b74:	db02      	blt.n	8016b7c <_printf_float+0x128>
 8016b76:	6863      	ldr	r3, [r4, #4]
 8016b78:	4299      	cmp	r1, r3
 8016b7a:	dd41      	ble.n	8016c00 <_printf_float+0x1ac>
 8016b7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8016b80:	fa5f fa8a 	uxtb.w	sl, sl
 8016b84:	3901      	subs	r1, #1
 8016b86:	4652      	mov	r2, sl
 8016b88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8016b8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8016b8e:	f7ff ff26 	bl	80169de <__exponent>
 8016b92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016b94:	1813      	adds	r3, r2, r0
 8016b96:	2a01      	cmp	r2, #1
 8016b98:	4681      	mov	r9, r0
 8016b9a:	6123      	str	r3, [r4, #16]
 8016b9c:	dc02      	bgt.n	8016ba4 <_printf_float+0x150>
 8016b9e:	6822      	ldr	r2, [r4, #0]
 8016ba0:	07d2      	lsls	r2, r2, #31
 8016ba2:	d501      	bpl.n	8016ba8 <_printf_float+0x154>
 8016ba4:	3301      	adds	r3, #1
 8016ba6:	6123      	str	r3, [r4, #16]
 8016ba8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8016bac:	2b00      	cmp	r3, #0
 8016bae:	d0a2      	beq.n	8016af6 <_printf_float+0xa2>
 8016bb0:	232d      	movs	r3, #45	@ 0x2d
 8016bb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016bb6:	e79e      	b.n	8016af6 <_printf_float+0xa2>
 8016bb8:	9a06      	ldr	r2, [sp, #24]
 8016bba:	2a47      	cmp	r2, #71	@ 0x47
 8016bbc:	d1c2      	bne.n	8016b44 <_printf_float+0xf0>
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d1c0      	bne.n	8016b44 <_printf_float+0xf0>
 8016bc2:	2301      	movs	r3, #1
 8016bc4:	e7bd      	b.n	8016b42 <_printf_float+0xee>
 8016bc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016bca:	d9db      	bls.n	8016b84 <_printf_float+0x130>
 8016bcc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8016bd0:	d118      	bne.n	8016c04 <_printf_float+0x1b0>
 8016bd2:	2900      	cmp	r1, #0
 8016bd4:	6863      	ldr	r3, [r4, #4]
 8016bd6:	dd0b      	ble.n	8016bf0 <_printf_float+0x19c>
 8016bd8:	6121      	str	r1, [r4, #16]
 8016bda:	b913      	cbnz	r3, 8016be2 <_printf_float+0x18e>
 8016bdc:	6822      	ldr	r2, [r4, #0]
 8016bde:	07d0      	lsls	r0, r2, #31
 8016be0:	d502      	bpl.n	8016be8 <_printf_float+0x194>
 8016be2:	3301      	adds	r3, #1
 8016be4:	440b      	add	r3, r1
 8016be6:	6123      	str	r3, [r4, #16]
 8016be8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8016bea:	f04f 0900 	mov.w	r9, #0
 8016bee:	e7db      	b.n	8016ba8 <_printf_float+0x154>
 8016bf0:	b913      	cbnz	r3, 8016bf8 <_printf_float+0x1a4>
 8016bf2:	6822      	ldr	r2, [r4, #0]
 8016bf4:	07d2      	lsls	r2, r2, #31
 8016bf6:	d501      	bpl.n	8016bfc <_printf_float+0x1a8>
 8016bf8:	3302      	adds	r3, #2
 8016bfa:	e7f4      	b.n	8016be6 <_printf_float+0x192>
 8016bfc:	2301      	movs	r3, #1
 8016bfe:	e7f2      	b.n	8016be6 <_printf_float+0x192>
 8016c00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8016c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c06:	4299      	cmp	r1, r3
 8016c08:	db05      	blt.n	8016c16 <_printf_float+0x1c2>
 8016c0a:	6823      	ldr	r3, [r4, #0]
 8016c0c:	6121      	str	r1, [r4, #16]
 8016c0e:	07d8      	lsls	r0, r3, #31
 8016c10:	d5ea      	bpl.n	8016be8 <_printf_float+0x194>
 8016c12:	1c4b      	adds	r3, r1, #1
 8016c14:	e7e7      	b.n	8016be6 <_printf_float+0x192>
 8016c16:	2900      	cmp	r1, #0
 8016c18:	bfd4      	ite	le
 8016c1a:	f1c1 0202 	rsble	r2, r1, #2
 8016c1e:	2201      	movgt	r2, #1
 8016c20:	4413      	add	r3, r2
 8016c22:	e7e0      	b.n	8016be6 <_printf_float+0x192>
 8016c24:	6823      	ldr	r3, [r4, #0]
 8016c26:	055a      	lsls	r2, r3, #21
 8016c28:	d407      	bmi.n	8016c3a <_printf_float+0x1e6>
 8016c2a:	6923      	ldr	r3, [r4, #16]
 8016c2c:	4642      	mov	r2, r8
 8016c2e:	4631      	mov	r1, r6
 8016c30:	4628      	mov	r0, r5
 8016c32:	47b8      	blx	r7
 8016c34:	3001      	adds	r0, #1
 8016c36:	d12b      	bne.n	8016c90 <_printf_float+0x23c>
 8016c38:	e767      	b.n	8016b0a <_printf_float+0xb6>
 8016c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016c3e:	f240 80dd 	bls.w	8016dfc <_printf_float+0x3a8>
 8016c42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016c46:	2200      	movs	r2, #0
 8016c48:	2300      	movs	r3, #0
 8016c4a:	f7e9 ff5d 	bl	8000b08 <__aeabi_dcmpeq>
 8016c4e:	2800      	cmp	r0, #0
 8016c50:	d033      	beq.n	8016cba <_printf_float+0x266>
 8016c52:	4a37      	ldr	r2, [pc, #220]	@ (8016d30 <_printf_float+0x2dc>)
 8016c54:	2301      	movs	r3, #1
 8016c56:	4631      	mov	r1, r6
 8016c58:	4628      	mov	r0, r5
 8016c5a:	47b8      	blx	r7
 8016c5c:	3001      	adds	r0, #1
 8016c5e:	f43f af54 	beq.w	8016b0a <_printf_float+0xb6>
 8016c62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016c66:	4543      	cmp	r3, r8
 8016c68:	db02      	blt.n	8016c70 <_printf_float+0x21c>
 8016c6a:	6823      	ldr	r3, [r4, #0]
 8016c6c:	07d8      	lsls	r0, r3, #31
 8016c6e:	d50f      	bpl.n	8016c90 <_printf_float+0x23c>
 8016c70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016c74:	4631      	mov	r1, r6
 8016c76:	4628      	mov	r0, r5
 8016c78:	47b8      	blx	r7
 8016c7a:	3001      	adds	r0, #1
 8016c7c:	f43f af45 	beq.w	8016b0a <_printf_float+0xb6>
 8016c80:	f04f 0900 	mov.w	r9, #0
 8016c84:	f108 38ff 	add.w	r8, r8, #4294967295
 8016c88:	f104 0a1a 	add.w	sl, r4, #26
 8016c8c:	45c8      	cmp	r8, r9
 8016c8e:	dc09      	bgt.n	8016ca4 <_printf_float+0x250>
 8016c90:	6823      	ldr	r3, [r4, #0]
 8016c92:	079b      	lsls	r3, r3, #30
 8016c94:	f100 8103 	bmi.w	8016e9e <_printf_float+0x44a>
 8016c98:	68e0      	ldr	r0, [r4, #12]
 8016c9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016c9c:	4298      	cmp	r0, r3
 8016c9e:	bfb8      	it	lt
 8016ca0:	4618      	movlt	r0, r3
 8016ca2:	e734      	b.n	8016b0e <_printf_float+0xba>
 8016ca4:	2301      	movs	r3, #1
 8016ca6:	4652      	mov	r2, sl
 8016ca8:	4631      	mov	r1, r6
 8016caa:	4628      	mov	r0, r5
 8016cac:	47b8      	blx	r7
 8016cae:	3001      	adds	r0, #1
 8016cb0:	f43f af2b 	beq.w	8016b0a <_printf_float+0xb6>
 8016cb4:	f109 0901 	add.w	r9, r9, #1
 8016cb8:	e7e8      	b.n	8016c8c <_printf_float+0x238>
 8016cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	dc39      	bgt.n	8016d34 <_printf_float+0x2e0>
 8016cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8016d30 <_printf_float+0x2dc>)
 8016cc2:	2301      	movs	r3, #1
 8016cc4:	4631      	mov	r1, r6
 8016cc6:	4628      	mov	r0, r5
 8016cc8:	47b8      	blx	r7
 8016cca:	3001      	adds	r0, #1
 8016ccc:	f43f af1d 	beq.w	8016b0a <_printf_float+0xb6>
 8016cd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016cd4:	ea59 0303 	orrs.w	r3, r9, r3
 8016cd8:	d102      	bne.n	8016ce0 <_printf_float+0x28c>
 8016cda:	6823      	ldr	r3, [r4, #0]
 8016cdc:	07d9      	lsls	r1, r3, #31
 8016cde:	d5d7      	bpl.n	8016c90 <_printf_float+0x23c>
 8016ce0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016ce4:	4631      	mov	r1, r6
 8016ce6:	4628      	mov	r0, r5
 8016ce8:	47b8      	blx	r7
 8016cea:	3001      	adds	r0, #1
 8016cec:	f43f af0d 	beq.w	8016b0a <_printf_float+0xb6>
 8016cf0:	f04f 0a00 	mov.w	sl, #0
 8016cf4:	f104 0b1a 	add.w	fp, r4, #26
 8016cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016cfa:	425b      	negs	r3, r3
 8016cfc:	4553      	cmp	r3, sl
 8016cfe:	dc01      	bgt.n	8016d04 <_printf_float+0x2b0>
 8016d00:	464b      	mov	r3, r9
 8016d02:	e793      	b.n	8016c2c <_printf_float+0x1d8>
 8016d04:	2301      	movs	r3, #1
 8016d06:	465a      	mov	r2, fp
 8016d08:	4631      	mov	r1, r6
 8016d0a:	4628      	mov	r0, r5
 8016d0c:	47b8      	blx	r7
 8016d0e:	3001      	adds	r0, #1
 8016d10:	f43f aefb 	beq.w	8016b0a <_printf_float+0xb6>
 8016d14:	f10a 0a01 	add.w	sl, sl, #1
 8016d18:	e7ee      	b.n	8016cf8 <_printf_float+0x2a4>
 8016d1a:	bf00      	nop
 8016d1c:	7fefffff 	.word	0x7fefffff
 8016d20:	08045f46 	.word	0x08045f46
 8016d24:	08045f42 	.word	0x08045f42
 8016d28:	08045f4e 	.word	0x08045f4e
 8016d2c:	08045f4a 	.word	0x08045f4a
 8016d30:	08045f52 	.word	0x08045f52
 8016d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016d36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016d3a:	4553      	cmp	r3, sl
 8016d3c:	bfa8      	it	ge
 8016d3e:	4653      	movge	r3, sl
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	4699      	mov	r9, r3
 8016d44:	dc36      	bgt.n	8016db4 <_printf_float+0x360>
 8016d46:	f04f 0b00 	mov.w	fp, #0
 8016d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016d4e:	f104 021a 	add.w	r2, r4, #26
 8016d52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016d54:	9306      	str	r3, [sp, #24]
 8016d56:	eba3 0309 	sub.w	r3, r3, r9
 8016d5a:	455b      	cmp	r3, fp
 8016d5c:	dc31      	bgt.n	8016dc2 <_printf_float+0x36e>
 8016d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d60:	459a      	cmp	sl, r3
 8016d62:	dc3a      	bgt.n	8016dda <_printf_float+0x386>
 8016d64:	6823      	ldr	r3, [r4, #0]
 8016d66:	07da      	lsls	r2, r3, #31
 8016d68:	d437      	bmi.n	8016dda <_printf_float+0x386>
 8016d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d6c:	ebaa 0903 	sub.w	r9, sl, r3
 8016d70:	9b06      	ldr	r3, [sp, #24]
 8016d72:	ebaa 0303 	sub.w	r3, sl, r3
 8016d76:	4599      	cmp	r9, r3
 8016d78:	bfa8      	it	ge
 8016d7a:	4699      	movge	r9, r3
 8016d7c:	f1b9 0f00 	cmp.w	r9, #0
 8016d80:	dc33      	bgt.n	8016dea <_printf_float+0x396>
 8016d82:	f04f 0800 	mov.w	r8, #0
 8016d86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016d8a:	f104 0b1a 	add.w	fp, r4, #26
 8016d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d90:	ebaa 0303 	sub.w	r3, sl, r3
 8016d94:	eba3 0309 	sub.w	r3, r3, r9
 8016d98:	4543      	cmp	r3, r8
 8016d9a:	f77f af79 	ble.w	8016c90 <_printf_float+0x23c>
 8016d9e:	2301      	movs	r3, #1
 8016da0:	465a      	mov	r2, fp
 8016da2:	4631      	mov	r1, r6
 8016da4:	4628      	mov	r0, r5
 8016da6:	47b8      	blx	r7
 8016da8:	3001      	adds	r0, #1
 8016daa:	f43f aeae 	beq.w	8016b0a <_printf_float+0xb6>
 8016dae:	f108 0801 	add.w	r8, r8, #1
 8016db2:	e7ec      	b.n	8016d8e <_printf_float+0x33a>
 8016db4:	4642      	mov	r2, r8
 8016db6:	4631      	mov	r1, r6
 8016db8:	4628      	mov	r0, r5
 8016dba:	47b8      	blx	r7
 8016dbc:	3001      	adds	r0, #1
 8016dbe:	d1c2      	bne.n	8016d46 <_printf_float+0x2f2>
 8016dc0:	e6a3      	b.n	8016b0a <_printf_float+0xb6>
 8016dc2:	2301      	movs	r3, #1
 8016dc4:	4631      	mov	r1, r6
 8016dc6:	4628      	mov	r0, r5
 8016dc8:	9206      	str	r2, [sp, #24]
 8016dca:	47b8      	blx	r7
 8016dcc:	3001      	adds	r0, #1
 8016dce:	f43f ae9c 	beq.w	8016b0a <_printf_float+0xb6>
 8016dd2:	9a06      	ldr	r2, [sp, #24]
 8016dd4:	f10b 0b01 	add.w	fp, fp, #1
 8016dd8:	e7bb      	b.n	8016d52 <_printf_float+0x2fe>
 8016dda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016dde:	4631      	mov	r1, r6
 8016de0:	4628      	mov	r0, r5
 8016de2:	47b8      	blx	r7
 8016de4:	3001      	adds	r0, #1
 8016de6:	d1c0      	bne.n	8016d6a <_printf_float+0x316>
 8016de8:	e68f      	b.n	8016b0a <_printf_float+0xb6>
 8016dea:	9a06      	ldr	r2, [sp, #24]
 8016dec:	464b      	mov	r3, r9
 8016dee:	4442      	add	r2, r8
 8016df0:	4631      	mov	r1, r6
 8016df2:	4628      	mov	r0, r5
 8016df4:	47b8      	blx	r7
 8016df6:	3001      	adds	r0, #1
 8016df8:	d1c3      	bne.n	8016d82 <_printf_float+0x32e>
 8016dfa:	e686      	b.n	8016b0a <_printf_float+0xb6>
 8016dfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016e00:	f1ba 0f01 	cmp.w	sl, #1
 8016e04:	dc01      	bgt.n	8016e0a <_printf_float+0x3b6>
 8016e06:	07db      	lsls	r3, r3, #31
 8016e08:	d536      	bpl.n	8016e78 <_printf_float+0x424>
 8016e0a:	2301      	movs	r3, #1
 8016e0c:	4642      	mov	r2, r8
 8016e0e:	4631      	mov	r1, r6
 8016e10:	4628      	mov	r0, r5
 8016e12:	47b8      	blx	r7
 8016e14:	3001      	adds	r0, #1
 8016e16:	f43f ae78 	beq.w	8016b0a <_printf_float+0xb6>
 8016e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016e1e:	4631      	mov	r1, r6
 8016e20:	4628      	mov	r0, r5
 8016e22:	47b8      	blx	r7
 8016e24:	3001      	adds	r0, #1
 8016e26:	f43f ae70 	beq.w	8016b0a <_printf_float+0xb6>
 8016e2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016e2e:	2200      	movs	r2, #0
 8016e30:	2300      	movs	r3, #0
 8016e32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016e36:	f7e9 fe67 	bl	8000b08 <__aeabi_dcmpeq>
 8016e3a:	b9c0      	cbnz	r0, 8016e6e <_printf_float+0x41a>
 8016e3c:	4653      	mov	r3, sl
 8016e3e:	f108 0201 	add.w	r2, r8, #1
 8016e42:	4631      	mov	r1, r6
 8016e44:	4628      	mov	r0, r5
 8016e46:	47b8      	blx	r7
 8016e48:	3001      	adds	r0, #1
 8016e4a:	d10c      	bne.n	8016e66 <_printf_float+0x412>
 8016e4c:	e65d      	b.n	8016b0a <_printf_float+0xb6>
 8016e4e:	2301      	movs	r3, #1
 8016e50:	465a      	mov	r2, fp
 8016e52:	4631      	mov	r1, r6
 8016e54:	4628      	mov	r0, r5
 8016e56:	47b8      	blx	r7
 8016e58:	3001      	adds	r0, #1
 8016e5a:	f43f ae56 	beq.w	8016b0a <_printf_float+0xb6>
 8016e5e:	f108 0801 	add.w	r8, r8, #1
 8016e62:	45d0      	cmp	r8, sl
 8016e64:	dbf3      	blt.n	8016e4e <_printf_float+0x3fa>
 8016e66:	464b      	mov	r3, r9
 8016e68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016e6c:	e6df      	b.n	8016c2e <_printf_float+0x1da>
 8016e6e:	f04f 0800 	mov.w	r8, #0
 8016e72:	f104 0b1a 	add.w	fp, r4, #26
 8016e76:	e7f4      	b.n	8016e62 <_printf_float+0x40e>
 8016e78:	2301      	movs	r3, #1
 8016e7a:	4642      	mov	r2, r8
 8016e7c:	e7e1      	b.n	8016e42 <_printf_float+0x3ee>
 8016e7e:	2301      	movs	r3, #1
 8016e80:	464a      	mov	r2, r9
 8016e82:	4631      	mov	r1, r6
 8016e84:	4628      	mov	r0, r5
 8016e86:	47b8      	blx	r7
 8016e88:	3001      	adds	r0, #1
 8016e8a:	f43f ae3e 	beq.w	8016b0a <_printf_float+0xb6>
 8016e8e:	f108 0801 	add.w	r8, r8, #1
 8016e92:	68e3      	ldr	r3, [r4, #12]
 8016e94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016e96:	1a5b      	subs	r3, r3, r1
 8016e98:	4543      	cmp	r3, r8
 8016e9a:	dcf0      	bgt.n	8016e7e <_printf_float+0x42a>
 8016e9c:	e6fc      	b.n	8016c98 <_printf_float+0x244>
 8016e9e:	f04f 0800 	mov.w	r8, #0
 8016ea2:	f104 0919 	add.w	r9, r4, #25
 8016ea6:	e7f4      	b.n	8016e92 <_printf_float+0x43e>

08016ea8 <_printf_common>:
 8016ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016eac:	4616      	mov	r6, r2
 8016eae:	4698      	mov	r8, r3
 8016eb0:	688a      	ldr	r2, [r1, #8]
 8016eb2:	690b      	ldr	r3, [r1, #16]
 8016eb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016eb8:	4293      	cmp	r3, r2
 8016eba:	bfb8      	it	lt
 8016ebc:	4613      	movlt	r3, r2
 8016ebe:	6033      	str	r3, [r6, #0]
 8016ec0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016ec4:	4607      	mov	r7, r0
 8016ec6:	460c      	mov	r4, r1
 8016ec8:	b10a      	cbz	r2, 8016ece <_printf_common+0x26>
 8016eca:	3301      	adds	r3, #1
 8016ecc:	6033      	str	r3, [r6, #0]
 8016ece:	6823      	ldr	r3, [r4, #0]
 8016ed0:	0699      	lsls	r1, r3, #26
 8016ed2:	bf42      	ittt	mi
 8016ed4:	6833      	ldrmi	r3, [r6, #0]
 8016ed6:	3302      	addmi	r3, #2
 8016ed8:	6033      	strmi	r3, [r6, #0]
 8016eda:	6825      	ldr	r5, [r4, #0]
 8016edc:	f015 0506 	ands.w	r5, r5, #6
 8016ee0:	d106      	bne.n	8016ef0 <_printf_common+0x48>
 8016ee2:	f104 0a19 	add.w	sl, r4, #25
 8016ee6:	68e3      	ldr	r3, [r4, #12]
 8016ee8:	6832      	ldr	r2, [r6, #0]
 8016eea:	1a9b      	subs	r3, r3, r2
 8016eec:	42ab      	cmp	r3, r5
 8016eee:	dc26      	bgt.n	8016f3e <_printf_common+0x96>
 8016ef0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016ef4:	6822      	ldr	r2, [r4, #0]
 8016ef6:	3b00      	subs	r3, #0
 8016ef8:	bf18      	it	ne
 8016efa:	2301      	movne	r3, #1
 8016efc:	0692      	lsls	r2, r2, #26
 8016efe:	d42b      	bmi.n	8016f58 <_printf_common+0xb0>
 8016f00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016f04:	4641      	mov	r1, r8
 8016f06:	4638      	mov	r0, r7
 8016f08:	47c8      	blx	r9
 8016f0a:	3001      	adds	r0, #1
 8016f0c:	d01e      	beq.n	8016f4c <_printf_common+0xa4>
 8016f0e:	6823      	ldr	r3, [r4, #0]
 8016f10:	6922      	ldr	r2, [r4, #16]
 8016f12:	f003 0306 	and.w	r3, r3, #6
 8016f16:	2b04      	cmp	r3, #4
 8016f18:	bf02      	ittt	eq
 8016f1a:	68e5      	ldreq	r5, [r4, #12]
 8016f1c:	6833      	ldreq	r3, [r6, #0]
 8016f1e:	1aed      	subeq	r5, r5, r3
 8016f20:	68a3      	ldr	r3, [r4, #8]
 8016f22:	bf0c      	ite	eq
 8016f24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016f28:	2500      	movne	r5, #0
 8016f2a:	4293      	cmp	r3, r2
 8016f2c:	bfc4      	itt	gt
 8016f2e:	1a9b      	subgt	r3, r3, r2
 8016f30:	18ed      	addgt	r5, r5, r3
 8016f32:	2600      	movs	r6, #0
 8016f34:	341a      	adds	r4, #26
 8016f36:	42b5      	cmp	r5, r6
 8016f38:	d11a      	bne.n	8016f70 <_printf_common+0xc8>
 8016f3a:	2000      	movs	r0, #0
 8016f3c:	e008      	b.n	8016f50 <_printf_common+0xa8>
 8016f3e:	2301      	movs	r3, #1
 8016f40:	4652      	mov	r2, sl
 8016f42:	4641      	mov	r1, r8
 8016f44:	4638      	mov	r0, r7
 8016f46:	47c8      	blx	r9
 8016f48:	3001      	adds	r0, #1
 8016f4a:	d103      	bne.n	8016f54 <_printf_common+0xac>
 8016f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8016f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f54:	3501      	adds	r5, #1
 8016f56:	e7c6      	b.n	8016ee6 <_printf_common+0x3e>
 8016f58:	18e1      	adds	r1, r4, r3
 8016f5a:	1c5a      	adds	r2, r3, #1
 8016f5c:	2030      	movs	r0, #48	@ 0x30
 8016f5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016f62:	4422      	add	r2, r4
 8016f64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016f68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016f6c:	3302      	adds	r3, #2
 8016f6e:	e7c7      	b.n	8016f00 <_printf_common+0x58>
 8016f70:	2301      	movs	r3, #1
 8016f72:	4622      	mov	r2, r4
 8016f74:	4641      	mov	r1, r8
 8016f76:	4638      	mov	r0, r7
 8016f78:	47c8      	blx	r9
 8016f7a:	3001      	adds	r0, #1
 8016f7c:	d0e6      	beq.n	8016f4c <_printf_common+0xa4>
 8016f7e:	3601      	adds	r6, #1
 8016f80:	e7d9      	b.n	8016f36 <_printf_common+0x8e>
	...

08016f84 <_printf_i>:
 8016f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016f88:	7e0f      	ldrb	r7, [r1, #24]
 8016f8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016f8c:	2f78      	cmp	r7, #120	@ 0x78
 8016f8e:	4691      	mov	r9, r2
 8016f90:	4680      	mov	r8, r0
 8016f92:	460c      	mov	r4, r1
 8016f94:	469a      	mov	sl, r3
 8016f96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016f9a:	d807      	bhi.n	8016fac <_printf_i+0x28>
 8016f9c:	2f62      	cmp	r7, #98	@ 0x62
 8016f9e:	d80a      	bhi.n	8016fb6 <_printf_i+0x32>
 8016fa0:	2f00      	cmp	r7, #0
 8016fa2:	f000 80d1 	beq.w	8017148 <_printf_i+0x1c4>
 8016fa6:	2f58      	cmp	r7, #88	@ 0x58
 8016fa8:	f000 80b8 	beq.w	801711c <_printf_i+0x198>
 8016fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016fb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016fb4:	e03a      	b.n	801702c <_printf_i+0xa8>
 8016fb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016fba:	2b15      	cmp	r3, #21
 8016fbc:	d8f6      	bhi.n	8016fac <_printf_i+0x28>
 8016fbe:	a101      	add	r1, pc, #4	@ (adr r1, 8016fc4 <_printf_i+0x40>)
 8016fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016fc4:	0801701d 	.word	0x0801701d
 8016fc8:	08017031 	.word	0x08017031
 8016fcc:	08016fad 	.word	0x08016fad
 8016fd0:	08016fad 	.word	0x08016fad
 8016fd4:	08016fad 	.word	0x08016fad
 8016fd8:	08016fad 	.word	0x08016fad
 8016fdc:	08017031 	.word	0x08017031
 8016fe0:	08016fad 	.word	0x08016fad
 8016fe4:	08016fad 	.word	0x08016fad
 8016fe8:	08016fad 	.word	0x08016fad
 8016fec:	08016fad 	.word	0x08016fad
 8016ff0:	0801712f 	.word	0x0801712f
 8016ff4:	0801705b 	.word	0x0801705b
 8016ff8:	080170e9 	.word	0x080170e9
 8016ffc:	08016fad 	.word	0x08016fad
 8017000:	08016fad 	.word	0x08016fad
 8017004:	08017151 	.word	0x08017151
 8017008:	08016fad 	.word	0x08016fad
 801700c:	0801705b 	.word	0x0801705b
 8017010:	08016fad 	.word	0x08016fad
 8017014:	08016fad 	.word	0x08016fad
 8017018:	080170f1 	.word	0x080170f1
 801701c:	6833      	ldr	r3, [r6, #0]
 801701e:	1d1a      	adds	r2, r3, #4
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	6032      	str	r2, [r6, #0]
 8017024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801702c:	2301      	movs	r3, #1
 801702e:	e09c      	b.n	801716a <_printf_i+0x1e6>
 8017030:	6833      	ldr	r3, [r6, #0]
 8017032:	6820      	ldr	r0, [r4, #0]
 8017034:	1d19      	adds	r1, r3, #4
 8017036:	6031      	str	r1, [r6, #0]
 8017038:	0606      	lsls	r6, r0, #24
 801703a:	d501      	bpl.n	8017040 <_printf_i+0xbc>
 801703c:	681d      	ldr	r5, [r3, #0]
 801703e:	e003      	b.n	8017048 <_printf_i+0xc4>
 8017040:	0645      	lsls	r5, r0, #25
 8017042:	d5fb      	bpl.n	801703c <_printf_i+0xb8>
 8017044:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017048:	2d00      	cmp	r5, #0
 801704a:	da03      	bge.n	8017054 <_printf_i+0xd0>
 801704c:	232d      	movs	r3, #45	@ 0x2d
 801704e:	426d      	negs	r5, r5
 8017050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017054:	4858      	ldr	r0, [pc, #352]	@ (80171b8 <_printf_i+0x234>)
 8017056:	230a      	movs	r3, #10
 8017058:	e011      	b.n	801707e <_printf_i+0xfa>
 801705a:	6821      	ldr	r1, [r4, #0]
 801705c:	6833      	ldr	r3, [r6, #0]
 801705e:	0608      	lsls	r0, r1, #24
 8017060:	f853 5b04 	ldr.w	r5, [r3], #4
 8017064:	d402      	bmi.n	801706c <_printf_i+0xe8>
 8017066:	0649      	lsls	r1, r1, #25
 8017068:	bf48      	it	mi
 801706a:	b2ad      	uxthmi	r5, r5
 801706c:	2f6f      	cmp	r7, #111	@ 0x6f
 801706e:	4852      	ldr	r0, [pc, #328]	@ (80171b8 <_printf_i+0x234>)
 8017070:	6033      	str	r3, [r6, #0]
 8017072:	bf14      	ite	ne
 8017074:	230a      	movne	r3, #10
 8017076:	2308      	moveq	r3, #8
 8017078:	2100      	movs	r1, #0
 801707a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801707e:	6866      	ldr	r6, [r4, #4]
 8017080:	60a6      	str	r6, [r4, #8]
 8017082:	2e00      	cmp	r6, #0
 8017084:	db05      	blt.n	8017092 <_printf_i+0x10e>
 8017086:	6821      	ldr	r1, [r4, #0]
 8017088:	432e      	orrs	r6, r5
 801708a:	f021 0104 	bic.w	r1, r1, #4
 801708e:	6021      	str	r1, [r4, #0]
 8017090:	d04b      	beq.n	801712a <_printf_i+0x1a6>
 8017092:	4616      	mov	r6, r2
 8017094:	fbb5 f1f3 	udiv	r1, r5, r3
 8017098:	fb03 5711 	mls	r7, r3, r1, r5
 801709c:	5dc7      	ldrb	r7, [r0, r7]
 801709e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80170a2:	462f      	mov	r7, r5
 80170a4:	42bb      	cmp	r3, r7
 80170a6:	460d      	mov	r5, r1
 80170a8:	d9f4      	bls.n	8017094 <_printf_i+0x110>
 80170aa:	2b08      	cmp	r3, #8
 80170ac:	d10b      	bne.n	80170c6 <_printf_i+0x142>
 80170ae:	6823      	ldr	r3, [r4, #0]
 80170b0:	07df      	lsls	r7, r3, #31
 80170b2:	d508      	bpl.n	80170c6 <_printf_i+0x142>
 80170b4:	6923      	ldr	r3, [r4, #16]
 80170b6:	6861      	ldr	r1, [r4, #4]
 80170b8:	4299      	cmp	r1, r3
 80170ba:	bfde      	ittt	le
 80170bc:	2330      	movle	r3, #48	@ 0x30
 80170be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80170c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80170c6:	1b92      	subs	r2, r2, r6
 80170c8:	6122      	str	r2, [r4, #16]
 80170ca:	f8cd a000 	str.w	sl, [sp]
 80170ce:	464b      	mov	r3, r9
 80170d0:	aa03      	add	r2, sp, #12
 80170d2:	4621      	mov	r1, r4
 80170d4:	4640      	mov	r0, r8
 80170d6:	f7ff fee7 	bl	8016ea8 <_printf_common>
 80170da:	3001      	adds	r0, #1
 80170dc:	d14a      	bne.n	8017174 <_printf_i+0x1f0>
 80170de:	f04f 30ff 	mov.w	r0, #4294967295
 80170e2:	b004      	add	sp, #16
 80170e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80170e8:	6823      	ldr	r3, [r4, #0]
 80170ea:	f043 0320 	orr.w	r3, r3, #32
 80170ee:	6023      	str	r3, [r4, #0]
 80170f0:	4832      	ldr	r0, [pc, #200]	@ (80171bc <_printf_i+0x238>)
 80170f2:	2778      	movs	r7, #120	@ 0x78
 80170f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80170f8:	6823      	ldr	r3, [r4, #0]
 80170fa:	6831      	ldr	r1, [r6, #0]
 80170fc:	061f      	lsls	r7, r3, #24
 80170fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8017102:	d402      	bmi.n	801710a <_printf_i+0x186>
 8017104:	065f      	lsls	r7, r3, #25
 8017106:	bf48      	it	mi
 8017108:	b2ad      	uxthmi	r5, r5
 801710a:	6031      	str	r1, [r6, #0]
 801710c:	07d9      	lsls	r1, r3, #31
 801710e:	bf44      	itt	mi
 8017110:	f043 0320 	orrmi.w	r3, r3, #32
 8017114:	6023      	strmi	r3, [r4, #0]
 8017116:	b11d      	cbz	r5, 8017120 <_printf_i+0x19c>
 8017118:	2310      	movs	r3, #16
 801711a:	e7ad      	b.n	8017078 <_printf_i+0xf4>
 801711c:	4826      	ldr	r0, [pc, #152]	@ (80171b8 <_printf_i+0x234>)
 801711e:	e7e9      	b.n	80170f4 <_printf_i+0x170>
 8017120:	6823      	ldr	r3, [r4, #0]
 8017122:	f023 0320 	bic.w	r3, r3, #32
 8017126:	6023      	str	r3, [r4, #0]
 8017128:	e7f6      	b.n	8017118 <_printf_i+0x194>
 801712a:	4616      	mov	r6, r2
 801712c:	e7bd      	b.n	80170aa <_printf_i+0x126>
 801712e:	6833      	ldr	r3, [r6, #0]
 8017130:	6825      	ldr	r5, [r4, #0]
 8017132:	6961      	ldr	r1, [r4, #20]
 8017134:	1d18      	adds	r0, r3, #4
 8017136:	6030      	str	r0, [r6, #0]
 8017138:	062e      	lsls	r6, r5, #24
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	d501      	bpl.n	8017142 <_printf_i+0x1be>
 801713e:	6019      	str	r1, [r3, #0]
 8017140:	e002      	b.n	8017148 <_printf_i+0x1c4>
 8017142:	0668      	lsls	r0, r5, #25
 8017144:	d5fb      	bpl.n	801713e <_printf_i+0x1ba>
 8017146:	8019      	strh	r1, [r3, #0]
 8017148:	2300      	movs	r3, #0
 801714a:	6123      	str	r3, [r4, #16]
 801714c:	4616      	mov	r6, r2
 801714e:	e7bc      	b.n	80170ca <_printf_i+0x146>
 8017150:	6833      	ldr	r3, [r6, #0]
 8017152:	1d1a      	adds	r2, r3, #4
 8017154:	6032      	str	r2, [r6, #0]
 8017156:	681e      	ldr	r6, [r3, #0]
 8017158:	6862      	ldr	r2, [r4, #4]
 801715a:	2100      	movs	r1, #0
 801715c:	4630      	mov	r0, r6
 801715e:	f7e9 f857 	bl	8000210 <memchr>
 8017162:	b108      	cbz	r0, 8017168 <_printf_i+0x1e4>
 8017164:	1b80      	subs	r0, r0, r6
 8017166:	6060      	str	r0, [r4, #4]
 8017168:	6863      	ldr	r3, [r4, #4]
 801716a:	6123      	str	r3, [r4, #16]
 801716c:	2300      	movs	r3, #0
 801716e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017172:	e7aa      	b.n	80170ca <_printf_i+0x146>
 8017174:	6923      	ldr	r3, [r4, #16]
 8017176:	4632      	mov	r2, r6
 8017178:	4649      	mov	r1, r9
 801717a:	4640      	mov	r0, r8
 801717c:	47d0      	blx	sl
 801717e:	3001      	adds	r0, #1
 8017180:	d0ad      	beq.n	80170de <_printf_i+0x15a>
 8017182:	6823      	ldr	r3, [r4, #0]
 8017184:	079b      	lsls	r3, r3, #30
 8017186:	d413      	bmi.n	80171b0 <_printf_i+0x22c>
 8017188:	68e0      	ldr	r0, [r4, #12]
 801718a:	9b03      	ldr	r3, [sp, #12]
 801718c:	4298      	cmp	r0, r3
 801718e:	bfb8      	it	lt
 8017190:	4618      	movlt	r0, r3
 8017192:	e7a6      	b.n	80170e2 <_printf_i+0x15e>
 8017194:	2301      	movs	r3, #1
 8017196:	4632      	mov	r2, r6
 8017198:	4649      	mov	r1, r9
 801719a:	4640      	mov	r0, r8
 801719c:	47d0      	blx	sl
 801719e:	3001      	adds	r0, #1
 80171a0:	d09d      	beq.n	80170de <_printf_i+0x15a>
 80171a2:	3501      	adds	r5, #1
 80171a4:	68e3      	ldr	r3, [r4, #12]
 80171a6:	9903      	ldr	r1, [sp, #12]
 80171a8:	1a5b      	subs	r3, r3, r1
 80171aa:	42ab      	cmp	r3, r5
 80171ac:	dcf2      	bgt.n	8017194 <_printf_i+0x210>
 80171ae:	e7eb      	b.n	8017188 <_printf_i+0x204>
 80171b0:	2500      	movs	r5, #0
 80171b2:	f104 0619 	add.w	r6, r4, #25
 80171b6:	e7f5      	b.n	80171a4 <_printf_i+0x220>
 80171b8:	08045f54 	.word	0x08045f54
 80171bc:	08045f65 	.word	0x08045f65

080171c0 <_scanf_float>:
 80171c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171c4:	b087      	sub	sp, #28
 80171c6:	4691      	mov	r9, r2
 80171c8:	9303      	str	r3, [sp, #12]
 80171ca:	688b      	ldr	r3, [r1, #8]
 80171cc:	1e5a      	subs	r2, r3, #1
 80171ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80171d2:	bf81      	itttt	hi
 80171d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80171d8:	eb03 0b05 	addhi.w	fp, r3, r5
 80171dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80171e0:	608b      	strhi	r3, [r1, #8]
 80171e2:	680b      	ldr	r3, [r1, #0]
 80171e4:	460a      	mov	r2, r1
 80171e6:	f04f 0500 	mov.w	r5, #0
 80171ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80171ee:	f842 3b1c 	str.w	r3, [r2], #28
 80171f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80171f6:	4680      	mov	r8, r0
 80171f8:	460c      	mov	r4, r1
 80171fa:	bf98      	it	ls
 80171fc:	f04f 0b00 	movls.w	fp, #0
 8017200:	9201      	str	r2, [sp, #4]
 8017202:	4616      	mov	r6, r2
 8017204:	46aa      	mov	sl, r5
 8017206:	462f      	mov	r7, r5
 8017208:	9502      	str	r5, [sp, #8]
 801720a:	68a2      	ldr	r2, [r4, #8]
 801720c:	b15a      	cbz	r2, 8017226 <_scanf_float+0x66>
 801720e:	f8d9 3000 	ldr.w	r3, [r9]
 8017212:	781b      	ldrb	r3, [r3, #0]
 8017214:	2b4e      	cmp	r3, #78	@ 0x4e
 8017216:	d863      	bhi.n	80172e0 <_scanf_float+0x120>
 8017218:	2b40      	cmp	r3, #64	@ 0x40
 801721a:	d83b      	bhi.n	8017294 <_scanf_float+0xd4>
 801721c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8017220:	b2c8      	uxtb	r0, r1
 8017222:	280e      	cmp	r0, #14
 8017224:	d939      	bls.n	801729a <_scanf_float+0xda>
 8017226:	b11f      	cbz	r7, 8017230 <_scanf_float+0x70>
 8017228:	6823      	ldr	r3, [r4, #0]
 801722a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801722e:	6023      	str	r3, [r4, #0]
 8017230:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017234:	f1ba 0f01 	cmp.w	sl, #1
 8017238:	f200 8114 	bhi.w	8017464 <_scanf_float+0x2a4>
 801723c:	9b01      	ldr	r3, [sp, #4]
 801723e:	429e      	cmp	r6, r3
 8017240:	f200 8105 	bhi.w	801744e <_scanf_float+0x28e>
 8017244:	2001      	movs	r0, #1
 8017246:	b007      	add	sp, #28
 8017248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801724c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8017250:	2a0d      	cmp	r2, #13
 8017252:	d8e8      	bhi.n	8017226 <_scanf_float+0x66>
 8017254:	a101      	add	r1, pc, #4	@ (adr r1, 801725c <_scanf_float+0x9c>)
 8017256:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801725a:	bf00      	nop
 801725c:	080173a5 	.word	0x080173a5
 8017260:	08017227 	.word	0x08017227
 8017264:	08017227 	.word	0x08017227
 8017268:	08017227 	.word	0x08017227
 801726c:	08017401 	.word	0x08017401
 8017270:	080173db 	.word	0x080173db
 8017274:	08017227 	.word	0x08017227
 8017278:	08017227 	.word	0x08017227
 801727c:	080173b3 	.word	0x080173b3
 8017280:	08017227 	.word	0x08017227
 8017284:	08017227 	.word	0x08017227
 8017288:	08017227 	.word	0x08017227
 801728c:	08017227 	.word	0x08017227
 8017290:	0801736f 	.word	0x0801736f
 8017294:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8017298:	e7da      	b.n	8017250 <_scanf_float+0x90>
 801729a:	290e      	cmp	r1, #14
 801729c:	d8c3      	bhi.n	8017226 <_scanf_float+0x66>
 801729e:	a001      	add	r0, pc, #4	@ (adr r0, 80172a4 <_scanf_float+0xe4>)
 80172a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80172a4:	0801735f 	.word	0x0801735f
 80172a8:	08017227 	.word	0x08017227
 80172ac:	0801735f 	.word	0x0801735f
 80172b0:	080173ef 	.word	0x080173ef
 80172b4:	08017227 	.word	0x08017227
 80172b8:	08017301 	.word	0x08017301
 80172bc:	08017345 	.word	0x08017345
 80172c0:	08017345 	.word	0x08017345
 80172c4:	08017345 	.word	0x08017345
 80172c8:	08017345 	.word	0x08017345
 80172cc:	08017345 	.word	0x08017345
 80172d0:	08017345 	.word	0x08017345
 80172d4:	08017345 	.word	0x08017345
 80172d8:	08017345 	.word	0x08017345
 80172dc:	08017345 	.word	0x08017345
 80172e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80172e2:	d809      	bhi.n	80172f8 <_scanf_float+0x138>
 80172e4:	2b60      	cmp	r3, #96	@ 0x60
 80172e6:	d8b1      	bhi.n	801724c <_scanf_float+0x8c>
 80172e8:	2b54      	cmp	r3, #84	@ 0x54
 80172ea:	d07b      	beq.n	80173e4 <_scanf_float+0x224>
 80172ec:	2b59      	cmp	r3, #89	@ 0x59
 80172ee:	d19a      	bne.n	8017226 <_scanf_float+0x66>
 80172f0:	2d07      	cmp	r5, #7
 80172f2:	d198      	bne.n	8017226 <_scanf_float+0x66>
 80172f4:	2508      	movs	r5, #8
 80172f6:	e02f      	b.n	8017358 <_scanf_float+0x198>
 80172f8:	2b74      	cmp	r3, #116	@ 0x74
 80172fa:	d073      	beq.n	80173e4 <_scanf_float+0x224>
 80172fc:	2b79      	cmp	r3, #121	@ 0x79
 80172fe:	e7f6      	b.n	80172ee <_scanf_float+0x12e>
 8017300:	6821      	ldr	r1, [r4, #0]
 8017302:	05c8      	lsls	r0, r1, #23
 8017304:	d51e      	bpl.n	8017344 <_scanf_float+0x184>
 8017306:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801730a:	6021      	str	r1, [r4, #0]
 801730c:	3701      	adds	r7, #1
 801730e:	f1bb 0f00 	cmp.w	fp, #0
 8017312:	d003      	beq.n	801731c <_scanf_float+0x15c>
 8017314:	3201      	adds	r2, #1
 8017316:	f10b 3bff 	add.w	fp, fp, #4294967295
 801731a:	60a2      	str	r2, [r4, #8]
 801731c:	68a3      	ldr	r3, [r4, #8]
 801731e:	3b01      	subs	r3, #1
 8017320:	60a3      	str	r3, [r4, #8]
 8017322:	6923      	ldr	r3, [r4, #16]
 8017324:	3301      	adds	r3, #1
 8017326:	6123      	str	r3, [r4, #16]
 8017328:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801732c:	3b01      	subs	r3, #1
 801732e:	2b00      	cmp	r3, #0
 8017330:	f8c9 3004 	str.w	r3, [r9, #4]
 8017334:	f340 8082 	ble.w	801743c <_scanf_float+0x27c>
 8017338:	f8d9 3000 	ldr.w	r3, [r9]
 801733c:	3301      	adds	r3, #1
 801733e:	f8c9 3000 	str.w	r3, [r9]
 8017342:	e762      	b.n	801720a <_scanf_float+0x4a>
 8017344:	eb1a 0105 	adds.w	r1, sl, r5
 8017348:	f47f af6d 	bne.w	8017226 <_scanf_float+0x66>
 801734c:	6822      	ldr	r2, [r4, #0]
 801734e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8017352:	6022      	str	r2, [r4, #0]
 8017354:	460d      	mov	r5, r1
 8017356:	468a      	mov	sl, r1
 8017358:	f806 3b01 	strb.w	r3, [r6], #1
 801735c:	e7de      	b.n	801731c <_scanf_float+0x15c>
 801735e:	6822      	ldr	r2, [r4, #0]
 8017360:	0610      	lsls	r0, r2, #24
 8017362:	f57f af60 	bpl.w	8017226 <_scanf_float+0x66>
 8017366:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801736a:	6022      	str	r2, [r4, #0]
 801736c:	e7f4      	b.n	8017358 <_scanf_float+0x198>
 801736e:	f1ba 0f00 	cmp.w	sl, #0
 8017372:	d10c      	bne.n	801738e <_scanf_float+0x1ce>
 8017374:	b977      	cbnz	r7, 8017394 <_scanf_float+0x1d4>
 8017376:	6822      	ldr	r2, [r4, #0]
 8017378:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801737c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8017380:	d108      	bne.n	8017394 <_scanf_float+0x1d4>
 8017382:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8017386:	6022      	str	r2, [r4, #0]
 8017388:	f04f 0a01 	mov.w	sl, #1
 801738c:	e7e4      	b.n	8017358 <_scanf_float+0x198>
 801738e:	f1ba 0f02 	cmp.w	sl, #2
 8017392:	d050      	beq.n	8017436 <_scanf_float+0x276>
 8017394:	2d01      	cmp	r5, #1
 8017396:	d002      	beq.n	801739e <_scanf_float+0x1de>
 8017398:	2d04      	cmp	r5, #4
 801739a:	f47f af44 	bne.w	8017226 <_scanf_float+0x66>
 801739e:	3501      	adds	r5, #1
 80173a0:	b2ed      	uxtb	r5, r5
 80173a2:	e7d9      	b.n	8017358 <_scanf_float+0x198>
 80173a4:	f1ba 0f01 	cmp.w	sl, #1
 80173a8:	f47f af3d 	bne.w	8017226 <_scanf_float+0x66>
 80173ac:	f04f 0a02 	mov.w	sl, #2
 80173b0:	e7d2      	b.n	8017358 <_scanf_float+0x198>
 80173b2:	b975      	cbnz	r5, 80173d2 <_scanf_float+0x212>
 80173b4:	2f00      	cmp	r7, #0
 80173b6:	f47f af37 	bne.w	8017228 <_scanf_float+0x68>
 80173ba:	6822      	ldr	r2, [r4, #0]
 80173bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80173c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80173c4:	f040 8103 	bne.w	80175ce <_scanf_float+0x40e>
 80173c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80173cc:	6022      	str	r2, [r4, #0]
 80173ce:	2501      	movs	r5, #1
 80173d0:	e7c2      	b.n	8017358 <_scanf_float+0x198>
 80173d2:	2d03      	cmp	r5, #3
 80173d4:	d0e3      	beq.n	801739e <_scanf_float+0x1de>
 80173d6:	2d05      	cmp	r5, #5
 80173d8:	e7df      	b.n	801739a <_scanf_float+0x1da>
 80173da:	2d02      	cmp	r5, #2
 80173dc:	f47f af23 	bne.w	8017226 <_scanf_float+0x66>
 80173e0:	2503      	movs	r5, #3
 80173e2:	e7b9      	b.n	8017358 <_scanf_float+0x198>
 80173e4:	2d06      	cmp	r5, #6
 80173e6:	f47f af1e 	bne.w	8017226 <_scanf_float+0x66>
 80173ea:	2507      	movs	r5, #7
 80173ec:	e7b4      	b.n	8017358 <_scanf_float+0x198>
 80173ee:	6822      	ldr	r2, [r4, #0]
 80173f0:	0591      	lsls	r1, r2, #22
 80173f2:	f57f af18 	bpl.w	8017226 <_scanf_float+0x66>
 80173f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80173fa:	6022      	str	r2, [r4, #0]
 80173fc:	9702      	str	r7, [sp, #8]
 80173fe:	e7ab      	b.n	8017358 <_scanf_float+0x198>
 8017400:	6822      	ldr	r2, [r4, #0]
 8017402:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8017406:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801740a:	d005      	beq.n	8017418 <_scanf_float+0x258>
 801740c:	0550      	lsls	r0, r2, #21
 801740e:	f57f af0a 	bpl.w	8017226 <_scanf_float+0x66>
 8017412:	2f00      	cmp	r7, #0
 8017414:	f000 80db 	beq.w	80175ce <_scanf_float+0x40e>
 8017418:	0591      	lsls	r1, r2, #22
 801741a:	bf58      	it	pl
 801741c:	9902      	ldrpl	r1, [sp, #8]
 801741e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8017422:	bf58      	it	pl
 8017424:	1a79      	subpl	r1, r7, r1
 8017426:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801742a:	bf58      	it	pl
 801742c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8017430:	6022      	str	r2, [r4, #0]
 8017432:	2700      	movs	r7, #0
 8017434:	e790      	b.n	8017358 <_scanf_float+0x198>
 8017436:	f04f 0a03 	mov.w	sl, #3
 801743a:	e78d      	b.n	8017358 <_scanf_float+0x198>
 801743c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8017440:	4649      	mov	r1, r9
 8017442:	4640      	mov	r0, r8
 8017444:	4798      	blx	r3
 8017446:	2800      	cmp	r0, #0
 8017448:	f43f aedf 	beq.w	801720a <_scanf_float+0x4a>
 801744c:	e6eb      	b.n	8017226 <_scanf_float+0x66>
 801744e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8017452:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8017456:	464a      	mov	r2, r9
 8017458:	4640      	mov	r0, r8
 801745a:	4798      	blx	r3
 801745c:	6923      	ldr	r3, [r4, #16]
 801745e:	3b01      	subs	r3, #1
 8017460:	6123      	str	r3, [r4, #16]
 8017462:	e6eb      	b.n	801723c <_scanf_float+0x7c>
 8017464:	1e6b      	subs	r3, r5, #1
 8017466:	2b06      	cmp	r3, #6
 8017468:	d824      	bhi.n	80174b4 <_scanf_float+0x2f4>
 801746a:	2d02      	cmp	r5, #2
 801746c:	d836      	bhi.n	80174dc <_scanf_float+0x31c>
 801746e:	9b01      	ldr	r3, [sp, #4]
 8017470:	429e      	cmp	r6, r3
 8017472:	f67f aee7 	bls.w	8017244 <_scanf_float+0x84>
 8017476:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801747a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801747e:	464a      	mov	r2, r9
 8017480:	4640      	mov	r0, r8
 8017482:	4798      	blx	r3
 8017484:	6923      	ldr	r3, [r4, #16]
 8017486:	3b01      	subs	r3, #1
 8017488:	6123      	str	r3, [r4, #16]
 801748a:	e7f0      	b.n	801746e <_scanf_float+0x2ae>
 801748c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8017490:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8017494:	464a      	mov	r2, r9
 8017496:	4640      	mov	r0, r8
 8017498:	4798      	blx	r3
 801749a:	6923      	ldr	r3, [r4, #16]
 801749c:	3b01      	subs	r3, #1
 801749e:	6123      	str	r3, [r4, #16]
 80174a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80174a4:	fa5f fa8a 	uxtb.w	sl, sl
 80174a8:	f1ba 0f02 	cmp.w	sl, #2
 80174ac:	d1ee      	bne.n	801748c <_scanf_float+0x2cc>
 80174ae:	3d03      	subs	r5, #3
 80174b0:	b2ed      	uxtb	r5, r5
 80174b2:	1b76      	subs	r6, r6, r5
 80174b4:	6823      	ldr	r3, [r4, #0]
 80174b6:	05da      	lsls	r2, r3, #23
 80174b8:	d530      	bpl.n	801751c <_scanf_float+0x35c>
 80174ba:	055b      	lsls	r3, r3, #21
 80174bc:	d511      	bpl.n	80174e2 <_scanf_float+0x322>
 80174be:	9b01      	ldr	r3, [sp, #4]
 80174c0:	429e      	cmp	r6, r3
 80174c2:	f67f aebf 	bls.w	8017244 <_scanf_float+0x84>
 80174c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80174ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80174ce:	464a      	mov	r2, r9
 80174d0:	4640      	mov	r0, r8
 80174d2:	4798      	blx	r3
 80174d4:	6923      	ldr	r3, [r4, #16]
 80174d6:	3b01      	subs	r3, #1
 80174d8:	6123      	str	r3, [r4, #16]
 80174da:	e7f0      	b.n	80174be <_scanf_float+0x2fe>
 80174dc:	46aa      	mov	sl, r5
 80174de:	46b3      	mov	fp, r6
 80174e0:	e7de      	b.n	80174a0 <_scanf_float+0x2e0>
 80174e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80174e6:	6923      	ldr	r3, [r4, #16]
 80174e8:	2965      	cmp	r1, #101	@ 0x65
 80174ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80174ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80174f2:	6123      	str	r3, [r4, #16]
 80174f4:	d00c      	beq.n	8017510 <_scanf_float+0x350>
 80174f6:	2945      	cmp	r1, #69	@ 0x45
 80174f8:	d00a      	beq.n	8017510 <_scanf_float+0x350>
 80174fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80174fe:	464a      	mov	r2, r9
 8017500:	4640      	mov	r0, r8
 8017502:	4798      	blx	r3
 8017504:	6923      	ldr	r3, [r4, #16]
 8017506:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801750a:	3b01      	subs	r3, #1
 801750c:	1eb5      	subs	r5, r6, #2
 801750e:	6123      	str	r3, [r4, #16]
 8017510:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8017514:	464a      	mov	r2, r9
 8017516:	4640      	mov	r0, r8
 8017518:	4798      	blx	r3
 801751a:	462e      	mov	r6, r5
 801751c:	6822      	ldr	r2, [r4, #0]
 801751e:	f012 0210 	ands.w	r2, r2, #16
 8017522:	d001      	beq.n	8017528 <_scanf_float+0x368>
 8017524:	2000      	movs	r0, #0
 8017526:	e68e      	b.n	8017246 <_scanf_float+0x86>
 8017528:	7032      	strb	r2, [r6, #0]
 801752a:	6823      	ldr	r3, [r4, #0]
 801752c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8017530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8017534:	d125      	bne.n	8017582 <_scanf_float+0x3c2>
 8017536:	9b02      	ldr	r3, [sp, #8]
 8017538:	429f      	cmp	r7, r3
 801753a:	d00a      	beq.n	8017552 <_scanf_float+0x392>
 801753c:	1bda      	subs	r2, r3, r7
 801753e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8017542:	429e      	cmp	r6, r3
 8017544:	bf28      	it	cs
 8017546:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801754a:	4922      	ldr	r1, [pc, #136]	@ (80175d4 <_scanf_float+0x414>)
 801754c:	4630      	mov	r0, r6
 801754e:	f000 f94f 	bl	80177f0 <siprintf>
 8017552:	9901      	ldr	r1, [sp, #4]
 8017554:	2200      	movs	r2, #0
 8017556:	4640      	mov	r0, r8
 8017558:	f7ff f95a 	bl	8016810 <_strtod_r>
 801755c:	9b03      	ldr	r3, [sp, #12]
 801755e:	6821      	ldr	r1, [r4, #0]
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	f011 0f02 	tst.w	r1, #2
 8017566:	ec57 6b10 	vmov	r6, r7, d0
 801756a:	f103 0204 	add.w	r2, r3, #4
 801756e:	d015      	beq.n	801759c <_scanf_float+0x3dc>
 8017570:	9903      	ldr	r1, [sp, #12]
 8017572:	600a      	str	r2, [r1, #0]
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	e9c3 6700 	strd	r6, r7, [r3]
 801757a:	68e3      	ldr	r3, [r4, #12]
 801757c:	3301      	adds	r3, #1
 801757e:	60e3      	str	r3, [r4, #12]
 8017580:	e7d0      	b.n	8017524 <_scanf_float+0x364>
 8017582:	9b04      	ldr	r3, [sp, #16]
 8017584:	2b00      	cmp	r3, #0
 8017586:	d0e4      	beq.n	8017552 <_scanf_float+0x392>
 8017588:	9905      	ldr	r1, [sp, #20]
 801758a:	230a      	movs	r3, #10
 801758c:	3101      	adds	r1, #1
 801758e:	4640      	mov	r0, r8
 8017590:	f7ff f9be 	bl	8016910 <_strtol_r>
 8017594:	9b04      	ldr	r3, [sp, #16]
 8017596:	9e05      	ldr	r6, [sp, #20]
 8017598:	1ac2      	subs	r2, r0, r3
 801759a:	e7d0      	b.n	801753e <_scanf_float+0x37e>
 801759c:	f011 0f04 	tst.w	r1, #4
 80175a0:	9903      	ldr	r1, [sp, #12]
 80175a2:	600a      	str	r2, [r1, #0]
 80175a4:	d1e6      	bne.n	8017574 <_scanf_float+0x3b4>
 80175a6:	681d      	ldr	r5, [r3, #0]
 80175a8:	4632      	mov	r2, r6
 80175aa:	463b      	mov	r3, r7
 80175ac:	4630      	mov	r0, r6
 80175ae:	4639      	mov	r1, r7
 80175b0:	f7e9 fadc 	bl	8000b6c <__aeabi_dcmpun>
 80175b4:	b128      	cbz	r0, 80175c2 <_scanf_float+0x402>
 80175b6:	4808      	ldr	r0, [pc, #32]	@ (80175d8 <_scanf_float+0x418>)
 80175b8:	f000 fb3a 	bl	8017c30 <nanf>
 80175bc:	ed85 0a00 	vstr	s0, [r5]
 80175c0:	e7db      	b.n	801757a <_scanf_float+0x3ba>
 80175c2:	4630      	mov	r0, r6
 80175c4:	4639      	mov	r1, r7
 80175c6:	f7e9 fb2f 	bl	8000c28 <__aeabi_d2f>
 80175ca:	6028      	str	r0, [r5, #0]
 80175cc:	e7d5      	b.n	801757a <_scanf_float+0x3ba>
 80175ce:	2700      	movs	r7, #0
 80175d0:	e62e      	b.n	8017230 <_scanf_float+0x70>
 80175d2:	bf00      	nop
 80175d4:	08045f76 	.word	0x08045f76
 80175d8:	08045f3f 	.word	0x08045f3f

080175dc <std>:
 80175dc:	2300      	movs	r3, #0
 80175de:	b510      	push	{r4, lr}
 80175e0:	4604      	mov	r4, r0
 80175e2:	e9c0 3300 	strd	r3, r3, [r0]
 80175e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80175ea:	6083      	str	r3, [r0, #8]
 80175ec:	8181      	strh	r1, [r0, #12]
 80175ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80175f0:	81c2      	strh	r2, [r0, #14]
 80175f2:	6183      	str	r3, [r0, #24]
 80175f4:	4619      	mov	r1, r3
 80175f6:	2208      	movs	r2, #8
 80175f8:	305c      	adds	r0, #92	@ 0x5c
 80175fa:	f000 fa0d 	bl	8017a18 <memset>
 80175fe:	4b0d      	ldr	r3, [pc, #52]	@ (8017634 <std+0x58>)
 8017600:	6263      	str	r3, [r4, #36]	@ 0x24
 8017602:	4b0d      	ldr	r3, [pc, #52]	@ (8017638 <std+0x5c>)
 8017604:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017606:	4b0d      	ldr	r3, [pc, #52]	@ (801763c <std+0x60>)
 8017608:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801760a:	4b0d      	ldr	r3, [pc, #52]	@ (8017640 <std+0x64>)
 801760c:	6323      	str	r3, [r4, #48]	@ 0x30
 801760e:	4b0d      	ldr	r3, [pc, #52]	@ (8017644 <std+0x68>)
 8017610:	6224      	str	r4, [r4, #32]
 8017612:	429c      	cmp	r4, r3
 8017614:	d006      	beq.n	8017624 <std+0x48>
 8017616:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801761a:	4294      	cmp	r4, r2
 801761c:	d002      	beq.n	8017624 <std+0x48>
 801761e:	33d0      	adds	r3, #208	@ 0xd0
 8017620:	429c      	cmp	r4, r3
 8017622:	d105      	bne.n	8017630 <std+0x54>
 8017624:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801762c:	f000 bae4 	b.w	8017bf8 <__retarget_lock_init_recursive>
 8017630:	bd10      	pop	{r4, pc}
 8017632:	bf00      	nop
 8017634:	08017835 	.word	0x08017835
 8017638:	08017857 	.word	0x08017857
 801763c:	0801788f 	.word	0x0801788f
 8017640:	080178b3 	.word	0x080178b3
 8017644:	2000dc60 	.word	0x2000dc60

08017648 <stdio_exit_handler>:
 8017648:	4a02      	ldr	r2, [pc, #8]	@ (8017654 <stdio_exit_handler+0xc>)
 801764a:	4903      	ldr	r1, [pc, #12]	@ (8017658 <stdio_exit_handler+0x10>)
 801764c:	4803      	ldr	r0, [pc, #12]	@ (801765c <stdio_exit_handler+0x14>)
 801764e:	f000 b87b 	b.w	8017748 <_fwalk_sglue>
 8017652:	bf00      	nop
 8017654:	20000014 	.word	0x20000014
 8017658:	08019fc5 	.word	0x08019fc5
 801765c:	20000190 	.word	0x20000190

08017660 <cleanup_stdio>:
 8017660:	6841      	ldr	r1, [r0, #4]
 8017662:	4b0c      	ldr	r3, [pc, #48]	@ (8017694 <cleanup_stdio+0x34>)
 8017664:	4299      	cmp	r1, r3
 8017666:	b510      	push	{r4, lr}
 8017668:	4604      	mov	r4, r0
 801766a:	d001      	beq.n	8017670 <cleanup_stdio+0x10>
 801766c:	f002 fcaa 	bl	8019fc4 <_fflush_r>
 8017670:	68a1      	ldr	r1, [r4, #8]
 8017672:	4b09      	ldr	r3, [pc, #36]	@ (8017698 <cleanup_stdio+0x38>)
 8017674:	4299      	cmp	r1, r3
 8017676:	d002      	beq.n	801767e <cleanup_stdio+0x1e>
 8017678:	4620      	mov	r0, r4
 801767a:	f002 fca3 	bl	8019fc4 <_fflush_r>
 801767e:	68e1      	ldr	r1, [r4, #12]
 8017680:	4b06      	ldr	r3, [pc, #24]	@ (801769c <cleanup_stdio+0x3c>)
 8017682:	4299      	cmp	r1, r3
 8017684:	d004      	beq.n	8017690 <cleanup_stdio+0x30>
 8017686:	4620      	mov	r0, r4
 8017688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801768c:	f002 bc9a 	b.w	8019fc4 <_fflush_r>
 8017690:	bd10      	pop	{r4, pc}
 8017692:	bf00      	nop
 8017694:	2000dc60 	.word	0x2000dc60
 8017698:	2000dcc8 	.word	0x2000dcc8
 801769c:	2000dd30 	.word	0x2000dd30

080176a0 <global_stdio_init.part.0>:
 80176a0:	b510      	push	{r4, lr}
 80176a2:	4b0b      	ldr	r3, [pc, #44]	@ (80176d0 <global_stdio_init.part.0+0x30>)
 80176a4:	4c0b      	ldr	r4, [pc, #44]	@ (80176d4 <global_stdio_init.part.0+0x34>)
 80176a6:	4a0c      	ldr	r2, [pc, #48]	@ (80176d8 <global_stdio_init.part.0+0x38>)
 80176a8:	601a      	str	r2, [r3, #0]
 80176aa:	4620      	mov	r0, r4
 80176ac:	2200      	movs	r2, #0
 80176ae:	2104      	movs	r1, #4
 80176b0:	f7ff ff94 	bl	80175dc <std>
 80176b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80176b8:	2201      	movs	r2, #1
 80176ba:	2109      	movs	r1, #9
 80176bc:	f7ff ff8e 	bl	80175dc <std>
 80176c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80176c4:	2202      	movs	r2, #2
 80176c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80176ca:	2112      	movs	r1, #18
 80176cc:	f7ff bf86 	b.w	80175dc <std>
 80176d0:	2000dd98 	.word	0x2000dd98
 80176d4:	2000dc60 	.word	0x2000dc60
 80176d8:	08017649 	.word	0x08017649

080176dc <__sfp_lock_acquire>:
 80176dc:	4801      	ldr	r0, [pc, #4]	@ (80176e4 <__sfp_lock_acquire+0x8>)
 80176de:	f000 ba8c 	b.w	8017bfa <__retarget_lock_acquire_recursive>
 80176e2:	bf00      	nop
 80176e4:	2000dda1 	.word	0x2000dda1

080176e8 <__sfp_lock_release>:
 80176e8:	4801      	ldr	r0, [pc, #4]	@ (80176f0 <__sfp_lock_release+0x8>)
 80176ea:	f000 ba87 	b.w	8017bfc <__retarget_lock_release_recursive>
 80176ee:	bf00      	nop
 80176f0:	2000dda1 	.word	0x2000dda1

080176f4 <__sinit>:
 80176f4:	b510      	push	{r4, lr}
 80176f6:	4604      	mov	r4, r0
 80176f8:	f7ff fff0 	bl	80176dc <__sfp_lock_acquire>
 80176fc:	6a23      	ldr	r3, [r4, #32]
 80176fe:	b11b      	cbz	r3, 8017708 <__sinit+0x14>
 8017700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017704:	f7ff bff0 	b.w	80176e8 <__sfp_lock_release>
 8017708:	4b04      	ldr	r3, [pc, #16]	@ (801771c <__sinit+0x28>)
 801770a:	6223      	str	r3, [r4, #32]
 801770c:	4b04      	ldr	r3, [pc, #16]	@ (8017720 <__sinit+0x2c>)
 801770e:	681b      	ldr	r3, [r3, #0]
 8017710:	2b00      	cmp	r3, #0
 8017712:	d1f5      	bne.n	8017700 <__sinit+0xc>
 8017714:	f7ff ffc4 	bl	80176a0 <global_stdio_init.part.0>
 8017718:	e7f2      	b.n	8017700 <__sinit+0xc>
 801771a:	bf00      	nop
 801771c:	08017661 	.word	0x08017661
 8017720:	2000dd98 	.word	0x2000dd98

08017724 <fiprintf>:
 8017724:	b40e      	push	{r1, r2, r3}
 8017726:	b503      	push	{r0, r1, lr}
 8017728:	4601      	mov	r1, r0
 801772a:	ab03      	add	r3, sp, #12
 801772c:	4805      	ldr	r0, [pc, #20]	@ (8017744 <fiprintf+0x20>)
 801772e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017732:	6800      	ldr	r0, [r0, #0]
 8017734:	9301      	str	r3, [sp, #4]
 8017736:	f002 faa9 	bl	8019c8c <_vfiprintf_r>
 801773a:	b002      	add	sp, #8
 801773c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017740:	b003      	add	sp, #12
 8017742:	4770      	bx	lr
 8017744:	2000018c 	.word	0x2000018c

08017748 <_fwalk_sglue>:
 8017748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801774c:	4607      	mov	r7, r0
 801774e:	4688      	mov	r8, r1
 8017750:	4614      	mov	r4, r2
 8017752:	2600      	movs	r6, #0
 8017754:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017758:	f1b9 0901 	subs.w	r9, r9, #1
 801775c:	d505      	bpl.n	801776a <_fwalk_sglue+0x22>
 801775e:	6824      	ldr	r4, [r4, #0]
 8017760:	2c00      	cmp	r4, #0
 8017762:	d1f7      	bne.n	8017754 <_fwalk_sglue+0xc>
 8017764:	4630      	mov	r0, r6
 8017766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801776a:	89ab      	ldrh	r3, [r5, #12]
 801776c:	2b01      	cmp	r3, #1
 801776e:	d907      	bls.n	8017780 <_fwalk_sglue+0x38>
 8017770:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017774:	3301      	adds	r3, #1
 8017776:	d003      	beq.n	8017780 <_fwalk_sglue+0x38>
 8017778:	4629      	mov	r1, r5
 801777a:	4638      	mov	r0, r7
 801777c:	47c0      	blx	r8
 801777e:	4306      	orrs	r6, r0
 8017780:	3568      	adds	r5, #104	@ 0x68
 8017782:	e7e9      	b.n	8017758 <_fwalk_sglue+0x10>

08017784 <sniprintf>:
 8017784:	b40c      	push	{r2, r3}
 8017786:	b530      	push	{r4, r5, lr}
 8017788:	4b18      	ldr	r3, [pc, #96]	@ (80177ec <sniprintf+0x68>)
 801778a:	1e0c      	subs	r4, r1, #0
 801778c:	681d      	ldr	r5, [r3, #0]
 801778e:	b09d      	sub	sp, #116	@ 0x74
 8017790:	da08      	bge.n	80177a4 <sniprintf+0x20>
 8017792:	238b      	movs	r3, #139	@ 0x8b
 8017794:	602b      	str	r3, [r5, #0]
 8017796:	f04f 30ff 	mov.w	r0, #4294967295
 801779a:	b01d      	add	sp, #116	@ 0x74
 801779c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80177a0:	b002      	add	sp, #8
 80177a2:	4770      	bx	lr
 80177a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80177a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80177ac:	f04f 0300 	mov.w	r3, #0
 80177b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80177b2:	bf14      	ite	ne
 80177b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80177b8:	4623      	moveq	r3, r4
 80177ba:	9304      	str	r3, [sp, #16]
 80177bc:	9307      	str	r3, [sp, #28]
 80177be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80177c2:	9002      	str	r0, [sp, #8]
 80177c4:	9006      	str	r0, [sp, #24]
 80177c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80177ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80177cc:	ab21      	add	r3, sp, #132	@ 0x84
 80177ce:	a902      	add	r1, sp, #8
 80177d0:	4628      	mov	r0, r5
 80177d2:	9301      	str	r3, [sp, #4]
 80177d4:	f002 f934 	bl	8019a40 <_svfiprintf_r>
 80177d8:	1c43      	adds	r3, r0, #1
 80177da:	bfbc      	itt	lt
 80177dc:	238b      	movlt	r3, #139	@ 0x8b
 80177de:	602b      	strlt	r3, [r5, #0]
 80177e0:	2c00      	cmp	r4, #0
 80177e2:	d0da      	beq.n	801779a <sniprintf+0x16>
 80177e4:	9b02      	ldr	r3, [sp, #8]
 80177e6:	2200      	movs	r2, #0
 80177e8:	701a      	strb	r2, [r3, #0]
 80177ea:	e7d6      	b.n	801779a <sniprintf+0x16>
 80177ec:	2000018c 	.word	0x2000018c

080177f0 <siprintf>:
 80177f0:	b40e      	push	{r1, r2, r3}
 80177f2:	b510      	push	{r4, lr}
 80177f4:	b09d      	sub	sp, #116	@ 0x74
 80177f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80177f8:	9002      	str	r0, [sp, #8]
 80177fa:	9006      	str	r0, [sp, #24]
 80177fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017800:	480a      	ldr	r0, [pc, #40]	@ (801782c <siprintf+0x3c>)
 8017802:	9107      	str	r1, [sp, #28]
 8017804:	9104      	str	r1, [sp, #16]
 8017806:	490a      	ldr	r1, [pc, #40]	@ (8017830 <siprintf+0x40>)
 8017808:	f853 2b04 	ldr.w	r2, [r3], #4
 801780c:	9105      	str	r1, [sp, #20]
 801780e:	2400      	movs	r4, #0
 8017810:	a902      	add	r1, sp, #8
 8017812:	6800      	ldr	r0, [r0, #0]
 8017814:	9301      	str	r3, [sp, #4]
 8017816:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017818:	f002 f912 	bl	8019a40 <_svfiprintf_r>
 801781c:	9b02      	ldr	r3, [sp, #8]
 801781e:	701c      	strb	r4, [r3, #0]
 8017820:	b01d      	add	sp, #116	@ 0x74
 8017822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017826:	b003      	add	sp, #12
 8017828:	4770      	bx	lr
 801782a:	bf00      	nop
 801782c:	2000018c 	.word	0x2000018c
 8017830:	ffff0208 	.word	0xffff0208

08017834 <__sread>:
 8017834:	b510      	push	{r4, lr}
 8017836:	460c      	mov	r4, r1
 8017838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801783c:	f000 f96a 	bl	8017b14 <_read_r>
 8017840:	2800      	cmp	r0, #0
 8017842:	bfab      	itete	ge
 8017844:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017846:	89a3      	ldrhlt	r3, [r4, #12]
 8017848:	181b      	addge	r3, r3, r0
 801784a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801784e:	bfac      	ite	ge
 8017850:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017852:	81a3      	strhlt	r3, [r4, #12]
 8017854:	bd10      	pop	{r4, pc}

08017856 <__swrite>:
 8017856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801785a:	461f      	mov	r7, r3
 801785c:	898b      	ldrh	r3, [r1, #12]
 801785e:	05db      	lsls	r3, r3, #23
 8017860:	4605      	mov	r5, r0
 8017862:	460c      	mov	r4, r1
 8017864:	4616      	mov	r6, r2
 8017866:	d505      	bpl.n	8017874 <__swrite+0x1e>
 8017868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801786c:	2302      	movs	r3, #2
 801786e:	2200      	movs	r2, #0
 8017870:	f000 f93e 	bl	8017af0 <_lseek_r>
 8017874:	89a3      	ldrh	r3, [r4, #12]
 8017876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801787a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801787e:	81a3      	strh	r3, [r4, #12]
 8017880:	4632      	mov	r2, r6
 8017882:	463b      	mov	r3, r7
 8017884:	4628      	mov	r0, r5
 8017886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801788a:	f000 b979 	b.w	8017b80 <_write_r>

0801788e <__sseek>:
 801788e:	b510      	push	{r4, lr}
 8017890:	460c      	mov	r4, r1
 8017892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017896:	f000 f92b 	bl	8017af0 <_lseek_r>
 801789a:	1c43      	adds	r3, r0, #1
 801789c:	89a3      	ldrh	r3, [r4, #12]
 801789e:	bf15      	itete	ne
 80178a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80178a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80178a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80178aa:	81a3      	strheq	r3, [r4, #12]
 80178ac:	bf18      	it	ne
 80178ae:	81a3      	strhne	r3, [r4, #12]
 80178b0:	bd10      	pop	{r4, pc}

080178b2 <__sclose>:
 80178b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178b6:	f000 b90b 	b.w	8017ad0 <_close_r>

080178ba <__swbuf_r>:
 80178ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178bc:	460e      	mov	r6, r1
 80178be:	4614      	mov	r4, r2
 80178c0:	4605      	mov	r5, r0
 80178c2:	b118      	cbz	r0, 80178cc <__swbuf_r+0x12>
 80178c4:	6a03      	ldr	r3, [r0, #32]
 80178c6:	b90b      	cbnz	r3, 80178cc <__swbuf_r+0x12>
 80178c8:	f7ff ff14 	bl	80176f4 <__sinit>
 80178cc:	69a3      	ldr	r3, [r4, #24]
 80178ce:	60a3      	str	r3, [r4, #8]
 80178d0:	89a3      	ldrh	r3, [r4, #12]
 80178d2:	071a      	lsls	r2, r3, #28
 80178d4:	d501      	bpl.n	80178da <__swbuf_r+0x20>
 80178d6:	6923      	ldr	r3, [r4, #16]
 80178d8:	b943      	cbnz	r3, 80178ec <__swbuf_r+0x32>
 80178da:	4621      	mov	r1, r4
 80178dc:	4628      	mov	r0, r5
 80178de:	f000 f82b 	bl	8017938 <__swsetup_r>
 80178e2:	b118      	cbz	r0, 80178ec <__swbuf_r+0x32>
 80178e4:	f04f 37ff 	mov.w	r7, #4294967295
 80178e8:	4638      	mov	r0, r7
 80178ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80178ec:	6823      	ldr	r3, [r4, #0]
 80178ee:	6922      	ldr	r2, [r4, #16]
 80178f0:	1a98      	subs	r0, r3, r2
 80178f2:	6963      	ldr	r3, [r4, #20]
 80178f4:	b2f6      	uxtb	r6, r6
 80178f6:	4283      	cmp	r3, r0
 80178f8:	4637      	mov	r7, r6
 80178fa:	dc05      	bgt.n	8017908 <__swbuf_r+0x4e>
 80178fc:	4621      	mov	r1, r4
 80178fe:	4628      	mov	r0, r5
 8017900:	f002 fb60 	bl	8019fc4 <_fflush_r>
 8017904:	2800      	cmp	r0, #0
 8017906:	d1ed      	bne.n	80178e4 <__swbuf_r+0x2a>
 8017908:	68a3      	ldr	r3, [r4, #8]
 801790a:	3b01      	subs	r3, #1
 801790c:	60a3      	str	r3, [r4, #8]
 801790e:	6823      	ldr	r3, [r4, #0]
 8017910:	1c5a      	adds	r2, r3, #1
 8017912:	6022      	str	r2, [r4, #0]
 8017914:	701e      	strb	r6, [r3, #0]
 8017916:	6962      	ldr	r2, [r4, #20]
 8017918:	1c43      	adds	r3, r0, #1
 801791a:	429a      	cmp	r2, r3
 801791c:	d004      	beq.n	8017928 <__swbuf_r+0x6e>
 801791e:	89a3      	ldrh	r3, [r4, #12]
 8017920:	07db      	lsls	r3, r3, #31
 8017922:	d5e1      	bpl.n	80178e8 <__swbuf_r+0x2e>
 8017924:	2e0a      	cmp	r6, #10
 8017926:	d1df      	bne.n	80178e8 <__swbuf_r+0x2e>
 8017928:	4621      	mov	r1, r4
 801792a:	4628      	mov	r0, r5
 801792c:	f002 fb4a 	bl	8019fc4 <_fflush_r>
 8017930:	2800      	cmp	r0, #0
 8017932:	d0d9      	beq.n	80178e8 <__swbuf_r+0x2e>
 8017934:	e7d6      	b.n	80178e4 <__swbuf_r+0x2a>
	...

08017938 <__swsetup_r>:
 8017938:	b538      	push	{r3, r4, r5, lr}
 801793a:	4b29      	ldr	r3, [pc, #164]	@ (80179e0 <__swsetup_r+0xa8>)
 801793c:	4605      	mov	r5, r0
 801793e:	6818      	ldr	r0, [r3, #0]
 8017940:	460c      	mov	r4, r1
 8017942:	b118      	cbz	r0, 801794c <__swsetup_r+0x14>
 8017944:	6a03      	ldr	r3, [r0, #32]
 8017946:	b90b      	cbnz	r3, 801794c <__swsetup_r+0x14>
 8017948:	f7ff fed4 	bl	80176f4 <__sinit>
 801794c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017950:	0719      	lsls	r1, r3, #28
 8017952:	d422      	bmi.n	801799a <__swsetup_r+0x62>
 8017954:	06da      	lsls	r2, r3, #27
 8017956:	d407      	bmi.n	8017968 <__swsetup_r+0x30>
 8017958:	2209      	movs	r2, #9
 801795a:	602a      	str	r2, [r5, #0]
 801795c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017960:	81a3      	strh	r3, [r4, #12]
 8017962:	f04f 30ff 	mov.w	r0, #4294967295
 8017966:	e033      	b.n	80179d0 <__swsetup_r+0x98>
 8017968:	0758      	lsls	r0, r3, #29
 801796a:	d512      	bpl.n	8017992 <__swsetup_r+0x5a>
 801796c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801796e:	b141      	cbz	r1, 8017982 <__swsetup_r+0x4a>
 8017970:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017974:	4299      	cmp	r1, r3
 8017976:	d002      	beq.n	801797e <__swsetup_r+0x46>
 8017978:	4628      	mov	r0, r5
 801797a:	f000 ffb9 	bl	80188f0 <_free_r>
 801797e:	2300      	movs	r3, #0
 8017980:	6363      	str	r3, [r4, #52]	@ 0x34
 8017982:	89a3      	ldrh	r3, [r4, #12]
 8017984:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017988:	81a3      	strh	r3, [r4, #12]
 801798a:	2300      	movs	r3, #0
 801798c:	6063      	str	r3, [r4, #4]
 801798e:	6923      	ldr	r3, [r4, #16]
 8017990:	6023      	str	r3, [r4, #0]
 8017992:	89a3      	ldrh	r3, [r4, #12]
 8017994:	f043 0308 	orr.w	r3, r3, #8
 8017998:	81a3      	strh	r3, [r4, #12]
 801799a:	6923      	ldr	r3, [r4, #16]
 801799c:	b94b      	cbnz	r3, 80179b2 <__swsetup_r+0x7a>
 801799e:	89a3      	ldrh	r3, [r4, #12]
 80179a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80179a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80179a8:	d003      	beq.n	80179b2 <__swsetup_r+0x7a>
 80179aa:	4621      	mov	r1, r4
 80179ac:	4628      	mov	r0, r5
 80179ae:	f002 fb57 	bl	801a060 <__smakebuf_r>
 80179b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80179b6:	f013 0201 	ands.w	r2, r3, #1
 80179ba:	d00a      	beq.n	80179d2 <__swsetup_r+0x9a>
 80179bc:	2200      	movs	r2, #0
 80179be:	60a2      	str	r2, [r4, #8]
 80179c0:	6962      	ldr	r2, [r4, #20]
 80179c2:	4252      	negs	r2, r2
 80179c4:	61a2      	str	r2, [r4, #24]
 80179c6:	6922      	ldr	r2, [r4, #16]
 80179c8:	b942      	cbnz	r2, 80179dc <__swsetup_r+0xa4>
 80179ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80179ce:	d1c5      	bne.n	801795c <__swsetup_r+0x24>
 80179d0:	bd38      	pop	{r3, r4, r5, pc}
 80179d2:	0799      	lsls	r1, r3, #30
 80179d4:	bf58      	it	pl
 80179d6:	6962      	ldrpl	r2, [r4, #20]
 80179d8:	60a2      	str	r2, [r4, #8]
 80179da:	e7f4      	b.n	80179c6 <__swsetup_r+0x8e>
 80179dc:	2000      	movs	r0, #0
 80179de:	e7f7      	b.n	80179d0 <__swsetup_r+0x98>
 80179e0:	2000018c 	.word	0x2000018c

080179e4 <memmove>:
 80179e4:	4288      	cmp	r0, r1
 80179e6:	b510      	push	{r4, lr}
 80179e8:	eb01 0402 	add.w	r4, r1, r2
 80179ec:	d902      	bls.n	80179f4 <memmove+0x10>
 80179ee:	4284      	cmp	r4, r0
 80179f0:	4623      	mov	r3, r4
 80179f2:	d807      	bhi.n	8017a04 <memmove+0x20>
 80179f4:	1e43      	subs	r3, r0, #1
 80179f6:	42a1      	cmp	r1, r4
 80179f8:	d008      	beq.n	8017a0c <memmove+0x28>
 80179fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80179fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017a02:	e7f8      	b.n	80179f6 <memmove+0x12>
 8017a04:	4402      	add	r2, r0
 8017a06:	4601      	mov	r1, r0
 8017a08:	428a      	cmp	r2, r1
 8017a0a:	d100      	bne.n	8017a0e <memmove+0x2a>
 8017a0c:	bd10      	pop	{r4, pc}
 8017a0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017a12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017a16:	e7f7      	b.n	8017a08 <memmove+0x24>

08017a18 <memset>:
 8017a18:	4402      	add	r2, r0
 8017a1a:	4603      	mov	r3, r0
 8017a1c:	4293      	cmp	r3, r2
 8017a1e:	d100      	bne.n	8017a22 <memset+0xa>
 8017a20:	4770      	bx	lr
 8017a22:	f803 1b01 	strb.w	r1, [r3], #1
 8017a26:	e7f9      	b.n	8017a1c <memset+0x4>

08017a28 <strchr>:
 8017a28:	b2c9      	uxtb	r1, r1
 8017a2a:	4603      	mov	r3, r0
 8017a2c:	4618      	mov	r0, r3
 8017a2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a32:	b112      	cbz	r2, 8017a3a <strchr+0x12>
 8017a34:	428a      	cmp	r2, r1
 8017a36:	d1f9      	bne.n	8017a2c <strchr+0x4>
 8017a38:	4770      	bx	lr
 8017a3a:	2900      	cmp	r1, #0
 8017a3c:	bf18      	it	ne
 8017a3e:	2000      	movne	r0, #0
 8017a40:	4770      	bx	lr

08017a42 <strncmp>:
 8017a42:	b510      	push	{r4, lr}
 8017a44:	b16a      	cbz	r2, 8017a62 <strncmp+0x20>
 8017a46:	3901      	subs	r1, #1
 8017a48:	1884      	adds	r4, r0, r2
 8017a4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017a4e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017a52:	429a      	cmp	r2, r3
 8017a54:	d103      	bne.n	8017a5e <strncmp+0x1c>
 8017a56:	42a0      	cmp	r0, r4
 8017a58:	d001      	beq.n	8017a5e <strncmp+0x1c>
 8017a5a:	2a00      	cmp	r2, #0
 8017a5c:	d1f5      	bne.n	8017a4a <strncmp+0x8>
 8017a5e:	1ad0      	subs	r0, r2, r3
 8017a60:	bd10      	pop	{r4, pc}
 8017a62:	4610      	mov	r0, r2
 8017a64:	e7fc      	b.n	8017a60 <strncmp+0x1e>

08017a66 <_raise_r>:
 8017a66:	291f      	cmp	r1, #31
 8017a68:	b538      	push	{r3, r4, r5, lr}
 8017a6a:	4605      	mov	r5, r0
 8017a6c:	460c      	mov	r4, r1
 8017a6e:	d904      	bls.n	8017a7a <_raise_r+0x14>
 8017a70:	2316      	movs	r3, #22
 8017a72:	6003      	str	r3, [r0, #0]
 8017a74:	f04f 30ff 	mov.w	r0, #4294967295
 8017a78:	bd38      	pop	{r3, r4, r5, pc}
 8017a7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017a7c:	b112      	cbz	r2, 8017a84 <_raise_r+0x1e>
 8017a7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017a82:	b94b      	cbnz	r3, 8017a98 <_raise_r+0x32>
 8017a84:	4628      	mov	r0, r5
 8017a86:	f000 f869 	bl	8017b5c <_getpid_r>
 8017a8a:	4622      	mov	r2, r4
 8017a8c:	4601      	mov	r1, r0
 8017a8e:	4628      	mov	r0, r5
 8017a90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017a94:	f000 b850 	b.w	8017b38 <_kill_r>
 8017a98:	2b01      	cmp	r3, #1
 8017a9a:	d00a      	beq.n	8017ab2 <_raise_r+0x4c>
 8017a9c:	1c59      	adds	r1, r3, #1
 8017a9e:	d103      	bne.n	8017aa8 <_raise_r+0x42>
 8017aa0:	2316      	movs	r3, #22
 8017aa2:	6003      	str	r3, [r0, #0]
 8017aa4:	2001      	movs	r0, #1
 8017aa6:	e7e7      	b.n	8017a78 <_raise_r+0x12>
 8017aa8:	2100      	movs	r1, #0
 8017aaa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017aae:	4620      	mov	r0, r4
 8017ab0:	4798      	blx	r3
 8017ab2:	2000      	movs	r0, #0
 8017ab4:	e7e0      	b.n	8017a78 <_raise_r+0x12>
	...

08017ab8 <raise>:
 8017ab8:	4b02      	ldr	r3, [pc, #8]	@ (8017ac4 <raise+0xc>)
 8017aba:	4601      	mov	r1, r0
 8017abc:	6818      	ldr	r0, [r3, #0]
 8017abe:	f7ff bfd2 	b.w	8017a66 <_raise_r>
 8017ac2:	bf00      	nop
 8017ac4:	2000018c 	.word	0x2000018c

08017ac8 <_localeconv_r>:
 8017ac8:	4800      	ldr	r0, [pc, #0]	@ (8017acc <_localeconv_r+0x4>)
 8017aca:	4770      	bx	lr
 8017acc:	20000110 	.word	0x20000110

08017ad0 <_close_r>:
 8017ad0:	b538      	push	{r3, r4, r5, lr}
 8017ad2:	4d06      	ldr	r5, [pc, #24]	@ (8017aec <_close_r+0x1c>)
 8017ad4:	2300      	movs	r3, #0
 8017ad6:	4604      	mov	r4, r0
 8017ad8:	4608      	mov	r0, r1
 8017ada:	602b      	str	r3, [r5, #0]
 8017adc:	f7ee f98c 	bl	8005df8 <_close>
 8017ae0:	1c43      	adds	r3, r0, #1
 8017ae2:	d102      	bne.n	8017aea <_close_r+0x1a>
 8017ae4:	682b      	ldr	r3, [r5, #0]
 8017ae6:	b103      	cbz	r3, 8017aea <_close_r+0x1a>
 8017ae8:	6023      	str	r3, [r4, #0]
 8017aea:	bd38      	pop	{r3, r4, r5, pc}
 8017aec:	2000dd9c 	.word	0x2000dd9c

08017af0 <_lseek_r>:
 8017af0:	b538      	push	{r3, r4, r5, lr}
 8017af2:	4d07      	ldr	r5, [pc, #28]	@ (8017b10 <_lseek_r+0x20>)
 8017af4:	4604      	mov	r4, r0
 8017af6:	4608      	mov	r0, r1
 8017af8:	4611      	mov	r1, r2
 8017afa:	2200      	movs	r2, #0
 8017afc:	602a      	str	r2, [r5, #0]
 8017afe:	461a      	mov	r2, r3
 8017b00:	f7ee f9a1 	bl	8005e46 <_lseek>
 8017b04:	1c43      	adds	r3, r0, #1
 8017b06:	d102      	bne.n	8017b0e <_lseek_r+0x1e>
 8017b08:	682b      	ldr	r3, [r5, #0]
 8017b0a:	b103      	cbz	r3, 8017b0e <_lseek_r+0x1e>
 8017b0c:	6023      	str	r3, [r4, #0]
 8017b0e:	bd38      	pop	{r3, r4, r5, pc}
 8017b10:	2000dd9c 	.word	0x2000dd9c

08017b14 <_read_r>:
 8017b14:	b538      	push	{r3, r4, r5, lr}
 8017b16:	4d07      	ldr	r5, [pc, #28]	@ (8017b34 <_read_r+0x20>)
 8017b18:	4604      	mov	r4, r0
 8017b1a:	4608      	mov	r0, r1
 8017b1c:	4611      	mov	r1, r2
 8017b1e:	2200      	movs	r2, #0
 8017b20:	602a      	str	r2, [r5, #0]
 8017b22:	461a      	mov	r2, r3
 8017b24:	f7ee f92f 	bl	8005d86 <_read>
 8017b28:	1c43      	adds	r3, r0, #1
 8017b2a:	d102      	bne.n	8017b32 <_read_r+0x1e>
 8017b2c:	682b      	ldr	r3, [r5, #0]
 8017b2e:	b103      	cbz	r3, 8017b32 <_read_r+0x1e>
 8017b30:	6023      	str	r3, [r4, #0]
 8017b32:	bd38      	pop	{r3, r4, r5, pc}
 8017b34:	2000dd9c 	.word	0x2000dd9c

08017b38 <_kill_r>:
 8017b38:	b538      	push	{r3, r4, r5, lr}
 8017b3a:	4d07      	ldr	r5, [pc, #28]	@ (8017b58 <_kill_r+0x20>)
 8017b3c:	2300      	movs	r3, #0
 8017b3e:	4604      	mov	r4, r0
 8017b40:	4608      	mov	r0, r1
 8017b42:	4611      	mov	r1, r2
 8017b44:	602b      	str	r3, [r5, #0]
 8017b46:	f7ee f903 	bl	8005d50 <_kill>
 8017b4a:	1c43      	adds	r3, r0, #1
 8017b4c:	d102      	bne.n	8017b54 <_kill_r+0x1c>
 8017b4e:	682b      	ldr	r3, [r5, #0]
 8017b50:	b103      	cbz	r3, 8017b54 <_kill_r+0x1c>
 8017b52:	6023      	str	r3, [r4, #0]
 8017b54:	bd38      	pop	{r3, r4, r5, pc}
 8017b56:	bf00      	nop
 8017b58:	2000dd9c 	.word	0x2000dd9c

08017b5c <_getpid_r>:
 8017b5c:	f7ee b8f0 	b.w	8005d40 <_getpid>

08017b60 <_sbrk_r>:
 8017b60:	b538      	push	{r3, r4, r5, lr}
 8017b62:	4d06      	ldr	r5, [pc, #24]	@ (8017b7c <_sbrk_r+0x1c>)
 8017b64:	2300      	movs	r3, #0
 8017b66:	4604      	mov	r4, r0
 8017b68:	4608      	mov	r0, r1
 8017b6a:	602b      	str	r3, [r5, #0]
 8017b6c:	f7ee f978 	bl	8005e60 <_sbrk>
 8017b70:	1c43      	adds	r3, r0, #1
 8017b72:	d102      	bne.n	8017b7a <_sbrk_r+0x1a>
 8017b74:	682b      	ldr	r3, [r5, #0]
 8017b76:	b103      	cbz	r3, 8017b7a <_sbrk_r+0x1a>
 8017b78:	6023      	str	r3, [r4, #0]
 8017b7a:	bd38      	pop	{r3, r4, r5, pc}
 8017b7c:	2000dd9c 	.word	0x2000dd9c

08017b80 <_write_r>:
 8017b80:	b538      	push	{r3, r4, r5, lr}
 8017b82:	4d07      	ldr	r5, [pc, #28]	@ (8017ba0 <_write_r+0x20>)
 8017b84:	4604      	mov	r4, r0
 8017b86:	4608      	mov	r0, r1
 8017b88:	4611      	mov	r1, r2
 8017b8a:	2200      	movs	r2, #0
 8017b8c:	602a      	str	r2, [r5, #0]
 8017b8e:	461a      	mov	r2, r3
 8017b90:	f7ee f916 	bl	8005dc0 <_write>
 8017b94:	1c43      	adds	r3, r0, #1
 8017b96:	d102      	bne.n	8017b9e <_write_r+0x1e>
 8017b98:	682b      	ldr	r3, [r5, #0]
 8017b9a:	b103      	cbz	r3, 8017b9e <_write_r+0x1e>
 8017b9c:	6023      	str	r3, [r4, #0]
 8017b9e:	bd38      	pop	{r3, r4, r5, pc}
 8017ba0:	2000dd9c 	.word	0x2000dd9c

08017ba4 <__errno>:
 8017ba4:	4b01      	ldr	r3, [pc, #4]	@ (8017bac <__errno+0x8>)
 8017ba6:	6818      	ldr	r0, [r3, #0]
 8017ba8:	4770      	bx	lr
 8017baa:	bf00      	nop
 8017bac:	2000018c 	.word	0x2000018c

08017bb0 <__libc_init_array>:
 8017bb0:	b570      	push	{r4, r5, r6, lr}
 8017bb2:	4d0d      	ldr	r5, [pc, #52]	@ (8017be8 <__libc_init_array+0x38>)
 8017bb4:	4c0d      	ldr	r4, [pc, #52]	@ (8017bec <__libc_init_array+0x3c>)
 8017bb6:	1b64      	subs	r4, r4, r5
 8017bb8:	10a4      	asrs	r4, r4, #2
 8017bba:	2600      	movs	r6, #0
 8017bbc:	42a6      	cmp	r6, r4
 8017bbe:	d109      	bne.n	8017bd4 <__libc_init_array+0x24>
 8017bc0:	4d0b      	ldr	r5, [pc, #44]	@ (8017bf0 <__libc_init_array+0x40>)
 8017bc2:	4c0c      	ldr	r4, [pc, #48]	@ (8017bf4 <__libc_init_array+0x44>)
 8017bc4:	f002 faf4 	bl	801a1b0 <_init>
 8017bc8:	1b64      	subs	r4, r4, r5
 8017bca:	10a4      	asrs	r4, r4, #2
 8017bcc:	2600      	movs	r6, #0
 8017bce:	42a6      	cmp	r6, r4
 8017bd0:	d105      	bne.n	8017bde <__libc_init_array+0x2e>
 8017bd2:	bd70      	pop	{r4, r5, r6, pc}
 8017bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8017bd8:	4798      	blx	r3
 8017bda:	3601      	adds	r6, #1
 8017bdc:	e7ee      	b.n	8017bbc <__libc_init_array+0xc>
 8017bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8017be2:	4798      	blx	r3
 8017be4:	3601      	adds	r6, #1
 8017be6:	e7f2      	b.n	8017bce <__libc_init_array+0x1e>
 8017be8:	08046338 	.word	0x08046338
 8017bec:	08046338 	.word	0x08046338
 8017bf0:	08046338 	.word	0x08046338
 8017bf4:	08046344 	.word	0x08046344

08017bf8 <__retarget_lock_init_recursive>:
 8017bf8:	4770      	bx	lr

08017bfa <__retarget_lock_acquire_recursive>:
 8017bfa:	4770      	bx	lr

08017bfc <__retarget_lock_release_recursive>:
 8017bfc:	4770      	bx	lr

08017bfe <memcpy>:
 8017bfe:	440a      	add	r2, r1
 8017c00:	4291      	cmp	r1, r2
 8017c02:	f100 33ff 	add.w	r3, r0, #4294967295
 8017c06:	d100      	bne.n	8017c0a <memcpy+0xc>
 8017c08:	4770      	bx	lr
 8017c0a:	b510      	push	{r4, lr}
 8017c0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017c10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017c14:	4291      	cmp	r1, r2
 8017c16:	d1f9      	bne.n	8017c0c <memcpy+0xe>
 8017c18:	bd10      	pop	{r4, pc}
 8017c1a:	0000      	movs	r0, r0
 8017c1c:	0000      	movs	r0, r0
	...

08017c20 <nan>:
 8017c20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017c28 <nan+0x8>
 8017c24:	4770      	bx	lr
 8017c26:	bf00      	nop
 8017c28:	00000000 	.word	0x00000000
 8017c2c:	7ff80000 	.word	0x7ff80000

08017c30 <nanf>:
 8017c30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017c38 <nanf+0x8>
 8017c34:	4770      	bx	lr
 8017c36:	bf00      	nop
 8017c38:	7fc00000 	.word	0x7fc00000

08017c3c <quorem>:
 8017c3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c40:	6903      	ldr	r3, [r0, #16]
 8017c42:	690c      	ldr	r4, [r1, #16]
 8017c44:	42a3      	cmp	r3, r4
 8017c46:	4607      	mov	r7, r0
 8017c48:	db7e      	blt.n	8017d48 <quorem+0x10c>
 8017c4a:	3c01      	subs	r4, #1
 8017c4c:	f101 0814 	add.w	r8, r1, #20
 8017c50:	00a3      	lsls	r3, r4, #2
 8017c52:	f100 0514 	add.w	r5, r0, #20
 8017c56:	9300      	str	r3, [sp, #0]
 8017c58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017c5c:	9301      	str	r3, [sp, #4]
 8017c5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017c62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017c66:	3301      	adds	r3, #1
 8017c68:	429a      	cmp	r2, r3
 8017c6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017c6e:	fbb2 f6f3 	udiv	r6, r2, r3
 8017c72:	d32e      	bcc.n	8017cd2 <quorem+0x96>
 8017c74:	f04f 0a00 	mov.w	sl, #0
 8017c78:	46c4      	mov	ip, r8
 8017c7a:	46ae      	mov	lr, r5
 8017c7c:	46d3      	mov	fp, sl
 8017c7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017c82:	b298      	uxth	r0, r3
 8017c84:	fb06 a000 	mla	r0, r6, r0, sl
 8017c88:	0c02      	lsrs	r2, r0, #16
 8017c8a:	0c1b      	lsrs	r3, r3, #16
 8017c8c:	fb06 2303 	mla	r3, r6, r3, r2
 8017c90:	f8de 2000 	ldr.w	r2, [lr]
 8017c94:	b280      	uxth	r0, r0
 8017c96:	b292      	uxth	r2, r2
 8017c98:	1a12      	subs	r2, r2, r0
 8017c9a:	445a      	add	r2, fp
 8017c9c:	f8de 0000 	ldr.w	r0, [lr]
 8017ca0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017ca4:	b29b      	uxth	r3, r3
 8017ca6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8017caa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8017cae:	b292      	uxth	r2, r2
 8017cb0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8017cb4:	45e1      	cmp	r9, ip
 8017cb6:	f84e 2b04 	str.w	r2, [lr], #4
 8017cba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8017cbe:	d2de      	bcs.n	8017c7e <quorem+0x42>
 8017cc0:	9b00      	ldr	r3, [sp, #0]
 8017cc2:	58eb      	ldr	r3, [r5, r3]
 8017cc4:	b92b      	cbnz	r3, 8017cd2 <quorem+0x96>
 8017cc6:	9b01      	ldr	r3, [sp, #4]
 8017cc8:	3b04      	subs	r3, #4
 8017cca:	429d      	cmp	r5, r3
 8017ccc:	461a      	mov	r2, r3
 8017cce:	d32f      	bcc.n	8017d30 <quorem+0xf4>
 8017cd0:	613c      	str	r4, [r7, #16]
 8017cd2:	4638      	mov	r0, r7
 8017cd4:	f001 fc5e 	bl	8019594 <__mcmp>
 8017cd8:	2800      	cmp	r0, #0
 8017cda:	db25      	blt.n	8017d28 <quorem+0xec>
 8017cdc:	4629      	mov	r1, r5
 8017cde:	2000      	movs	r0, #0
 8017ce0:	f858 2b04 	ldr.w	r2, [r8], #4
 8017ce4:	f8d1 c000 	ldr.w	ip, [r1]
 8017ce8:	fa1f fe82 	uxth.w	lr, r2
 8017cec:	fa1f f38c 	uxth.w	r3, ip
 8017cf0:	eba3 030e 	sub.w	r3, r3, lr
 8017cf4:	4403      	add	r3, r0
 8017cf6:	0c12      	lsrs	r2, r2, #16
 8017cf8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8017cfc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8017d00:	b29b      	uxth	r3, r3
 8017d02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017d06:	45c1      	cmp	r9, r8
 8017d08:	f841 3b04 	str.w	r3, [r1], #4
 8017d0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017d10:	d2e6      	bcs.n	8017ce0 <quorem+0xa4>
 8017d12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017d16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017d1a:	b922      	cbnz	r2, 8017d26 <quorem+0xea>
 8017d1c:	3b04      	subs	r3, #4
 8017d1e:	429d      	cmp	r5, r3
 8017d20:	461a      	mov	r2, r3
 8017d22:	d30b      	bcc.n	8017d3c <quorem+0x100>
 8017d24:	613c      	str	r4, [r7, #16]
 8017d26:	3601      	adds	r6, #1
 8017d28:	4630      	mov	r0, r6
 8017d2a:	b003      	add	sp, #12
 8017d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d30:	6812      	ldr	r2, [r2, #0]
 8017d32:	3b04      	subs	r3, #4
 8017d34:	2a00      	cmp	r2, #0
 8017d36:	d1cb      	bne.n	8017cd0 <quorem+0x94>
 8017d38:	3c01      	subs	r4, #1
 8017d3a:	e7c6      	b.n	8017cca <quorem+0x8e>
 8017d3c:	6812      	ldr	r2, [r2, #0]
 8017d3e:	3b04      	subs	r3, #4
 8017d40:	2a00      	cmp	r2, #0
 8017d42:	d1ef      	bne.n	8017d24 <quorem+0xe8>
 8017d44:	3c01      	subs	r4, #1
 8017d46:	e7ea      	b.n	8017d1e <quorem+0xe2>
 8017d48:	2000      	movs	r0, #0
 8017d4a:	e7ee      	b.n	8017d2a <quorem+0xee>
 8017d4c:	0000      	movs	r0, r0
	...

08017d50 <_dtoa_r>:
 8017d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d54:	69c7      	ldr	r7, [r0, #28]
 8017d56:	b097      	sub	sp, #92	@ 0x5c
 8017d58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017d5c:	ec55 4b10 	vmov	r4, r5, d0
 8017d60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8017d62:	9107      	str	r1, [sp, #28]
 8017d64:	4681      	mov	r9, r0
 8017d66:	920c      	str	r2, [sp, #48]	@ 0x30
 8017d68:	9311      	str	r3, [sp, #68]	@ 0x44
 8017d6a:	b97f      	cbnz	r7, 8017d8c <_dtoa_r+0x3c>
 8017d6c:	2010      	movs	r0, #16
 8017d6e:	f7fd fe8f 	bl	8015a90 <malloc>
 8017d72:	4602      	mov	r2, r0
 8017d74:	f8c9 001c 	str.w	r0, [r9, #28]
 8017d78:	b920      	cbnz	r0, 8017d84 <_dtoa_r+0x34>
 8017d7a:	4ba9      	ldr	r3, [pc, #676]	@ (8018020 <_dtoa_r+0x2d0>)
 8017d7c:	21ef      	movs	r1, #239	@ 0xef
 8017d7e:	48a9      	ldr	r0, [pc, #676]	@ (8018024 <_dtoa_r+0x2d4>)
 8017d80:	f7fd fe68 	bl	8015a54 <__assert_func>
 8017d84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017d88:	6007      	str	r7, [r0, #0]
 8017d8a:	60c7      	str	r7, [r0, #12]
 8017d8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017d90:	6819      	ldr	r1, [r3, #0]
 8017d92:	b159      	cbz	r1, 8017dac <_dtoa_r+0x5c>
 8017d94:	685a      	ldr	r2, [r3, #4]
 8017d96:	604a      	str	r2, [r1, #4]
 8017d98:	2301      	movs	r3, #1
 8017d9a:	4093      	lsls	r3, r2
 8017d9c:	608b      	str	r3, [r1, #8]
 8017d9e:	4648      	mov	r0, r9
 8017da0:	f001 f97c 	bl	801909c <_Bfree>
 8017da4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017da8:	2200      	movs	r2, #0
 8017daa:	601a      	str	r2, [r3, #0]
 8017dac:	1e2b      	subs	r3, r5, #0
 8017dae:	bfb9      	ittee	lt
 8017db0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8017db4:	9305      	strlt	r3, [sp, #20]
 8017db6:	2300      	movge	r3, #0
 8017db8:	6033      	strge	r3, [r6, #0]
 8017dba:	9f05      	ldr	r7, [sp, #20]
 8017dbc:	4b9a      	ldr	r3, [pc, #616]	@ (8018028 <_dtoa_r+0x2d8>)
 8017dbe:	bfbc      	itt	lt
 8017dc0:	2201      	movlt	r2, #1
 8017dc2:	6032      	strlt	r2, [r6, #0]
 8017dc4:	43bb      	bics	r3, r7
 8017dc6:	d112      	bne.n	8017dee <_dtoa_r+0x9e>
 8017dc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017dca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8017dce:	6013      	str	r3, [r2, #0]
 8017dd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017dd4:	4323      	orrs	r3, r4
 8017dd6:	f000 855a 	beq.w	801888e <_dtoa_r+0xb3e>
 8017dda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017ddc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801803c <_dtoa_r+0x2ec>
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	f000 855c 	beq.w	801889e <_dtoa_r+0xb4e>
 8017de6:	f10a 0303 	add.w	r3, sl, #3
 8017dea:	f000 bd56 	b.w	801889a <_dtoa_r+0xb4a>
 8017dee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8017df2:	2200      	movs	r2, #0
 8017df4:	ec51 0b17 	vmov	r0, r1, d7
 8017df8:	2300      	movs	r3, #0
 8017dfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017dfe:	f7e8 fe83 	bl	8000b08 <__aeabi_dcmpeq>
 8017e02:	4680      	mov	r8, r0
 8017e04:	b158      	cbz	r0, 8017e1e <_dtoa_r+0xce>
 8017e06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017e08:	2301      	movs	r3, #1
 8017e0a:	6013      	str	r3, [r2, #0]
 8017e0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017e0e:	b113      	cbz	r3, 8017e16 <_dtoa_r+0xc6>
 8017e10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8017e12:	4b86      	ldr	r3, [pc, #536]	@ (801802c <_dtoa_r+0x2dc>)
 8017e14:	6013      	str	r3, [r2, #0]
 8017e16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018040 <_dtoa_r+0x2f0>
 8017e1a:	f000 bd40 	b.w	801889e <_dtoa_r+0xb4e>
 8017e1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8017e22:	aa14      	add	r2, sp, #80	@ 0x50
 8017e24:	a915      	add	r1, sp, #84	@ 0x54
 8017e26:	4648      	mov	r0, r9
 8017e28:	f001 fcd4 	bl	80197d4 <__d2b>
 8017e2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017e30:	9002      	str	r0, [sp, #8]
 8017e32:	2e00      	cmp	r6, #0
 8017e34:	d078      	beq.n	8017f28 <_dtoa_r+0x1d8>
 8017e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017e38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8017e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017e40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017e44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8017e48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8017e4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8017e50:	4619      	mov	r1, r3
 8017e52:	2200      	movs	r2, #0
 8017e54:	4b76      	ldr	r3, [pc, #472]	@ (8018030 <_dtoa_r+0x2e0>)
 8017e56:	f7e8 fa37 	bl	80002c8 <__aeabi_dsub>
 8017e5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8018008 <_dtoa_r+0x2b8>)
 8017e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e60:	f7e8 fbea 	bl	8000638 <__aeabi_dmul>
 8017e64:	a36a      	add	r3, pc, #424	@ (adr r3, 8018010 <_dtoa_r+0x2c0>)
 8017e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e6a:	f7e8 fa2f 	bl	80002cc <__adddf3>
 8017e6e:	4604      	mov	r4, r0
 8017e70:	4630      	mov	r0, r6
 8017e72:	460d      	mov	r5, r1
 8017e74:	f7e8 fb76 	bl	8000564 <__aeabi_i2d>
 8017e78:	a367      	add	r3, pc, #412	@ (adr r3, 8018018 <_dtoa_r+0x2c8>)
 8017e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e7e:	f7e8 fbdb 	bl	8000638 <__aeabi_dmul>
 8017e82:	4602      	mov	r2, r0
 8017e84:	460b      	mov	r3, r1
 8017e86:	4620      	mov	r0, r4
 8017e88:	4629      	mov	r1, r5
 8017e8a:	f7e8 fa1f 	bl	80002cc <__adddf3>
 8017e8e:	4604      	mov	r4, r0
 8017e90:	460d      	mov	r5, r1
 8017e92:	f7e8 fe81 	bl	8000b98 <__aeabi_d2iz>
 8017e96:	2200      	movs	r2, #0
 8017e98:	4607      	mov	r7, r0
 8017e9a:	2300      	movs	r3, #0
 8017e9c:	4620      	mov	r0, r4
 8017e9e:	4629      	mov	r1, r5
 8017ea0:	f7e8 fe3c 	bl	8000b1c <__aeabi_dcmplt>
 8017ea4:	b140      	cbz	r0, 8017eb8 <_dtoa_r+0x168>
 8017ea6:	4638      	mov	r0, r7
 8017ea8:	f7e8 fb5c 	bl	8000564 <__aeabi_i2d>
 8017eac:	4622      	mov	r2, r4
 8017eae:	462b      	mov	r3, r5
 8017eb0:	f7e8 fe2a 	bl	8000b08 <__aeabi_dcmpeq>
 8017eb4:	b900      	cbnz	r0, 8017eb8 <_dtoa_r+0x168>
 8017eb6:	3f01      	subs	r7, #1
 8017eb8:	2f16      	cmp	r7, #22
 8017eba:	d852      	bhi.n	8017f62 <_dtoa_r+0x212>
 8017ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8018034 <_dtoa_r+0x2e4>)
 8017ebe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ec6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017eca:	f7e8 fe27 	bl	8000b1c <__aeabi_dcmplt>
 8017ece:	2800      	cmp	r0, #0
 8017ed0:	d049      	beq.n	8017f66 <_dtoa_r+0x216>
 8017ed2:	3f01      	subs	r7, #1
 8017ed4:	2300      	movs	r3, #0
 8017ed6:	9310      	str	r3, [sp, #64]	@ 0x40
 8017ed8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017eda:	1b9b      	subs	r3, r3, r6
 8017edc:	1e5a      	subs	r2, r3, #1
 8017ede:	bf45      	ittet	mi
 8017ee0:	f1c3 0301 	rsbmi	r3, r3, #1
 8017ee4:	9300      	strmi	r3, [sp, #0]
 8017ee6:	2300      	movpl	r3, #0
 8017ee8:	2300      	movmi	r3, #0
 8017eea:	9206      	str	r2, [sp, #24]
 8017eec:	bf54      	ite	pl
 8017eee:	9300      	strpl	r3, [sp, #0]
 8017ef0:	9306      	strmi	r3, [sp, #24]
 8017ef2:	2f00      	cmp	r7, #0
 8017ef4:	db39      	blt.n	8017f6a <_dtoa_r+0x21a>
 8017ef6:	9b06      	ldr	r3, [sp, #24]
 8017ef8:	970d      	str	r7, [sp, #52]	@ 0x34
 8017efa:	443b      	add	r3, r7
 8017efc:	9306      	str	r3, [sp, #24]
 8017efe:	2300      	movs	r3, #0
 8017f00:	9308      	str	r3, [sp, #32]
 8017f02:	9b07      	ldr	r3, [sp, #28]
 8017f04:	2b09      	cmp	r3, #9
 8017f06:	d863      	bhi.n	8017fd0 <_dtoa_r+0x280>
 8017f08:	2b05      	cmp	r3, #5
 8017f0a:	bfc4      	itt	gt
 8017f0c:	3b04      	subgt	r3, #4
 8017f0e:	9307      	strgt	r3, [sp, #28]
 8017f10:	9b07      	ldr	r3, [sp, #28]
 8017f12:	f1a3 0302 	sub.w	r3, r3, #2
 8017f16:	bfcc      	ite	gt
 8017f18:	2400      	movgt	r4, #0
 8017f1a:	2401      	movle	r4, #1
 8017f1c:	2b03      	cmp	r3, #3
 8017f1e:	d863      	bhi.n	8017fe8 <_dtoa_r+0x298>
 8017f20:	e8df f003 	tbb	[pc, r3]
 8017f24:	2b375452 	.word	0x2b375452
 8017f28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8017f2c:	441e      	add	r6, r3
 8017f2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8017f32:	2b20      	cmp	r3, #32
 8017f34:	bfc1      	itttt	gt
 8017f36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8017f3a:	409f      	lslgt	r7, r3
 8017f3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8017f40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8017f44:	bfd6      	itet	le
 8017f46:	f1c3 0320 	rsble	r3, r3, #32
 8017f4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8017f4e:	fa04 f003 	lslle.w	r0, r4, r3
 8017f52:	f7e8 faf7 	bl	8000544 <__aeabi_ui2d>
 8017f56:	2201      	movs	r2, #1
 8017f58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017f5c:	3e01      	subs	r6, #1
 8017f5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8017f60:	e776      	b.n	8017e50 <_dtoa_r+0x100>
 8017f62:	2301      	movs	r3, #1
 8017f64:	e7b7      	b.n	8017ed6 <_dtoa_r+0x186>
 8017f66:	9010      	str	r0, [sp, #64]	@ 0x40
 8017f68:	e7b6      	b.n	8017ed8 <_dtoa_r+0x188>
 8017f6a:	9b00      	ldr	r3, [sp, #0]
 8017f6c:	1bdb      	subs	r3, r3, r7
 8017f6e:	9300      	str	r3, [sp, #0]
 8017f70:	427b      	negs	r3, r7
 8017f72:	9308      	str	r3, [sp, #32]
 8017f74:	2300      	movs	r3, #0
 8017f76:	930d      	str	r3, [sp, #52]	@ 0x34
 8017f78:	e7c3      	b.n	8017f02 <_dtoa_r+0x1b2>
 8017f7a:	2301      	movs	r3, #1
 8017f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017f80:	eb07 0b03 	add.w	fp, r7, r3
 8017f84:	f10b 0301 	add.w	r3, fp, #1
 8017f88:	2b01      	cmp	r3, #1
 8017f8a:	9303      	str	r3, [sp, #12]
 8017f8c:	bfb8      	it	lt
 8017f8e:	2301      	movlt	r3, #1
 8017f90:	e006      	b.n	8017fa0 <_dtoa_r+0x250>
 8017f92:	2301      	movs	r3, #1
 8017f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	dd28      	ble.n	8017fee <_dtoa_r+0x29e>
 8017f9c:	469b      	mov	fp, r3
 8017f9e:	9303      	str	r3, [sp, #12]
 8017fa0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8017fa4:	2100      	movs	r1, #0
 8017fa6:	2204      	movs	r2, #4
 8017fa8:	f102 0514 	add.w	r5, r2, #20
 8017fac:	429d      	cmp	r5, r3
 8017fae:	d926      	bls.n	8017ffe <_dtoa_r+0x2ae>
 8017fb0:	6041      	str	r1, [r0, #4]
 8017fb2:	4648      	mov	r0, r9
 8017fb4:	f001 f832 	bl	801901c <_Balloc>
 8017fb8:	4682      	mov	sl, r0
 8017fba:	2800      	cmp	r0, #0
 8017fbc:	d142      	bne.n	8018044 <_dtoa_r+0x2f4>
 8017fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8018038 <_dtoa_r+0x2e8>)
 8017fc0:	4602      	mov	r2, r0
 8017fc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8017fc6:	e6da      	b.n	8017d7e <_dtoa_r+0x2e>
 8017fc8:	2300      	movs	r3, #0
 8017fca:	e7e3      	b.n	8017f94 <_dtoa_r+0x244>
 8017fcc:	2300      	movs	r3, #0
 8017fce:	e7d5      	b.n	8017f7c <_dtoa_r+0x22c>
 8017fd0:	2401      	movs	r4, #1
 8017fd2:	2300      	movs	r3, #0
 8017fd4:	9307      	str	r3, [sp, #28]
 8017fd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8017fd8:	f04f 3bff 	mov.w	fp, #4294967295
 8017fdc:	2200      	movs	r2, #0
 8017fde:	f8cd b00c 	str.w	fp, [sp, #12]
 8017fe2:	2312      	movs	r3, #18
 8017fe4:	920c      	str	r2, [sp, #48]	@ 0x30
 8017fe6:	e7db      	b.n	8017fa0 <_dtoa_r+0x250>
 8017fe8:	2301      	movs	r3, #1
 8017fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8017fec:	e7f4      	b.n	8017fd8 <_dtoa_r+0x288>
 8017fee:	f04f 0b01 	mov.w	fp, #1
 8017ff2:	f8cd b00c 	str.w	fp, [sp, #12]
 8017ff6:	465b      	mov	r3, fp
 8017ff8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8017ffc:	e7d0      	b.n	8017fa0 <_dtoa_r+0x250>
 8017ffe:	3101      	adds	r1, #1
 8018000:	0052      	lsls	r2, r2, #1
 8018002:	e7d1      	b.n	8017fa8 <_dtoa_r+0x258>
 8018004:	f3af 8000 	nop.w
 8018008:	636f4361 	.word	0x636f4361
 801800c:	3fd287a7 	.word	0x3fd287a7
 8018010:	8b60c8b3 	.word	0x8b60c8b3
 8018014:	3fc68a28 	.word	0x3fc68a28
 8018018:	509f79fb 	.word	0x509f79fb
 801801c:	3fd34413 	.word	0x3fd34413
 8018020:	08045f90 	.word	0x08045f90
 8018024:	08045fa7 	.word	0x08045fa7
 8018028:	7ff00000 	.word	0x7ff00000
 801802c:	08045f53 	.word	0x08045f53
 8018030:	3ff80000 	.word	0x3ff80000
 8018034:	08046268 	.word	0x08046268
 8018038:	08045fff 	.word	0x08045fff
 801803c:	08045f8c 	.word	0x08045f8c
 8018040:	08045f52 	.word	0x08045f52
 8018044:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018048:	6018      	str	r0, [r3, #0]
 801804a:	9b03      	ldr	r3, [sp, #12]
 801804c:	2b0e      	cmp	r3, #14
 801804e:	f200 80a1 	bhi.w	8018194 <_dtoa_r+0x444>
 8018052:	2c00      	cmp	r4, #0
 8018054:	f000 809e 	beq.w	8018194 <_dtoa_r+0x444>
 8018058:	2f00      	cmp	r7, #0
 801805a:	dd33      	ble.n	80180c4 <_dtoa_r+0x374>
 801805c:	4b9c      	ldr	r3, [pc, #624]	@ (80182d0 <_dtoa_r+0x580>)
 801805e:	f007 020f 	and.w	r2, r7, #15
 8018062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018066:	ed93 7b00 	vldr	d7, [r3]
 801806a:	05f8      	lsls	r0, r7, #23
 801806c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018070:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018074:	d516      	bpl.n	80180a4 <_dtoa_r+0x354>
 8018076:	4b97      	ldr	r3, [pc, #604]	@ (80182d4 <_dtoa_r+0x584>)
 8018078:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801807c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018080:	f7e8 fc04 	bl	800088c <__aeabi_ddiv>
 8018084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018088:	f004 040f 	and.w	r4, r4, #15
 801808c:	2603      	movs	r6, #3
 801808e:	4d91      	ldr	r5, [pc, #580]	@ (80182d4 <_dtoa_r+0x584>)
 8018090:	b954      	cbnz	r4, 80180a8 <_dtoa_r+0x358>
 8018092:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801809a:	f7e8 fbf7 	bl	800088c <__aeabi_ddiv>
 801809e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80180a2:	e028      	b.n	80180f6 <_dtoa_r+0x3a6>
 80180a4:	2602      	movs	r6, #2
 80180a6:	e7f2      	b.n	801808e <_dtoa_r+0x33e>
 80180a8:	07e1      	lsls	r1, r4, #31
 80180aa:	d508      	bpl.n	80180be <_dtoa_r+0x36e>
 80180ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80180b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80180b4:	f7e8 fac0 	bl	8000638 <__aeabi_dmul>
 80180b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80180bc:	3601      	adds	r6, #1
 80180be:	1064      	asrs	r4, r4, #1
 80180c0:	3508      	adds	r5, #8
 80180c2:	e7e5      	b.n	8018090 <_dtoa_r+0x340>
 80180c4:	f000 80af 	beq.w	8018226 <_dtoa_r+0x4d6>
 80180c8:	427c      	negs	r4, r7
 80180ca:	4b81      	ldr	r3, [pc, #516]	@ (80182d0 <_dtoa_r+0x580>)
 80180cc:	4d81      	ldr	r5, [pc, #516]	@ (80182d4 <_dtoa_r+0x584>)
 80180ce:	f004 020f 	and.w	r2, r4, #15
 80180d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80180d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80180de:	f7e8 faab 	bl	8000638 <__aeabi_dmul>
 80180e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80180e6:	1124      	asrs	r4, r4, #4
 80180e8:	2300      	movs	r3, #0
 80180ea:	2602      	movs	r6, #2
 80180ec:	2c00      	cmp	r4, #0
 80180ee:	f040 808f 	bne.w	8018210 <_dtoa_r+0x4c0>
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d1d3      	bne.n	801809e <_dtoa_r+0x34e>
 80180f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80180f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	f000 8094 	beq.w	801822a <_dtoa_r+0x4da>
 8018102:	4b75      	ldr	r3, [pc, #468]	@ (80182d8 <_dtoa_r+0x588>)
 8018104:	2200      	movs	r2, #0
 8018106:	4620      	mov	r0, r4
 8018108:	4629      	mov	r1, r5
 801810a:	f7e8 fd07 	bl	8000b1c <__aeabi_dcmplt>
 801810e:	2800      	cmp	r0, #0
 8018110:	f000 808b 	beq.w	801822a <_dtoa_r+0x4da>
 8018114:	9b03      	ldr	r3, [sp, #12]
 8018116:	2b00      	cmp	r3, #0
 8018118:	f000 8087 	beq.w	801822a <_dtoa_r+0x4da>
 801811c:	f1bb 0f00 	cmp.w	fp, #0
 8018120:	dd34      	ble.n	801818c <_dtoa_r+0x43c>
 8018122:	4620      	mov	r0, r4
 8018124:	4b6d      	ldr	r3, [pc, #436]	@ (80182dc <_dtoa_r+0x58c>)
 8018126:	2200      	movs	r2, #0
 8018128:	4629      	mov	r1, r5
 801812a:	f7e8 fa85 	bl	8000638 <__aeabi_dmul>
 801812e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018132:	f107 38ff 	add.w	r8, r7, #4294967295
 8018136:	3601      	adds	r6, #1
 8018138:	465c      	mov	r4, fp
 801813a:	4630      	mov	r0, r6
 801813c:	f7e8 fa12 	bl	8000564 <__aeabi_i2d>
 8018140:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018144:	f7e8 fa78 	bl	8000638 <__aeabi_dmul>
 8018148:	4b65      	ldr	r3, [pc, #404]	@ (80182e0 <_dtoa_r+0x590>)
 801814a:	2200      	movs	r2, #0
 801814c:	f7e8 f8be 	bl	80002cc <__adddf3>
 8018150:	4605      	mov	r5, r0
 8018152:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018156:	2c00      	cmp	r4, #0
 8018158:	d16a      	bne.n	8018230 <_dtoa_r+0x4e0>
 801815a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801815e:	4b61      	ldr	r3, [pc, #388]	@ (80182e4 <_dtoa_r+0x594>)
 8018160:	2200      	movs	r2, #0
 8018162:	f7e8 f8b1 	bl	80002c8 <__aeabi_dsub>
 8018166:	4602      	mov	r2, r0
 8018168:	460b      	mov	r3, r1
 801816a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801816e:	462a      	mov	r2, r5
 8018170:	4633      	mov	r3, r6
 8018172:	f7e8 fcf1 	bl	8000b58 <__aeabi_dcmpgt>
 8018176:	2800      	cmp	r0, #0
 8018178:	f040 8298 	bne.w	80186ac <_dtoa_r+0x95c>
 801817c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018180:	462a      	mov	r2, r5
 8018182:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018186:	f7e8 fcc9 	bl	8000b1c <__aeabi_dcmplt>
 801818a:	bb38      	cbnz	r0, 80181dc <_dtoa_r+0x48c>
 801818c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018190:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018194:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018196:	2b00      	cmp	r3, #0
 8018198:	f2c0 8157 	blt.w	801844a <_dtoa_r+0x6fa>
 801819c:	2f0e      	cmp	r7, #14
 801819e:	f300 8154 	bgt.w	801844a <_dtoa_r+0x6fa>
 80181a2:	4b4b      	ldr	r3, [pc, #300]	@ (80182d0 <_dtoa_r+0x580>)
 80181a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80181a8:	ed93 7b00 	vldr	d7, [r3]
 80181ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	ed8d 7b00 	vstr	d7, [sp]
 80181b4:	f280 80e5 	bge.w	8018382 <_dtoa_r+0x632>
 80181b8:	9b03      	ldr	r3, [sp, #12]
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	f300 80e1 	bgt.w	8018382 <_dtoa_r+0x632>
 80181c0:	d10c      	bne.n	80181dc <_dtoa_r+0x48c>
 80181c2:	4b48      	ldr	r3, [pc, #288]	@ (80182e4 <_dtoa_r+0x594>)
 80181c4:	2200      	movs	r2, #0
 80181c6:	ec51 0b17 	vmov	r0, r1, d7
 80181ca:	f7e8 fa35 	bl	8000638 <__aeabi_dmul>
 80181ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181d2:	f7e8 fcb7 	bl	8000b44 <__aeabi_dcmpge>
 80181d6:	2800      	cmp	r0, #0
 80181d8:	f000 8266 	beq.w	80186a8 <_dtoa_r+0x958>
 80181dc:	2400      	movs	r4, #0
 80181de:	4625      	mov	r5, r4
 80181e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80181e2:	4656      	mov	r6, sl
 80181e4:	ea6f 0803 	mvn.w	r8, r3
 80181e8:	2700      	movs	r7, #0
 80181ea:	4621      	mov	r1, r4
 80181ec:	4648      	mov	r0, r9
 80181ee:	f000 ff55 	bl	801909c <_Bfree>
 80181f2:	2d00      	cmp	r5, #0
 80181f4:	f000 80bd 	beq.w	8018372 <_dtoa_r+0x622>
 80181f8:	b12f      	cbz	r7, 8018206 <_dtoa_r+0x4b6>
 80181fa:	42af      	cmp	r7, r5
 80181fc:	d003      	beq.n	8018206 <_dtoa_r+0x4b6>
 80181fe:	4639      	mov	r1, r7
 8018200:	4648      	mov	r0, r9
 8018202:	f000 ff4b 	bl	801909c <_Bfree>
 8018206:	4629      	mov	r1, r5
 8018208:	4648      	mov	r0, r9
 801820a:	f000 ff47 	bl	801909c <_Bfree>
 801820e:	e0b0      	b.n	8018372 <_dtoa_r+0x622>
 8018210:	07e2      	lsls	r2, r4, #31
 8018212:	d505      	bpl.n	8018220 <_dtoa_r+0x4d0>
 8018214:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018218:	f7e8 fa0e 	bl	8000638 <__aeabi_dmul>
 801821c:	3601      	adds	r6, #1
 801821e:	2301      	movs	r3, #1
 8018220:	1064      	asrs	r4, r4, #1
 8018222:	3508      	adds	r5, #8
 8018224:	e762      	b.n	80180ec <_dtoa_r+0x39c>
 8018226:	2602      	movs	r6, #2
 8018228:	e765      	b.n	80180f6 <_dtoa_r+0x3a6>
 801822a:	9c03      	ldr	r4, [sp, #12]
 801822c:	46b8      	mov	r8, r7
 801822e:	e784      	b.n	801813a <_dtoa_r+0x3ea>
 8018230:	4b27      	ldr	r3, [pc, #156]	@ (80182d0 <_dtoa_r+0x580>)
 8018232:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018234:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018238:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801823c:	4454      	add	r4, sl
 801823e:	2900      	cmp	r1, #0
 8018240:	d054      	beq.n	80182ec <_dtoa_r+0x59c>
 8018242:	4929      	ldr	r1, [pc, #164]	@ (80182e8 <_dtoa_r+0x598>)
 8018244:	2000      	movs	r0, #0
 8018246:	f7e8 fb21 	bl	800088c <__aeabi_ddiv>
 801824a:	4633      	mov	r3, r6
 801824c:	462a      	mov	r2, r5
 801824e:	f7e8 f83b 	bl	80002c8 <__aeabi_dsub>
 8018252:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018256:	4656      	mov	r6, sl
 8018258:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801825c:	f7e8 fc9c 	bl	8000b98 <__aeabi_d2iz>
 8018260:	4605      	mov	r5, r0
 8018262:	f7e8 f97f 	bl	8000564 <__aeabi_i2d>
 8018266:	4602      	mov	r2, r0
 8018268:	460b      	mov	r3, r1
 801826a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801826e:	f7e8 f82b 	bl	80002c8 <__aeabi_dsub>
 8018272:	3530      	adds	r5, #48	@ 0x30
 8018274:	4602      	mov	r2, r0
 8018276:	460b      	mov	r3, r1
 8018278:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801827c:	f806 5b01 	strb.w	r5, [r6], #1
 8018280:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018284:	f7e8 fc4a 	bl	8000b1c <__aeabi_dcmplt>
 8018288:	2800      	cmp	r0, #0
 801828a:	d172      	bne.n	8018372 <_dtoa_r+0x622>
 801828c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018290:	4911      	ldr	r1, [pc, #68]	@ (80182d8 <_dtoa_r+0x588>)
 8018292:	2000      	movs	r0, #0
 8018294:	f7e8 f818 	bl	80002c8 <__aeabi_dsub>
 8018298:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801829c:	f7e8 fc3e 	bl	8000b1c <__aeabi_dcmplt>
 80182a0:	2800      	cmp	r0, #0
 80182a2:	f040 80b4 	bne.w	801840e <_dtoa_r+0x6be>
 80182a6:	42a6      	cmp	r6, r4
 80182a8:	f43f af70 	beq.w	801818c <_dtoa_r+0x43c>
 80182ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80182b0:	4b0a      	ldr	r3, [pc, #40]	@ (80182dc <_dtoa_r+0x58c>)
 80182b2:	2200      	movs	r2, #0
 80182b4:	f7e8 f9c0 	bl	8000638 <__aeabi_dmul>
 80182b8:	4b08      	ldr	r3, [pc, #32]	@ (80182dc <_dtoa_r+0x58c>)
 80182ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80182be:	2200      	movs	r2, #0
 80182c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80182c4:	f7e8 f9b8 	bl	8000638 <__aeabi_dmul>
 80182c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80182cc:	e7c4      	b.n	8018258 <_dtoa_r+0x508>
 80182ce:	bf00      	nop
 80182d0:	08046268 	.word	0x08046268
 80182d4:	08046240 	.word	0x08046240
 80182d8:	3ff00000 	.word	0x3ff00000
 80182dc:	40240000 	.word	0x40240000
 80182e0:	401c0000 	.word	0x401c0000
 80182e4:	40140000 	.word	0x40140000
 80182e8:	3fe00000 	.word	0x3fe00000
 80182ec:	4631      	mov	r1, r6
 80182ee:	4628      	mov	r0, r5
 80182f0:	f7e8 f9a2 	bl	8000638 <__aeabi_dmul>
 80182f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80182f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80182fa:	4656      	mov	r6, sl
 80182fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018300:	f7e8 fc4a 	bl	8000b98 <__aeabi_d2iz>
 8018304:	4605      	mov	r5, r0
 8018306:	f7e8 f92d 	bl	8000564 <__aeabi_i2d>
 801830a:	4602      	mov	r2, r0
 801830c:	460b      	mov	r3, r1
 801830e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018312:	f7e7 ffd9 	bl	80002c8 <__aeabi_dsub>
 8018316:	3530      	adds	r5, #48	@ 0x30
 8018318:	f806 5b01 	strb.w	r5, [r6], #1
 801831c:	4602      	mov	r2, r0
 801831e:	460b      	mov	r3, r1
 8018320:	42a6      	cmp	r6, r4
 8018322:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018326:	f04f 0200 	mov.w	r2, #0
 801832a:	d124      	bne.n	8018376 <_dtoa_r+0x626>
 801832c:	4baf      	ldr	r3, [pc, #700]	@ (80185ec <_dtoa_r+0x89c>)
 801832e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018332:	f7e7 ffcb 	bl	80002cc <__adddf3>
 8018336:	4602      	mov	r2, r0
 8018338:	460b      	mov	r3, r1
 801833a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801833e:	f7e8 fc0b 	bl	8000b58 <__aeabi_dcmpgt>
 8018342:	2800      	cmp	r0, #0
 8018344:	d163      	bne.n	801840e <_dtoa_r+0x6be>
 8018346:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801834a:	49a8      	ldr	r1, [pc, #672]	@ (80185ec <_dtoa_r+0x89c>)
 801834c:	2000      	movs	r0, #0
 801834e:	f7e7 ffbb 	bl	80002c8 <__aeabi_dsub>
 8018352:	4602      	mov	r2, r0
 8018354:	460b      	mov	r3, r1
 8018356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801835a:	f7e8 fbdf 	bl	8000b1c <__aeabi_dcmplt>
 801835e:	2800      	cmp	r0, #0
 8018360:	f43f af14 	beq.w	801818c <_dtoa_r+0x43c>
 8018364:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8018366:	1e73      	subs	r3, r6, #1
 8018368:	9313      	str	r3, [sp, #76]	@ 0x4c
 801836a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801836e:	2b30      	cmp	r3, #48	@ 0x30
 8018370:	d0f8      	beq.n	8018364 <_dtoa_r+0x614>
 8018372:	4647      	mov	r7, r8
 8018374:	e03b      	b.n	80183ee <_dtoa_r+0x69e>
 8018376:	4b9e      	ldr	r3, [pc, #632]	@ (80185f0 <_dtoa_r+0x8a0>)
 8018378:	f7e8 f95e 	bl	8000638 <__aeabi_dmul>
 801837c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018380:	e7bc      	b.n	80182fc <_dtoa_r+0x5ac>
 8018382:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018386:	4656      	mov	r6, sl
 8018388:	e9dd 2300 	ldrd	r2, r3, [sp]
 801838c:	4620      	mov	r0, r4
 801838e:	4629      	mov	r1, r5
 8018390:	f7e8 fa7c 	bl	800088c <__aeabi_ddiv>
 8018394:	f7e8 fc00 	bl	8000b98 <__aeabi_d2iz>
 8018398:	4680      	mov	r8, r0
 801839a:	f7e8 f8e3 	bl	8000564 <__aeabi_i2d>
 801839e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80183a2:	f7e8 f949 	bl	8000638 <__aeabi_dmul>
 80183a6:	4602      	mov	r2, r0
 80183a8:	460b      	mov	r3, r1
 80183aa:	4620      	mov	r0, r4
 80183ac:	4629      	mov	r1, r5
 80183ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80183b2:	f7e7 ff89 	bl	80002c8 <__aeabi_dsub>
 80183b6:	f806 4b01 	strb.w	r4, [r6], #1
 80183ba:	9d03      	ldr	r5, [sp, #12]
 80183bc:	eba6 040a 	sub.w	r4, r6, sl
 80183c0:	42a5      	cmp	r5, r4
 80183c2:	4602      	mov	r2, r0
 80183c4:	460b      	mov	r3, r1
 80183c6:	d133      	bne.n	8018430 <_dtoa_r+0x6e0>
 80183c8:	f7e7 ff80 	bl	80002cc <__adddf3>
 80183cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80183d0:	4604      	mov	r4, r0
 80183d2:	460d      	mov	r5, r1
 80183d4:	f7e8 fbc0 	bl	8000b58 <__aeabi_dcmpgt>
 80183d8:	b9c0      	cbnz	r0, 801840c <_dtoa_r+0x6bc>
 80183da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80183de:	4620      	mov	r0, r4
 80183e0:	4629      	mov	r1, r5
 80183e2:	f7e8 fb91 	bl	8000b08 <__aeabi_dcmpeq>
 80183e6:	b110      	cbz	r0, 80183ee <_dtoa_r+0x69e>
 80183e8:	f018 0f01 	tst.w	r8, #1
 80183ec:	d10e      	bne.n	801840c <_dtoa_r+0x6bc>
 80183ee:	9902      	ldr	r1, [sp, #8]
 80183f0:	4648      	mov	r0, r9
 80183f2:	f000 fe53 	bl	801909c <_Bfree>
 80183f6:	2300      	movs	r3, #0
 80183f8:	7033      	strb	r3, [r6, #0]
 80183fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80183fc:	3701      	adds	r7, #1
 80183fe:	601f      	str	r7, [r3, #0]
 8018400:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018402:	2b00      	cmp	r3, #0
 8018404:	f000 824b 	beq.w	801889e <_dtoa_r+0xb4e>
 8018408:	601e      	str	r6, [r3, #0]
 801840a:	e248      	b.n	801889e <_dtoa_r+0xb4e>
 801840c:	46b8      	mov	r8, r7
 801840e:	4633      	mov	r3, r6
 8018410:	461e      	mov	r6, r3
 8018412:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018416:	2a39      	cmp	r2, #57	@ 0x39
 8018418:	d106      	bne.n	8018428 <_dtoa_r+0x6d8>
 801841a:	459a      	cmp	sl, r3
 801841c:	d1f8      	bne.n	8018410 <_dtoa_r+0x6c0>
 801841e:	2230      	movs	r2, #48	@ 0x30
 8018420:	f108 0801 	add.w	r8, r8, #1
 8018424:	f88a 2000 	strb.w	r2, [sl]
 8018428:	781a      	ldrb	r2, [r3, #0]
 801842a:	3201      	adds	r2, #1
 801842c:	701a      	strb	r2, [r3, #0]
 801842e:	e7a0      	b.n	8018372 <_dtoa_r+0x622>
 8018430:	4b6f      	ldr	r3, [pc, #444]	@ (80185f0 <_dtoa_r+0x8a0>)
 8018432:	2200      	movs	r2, #0
 8018434:	f7e8 f900 	bl	8000638 <__aeabi_dmul>
 8018438:	2200      	movs	r2, #0
 801843a:	2300      	movs	r3, #0
 801843c:	4604      	mov	r4, r0
 801843e:	460d      	mov	r5, r1
 8018440:	f7e8 fb62 	bl	8000b08 <__aeabi_dcmpeq>
 8018444:	2800      	cmp	r0, #0
 8018446:	d09f      	beq.n	8018388 <_dtoa_r+0x638>
 8018448:	e7d1      	b.n	80183ee <_dtoa_r+0x69e>
 801844a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801844c:	2a00      	cmp	r2, #0
 801844e:	f000 80ea 	beq.w	8018626 <_dtoa_r+0x8d6>
 8018452:	9a07      	ldr	r2, [sp, #28]
 8018454:	2a01      	cmp	r2, #1
 8018456:	f300 80cd 	bgt.w	80185f4 <_dtoa_r+0x8a4>
 801845a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801845c:	2a00      	cmp	r2, #0
 801845e:	f000 80c1 	beq.w	80185e4 <_dtoa_r+0x894>
 8018462:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8018466:	9c08      	ldr	r4, [sp, #32]
 8018468:	9e00      	ldr	r6, [sp, #0]
 801846a:	9a00      	ldr	r2, [sp, #0]
 801846c:	441a      	add	r2, r3
 801846e:	9200      	str	r2, [sp, #0]
 8018470:	9a06      	ldr	r2, [sp, #24]
 8018472:	2101      	movs	r1, #1
 8018474:	441a      	add	r2, r3
 8018476:	4648      	mov	r0, r9
 8018478:	9206      	str	r2, [sp, #24]
 801847a:	f000 ff0d 	bl	8019298 <__i2b>
 801847e:	4605      	mov	r5, r0
 8018480:	b166      	cbz	r6, 801849c <_dtoa_r+0x74c>
 8018482:	9b06      	ldr	r3, [sp, #24]
 8018484:	2b00      	cmp	r3, #0
 8018486:	dd09      	ble.n	801849c <_dtoa_r+0x74c>
 8018488:	42b3      	cmp	r3, r6
 801848a:	9a00      	ldr	r2, [sp, #0]
 801848c:	bfa8      	it	ge
 801848e:	4633      	movge	r3, r6
 8018490:	1ad2      	subs	r2, r2, r3
 8018492:	9200      	str	r2, [sp, #0]
 8018494:	9a06      	ldr	r2, [sp, #24]
 8018496:	1af6      	subs	r6, r6, r3
 8018498:	1ad3      	subs	r3, r2, r3
 801849a:	9306      	str	r3, [sp, #24]
 801849c:	9b08      	ldr	r3, [sp, #32]
 801849e:	b30b      	cbz	r3, 80184e4 <_dtoa_r+0x794>
 80184a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184a2:	2b00      	cmp	r3, #0
 80184a4:	f000 80c6 	beq.w	8018634 <_dtoa_r+0x8e4>
 80184a8:	2c00      	cmp	r4, #0
 80184aa:	f000 80c0 	beq.w	801862e <_dtoa_r+0x8de>
 80184ae:	4629      	mov	r1, r5
 80184b0:	4622      	mov	r2, r4
 80184b2:	4648      	mov	r0, r9
 80184b4:	f000 ffa8 	bl	8019408 <__pow5mult>
 80184b8:	9a02      	ldr	r2, [sp, #8]
 80184ba:	4601      	mov	r1, r0
 80184bc:	4605      	mov	r5, r0
 80184be:	4648      	mov	r0, r9
 80184c0:	f000 ff00 	bl	80192c4 <__multiply>
 80184c4:	9902      	ldr	r1, [sp, #8]
 80184c6:	4680      	mov	r8, r0
 80184c8:	4648      	mov	r0, r9
 80184ca:	f000 fde7 	bl	801909c <_Bfree>
 80184ce:	9b08      	ldr	r3, [sp, #32]
 80184d0:	1b1b      	subs	r3, r3, r4
 80184d2:	9308      	str	r3, [sp, #32]
 80184d4:	f000 80b1 	beq.w	801863a <_dtoa_r+0x8ea>
 80184d8:	9a08      	ldr	r2, [sp, #32]
 80184da:	4641      	mov	r1, r8
 80184dc:	4648      	mov	r0, r9
 80184de:	f000 ff93 	bl	8019408 <__pow5mult>
 80184e2:	9002      	str	r0, [sp, #8]
 80184e4:	2101      	movs	r1, #1
 80184e6:	4648      	mov	r0, r9
 80184e8:	f000 fed6 	bl	8019298 <__i2b>
 80184ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80184ee:	4604      	mov	r4, r0
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	f000 81d8 	beq.w	80188a6 <_dtoa_r+0xb56>
 80184f6:	461a      	mov	r2, r3
 80184f8:	4601      	mov	r1, r0
 80184fa:	4648      	mov	r0, r9
 80184fc:	f000 ff84 	bl	8019408 <__pow5mult>
 8018500:	9b07      	ldr	r3, [sp, #28]
 8018502:	2b01      	cmp	r3, #1
 8018504:	4604      	mov	r4, r0
 8018506:	f300 809f 	bgt.w	8018648 <_dtoa_r+0x8f8>
 801850a:	9b04      	ldr	r3, [sp, #16]
 801850c:	2b00      	cmp	r3, #0
 801850e:	f040 8097 	bne.w	8018640 <_dtoa_r+0x8f0>
 8018512:	9b05      	ldr	r3, [sp, #20]
 8018514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018518:	2b00      	cmp	r3, #0
 801851a:	f040 8093 	bne.w	8018644 <_dtoa_r+0x8f4>
 801851e:	9b05      	ldr	r3, [sp, #20]
 8018520:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018524:	0d1b      	lsrs	r3, r3, #20
 8018526:	051b      	lsls	r3, r3, #20
 8018528:	b133      	cbz	r3, 8018538 <_dtoa_r+0x7e8>
 801852a:	9b00      	ldr	r3, [sp, #0]
 801852c:	3301      	adds	r3, #1
 801852e:	9300      	str	r3, [sp, #0]
 8018530:	9b06      	ldr	r3, [sp, #24]
 8018532:	3301      	adds	r3, #1
 8018534:	9306      	str	r3, [sp, #24]
 8018536:	2301      	movs	r3, #1
 8018538:	9308      	str	r3, [sp, #32]
 801853a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801853c:	2b00      	cmp	r3, #0
 801853e:	f000 81b8 	beq.w	80188b2 <_dtoa_r+0xb62>
 8018542:	6923      	ldr	r3, [r4, #16]
 8018544:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018548:	6918      	ldr	r0, [r3, #16]
 801854a:	f000 fe59 	bl	8019200 <__hi0bits>
 801854e:	f1c0 0020 	rsb	r0, r0, #32
 8018552:	9b06      	ldr	r3, [sp, #24]
 8018554:	4418      	add	r0, r3
 8018556:	f010 001f 	ands.w	r0, r0, #31
 801855a:	f000 8082 	beq.w	8018662 <_dtoa_r+0x912>
 801855e:	f1c0 0320 	rsb	r3, r0, #32
 8018562:	2b04      	cmp	r3, #4
 8018564:	dd73      	ble.n	801864e <_dtoa_r+0x8fe>
 8018566:	9b00      	ldr	r3, [sp, #0]
 8018568:	f1c0 001c 	rsb	r0, r0, #28
 801856c:	4403      	add	r3, r0
 801856e:	9300      	str	r3, [sp, #0]
 8018570:	9b06      	ldr	r3, [sp, #24]
 8018572:	4403      	add	r3, r0
 8018574:	4406      	add	r6, r0
 8018576:	9306      	str	r3, [sp, #24]
 8018578:	9b00      	ldr	r3, [sp, #0]
 801857a:	2b00      	cmp	r3, #0
 801857c:	dd05      	ble.n	801858a <_dtoa_r+0x83a>
 801857e:	9902      	ldr	r1, [sp, #8]
 8018580:	461a      	mov	r2, r3
 8018582:	4648      	mov	r0, r9
 8018584:	f000 ff9a 	bl	80194bc <__lshift>
 8018588:	9002      	str	r0, [sp, #8]
 801858a:	9b06      	ldr	r3, [sp, #24]
 801858c:	2b00      	cmp	r3, #0
 801858e:	dd05      	ble.n	801859c <_dtoa_r+0x84c>
 8018590:	4621      	mov	r1, r4
 8018592:	461a      	mov	r2, r3
 8018594:	4648      	mov	r0, r9
 8018596:	f000 ff91 	bl	80194bc <__lshift>
 801859a:	4604      	mov	r4, r0
 801859c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d061      	beq.n	8018666 <_dtoa_r+0x916>
 80185a2:	9802      	ldr	r0, [sp, #8]
 80185a4:	4621      	mov	r1, r4
 80185a6:	f000 fff5 	bl	8019594 <__mcmp>
 80185aa:	2800      	cmp	r0, #0
 80185ac:	da5b      	bge.n	8018666 <_dtoa_r+0x916>
 80185ae:	2300      	movs	r3, #0
 80185b0:	9902      	ldr	r1, [sp, #8]
 80185b2:	220a      	movs	r2, #10
 80185b4:	4648      	mov	r0, r9
 80185b6:	f000 fd93 	bl	80190e0 <__multadd>
 80185ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80185bc:	9002      	str	r0, [sp, #8]
 80185be:	f107 38ff 	add.w	r8, r7, #4294967295
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	f000 8177 	beq.w	80188b6 <_dtoa_r+0xb66>
 80185c8:	4629      	mov	r1, r5
 80185ca:	2300      	movs	r3, #0
 80185cc:	220a      	movs	r2, #10
 80185ce:	4648      	mov	r0, r9
 80185d0:	f000 fd86 	bl	80190e0 <__multadd>
 80185d4:	f1bb 0f00 	cmp.w	fp, #0
 80185d8:	4605      	mov	r5, r0
 80185da:	dc6f      	bgt.n	80186bc <_dtoa_r+0x96c>
 80185dc:	9b07      	ldr	r3, [sp, #28]
 80185de:	2b02      	cmp	r3, #2
 80185e0:	dc49      	bgt.n	8018676 <_dtoa_r+0x926>
 80185e2:	e06b      	b.n	80186bc <_dtoa_r+0x96c>
 80185e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80185e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80185ea:	e73c      	b.n	8018466 <_dtoa_r+0x716>
 80185ec:	3fe00000 	.word	0x3fe00000
 80185f0:	40240000 	.word	0x40240000
 80185f4:	9b03      	ldr	r3, [sp, #12]
 80185f6:	1e5c      	subs	r4, r3, #1
 80185f8:	9b08      	ldr	r3, [sp, #32]
 80185fa:	42a3      	cmp	r3, r4
 80185fc:	db09      	blt.n	8018612 <_dtoa_r+0x8c2>
 80185fe:	1b1c      	subs	r4, r3, r4
 8018600:	9b03      	ldr	r3, [sp, #12]
 8018602:	2b00      	cmp	r3, #0
 8018604:	f6bf af30 	bge.w	8018468 <_dtoa_r+0x718>
 8018608:	9b00      	ldr	r3, [sp, #0]
 801860a:	9a03      	ldr	r2, [sp, #12]
 801860c:	1a9e      	subs	r6, r3, r2
 801860e:	2300      	movs	r3, #0
 8018610:	e72b      	b.n	801846a <_dtoa_r+0x71a>
 8018612:	9b08      	ldr	r3, [sp, #32]
 8018614:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018616:	9408      	str	r4, [sp, #32]
 8018618:	1ae3      	subs	r3, r4, r3
 801861a:	441a      	add	r2, r3
 801861c:	9e00      	ldr	r6, [sp, #0]
 801861e:	9b03      	ldr	r3, [sp, #12]
 8018620:	920d      	str	r2, [sp, #52]	@ 0x34
 8018622:	2400      	movs	r4, #0
 8018624:	e721      	b.n	801846a <_dtoa_r+0x71a>
 8018626:	9c08      	ldr	r4, [sp, #32]
 8018628:	9e00      	ldr	r6, [sp, #0]
 801862a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801862c:	e728      	b.n	8018480 <_dtoa_r+0x730>
 801862e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8018632:	e751      	b.n	80184d8 <_dtoa_r+0x788>
 8018634:	9a08      	ldr	r2, [sp, #32]
 8018636:	9902      	ldr	r1, [sp, #8]
 8018638:	e750      	b.n	80184dc <_dtoa_r+0x78c>
 801863a:	f8cd 8008 	str.w	r8, [sp, #8]
 801863e:	e751      	b.n	80184e4 <_dtoa_r+0x794>
 8018640:	2300      	movs	r3, #0
 8018642:	e779      	b.n	8018538 <_dtoa_r+0x7e8>
 8018644:	9b04      	ldr	r3, [sp, #16]
 8018646:	e777      	b.n	8018538 <_dtoa_r+0x7e8>
 8018648:	2300      	movs	r3, #0
 801864a:	9308      	str	r3, [sp, #32]
 801864c:	e779      	b.n	8018542 <_dtoa_r+0x7f2>
 801864e:	d093      	beq.n	8018578 <_dtoa_r+0x828>
 8018650:	9a00      	ldr	r2, [sp, #0]
 8018652:	331c      	adds	r3, #28
 8018654:	441a      	add	r2, r3
 8018656:	9200      	str	r2, [sp, #0]
 8018658:	9a06      	ldr	r2, [sp, #24]
 801865a:	441a      	add	r2, r3
 801865c:	441e      	add	r6, r3
 801865e:	9206      	str	r2, [sp, #24]
 8018660:	e78a      	b.n	8018578 <_dtoa_r+0x828>
 8018662:	4603      	mov	r3, r0
 8018664:	e7f4      	b.n	8018650 <_dtoa_r+0x900>
 8018666:	9b03      	ldr	r3, [sp, #12]
 8018668:	2b00      	cmp	r3, #0
 801866a:	46b8      	mov	r8, r7
 801866c:	dc20      	bgt.n	80186b0 <_dtoa_r+0x960>
 801866e:	469b      	mov	fp, r3
 8018670:	9b07      	ldr	r3, [sp, #28]
 8018672:	2b02      	cmp	r3, #2
 8018674:	dd1e      	ble.n	80186b4 <_dtoa_r+0x964>
 8018676:	f1bb 0f00 	cmp.w	fp, #0
 801867a:	f47f adb1 	bne.w	80181e0 <_dtoa_r+0x490>
 801867e:	4621      	mov	r1, r4
 8018680:	465b      	mov	r3, fp
 8018682:	2205      	movs	r2, #5
 8018684:	4648      	mov	r0, r9
 8018686:	f000 fd2b 	bl	80190e0 <__multadd>
 801868a:	4601      	mov	r1, r0
 801868c:	4604      	mov	r4, r0
 801868e:	9802      	ldr	r0, [sp, #8]
 8018690:	f000 ff80 	bl	8019594 <__mcmp>
 8018694:	2800      	cmp	r0, #0
 8018696:	f77f ada3 	ble.w	80181e0 <_dtoa_r+0x490>
 801869a:	4656      	mov	r6, sl
 801869c:	2331      	movs	r3, #49	@ 0x31
 801869e:	f806 3b01 	strb.w	r3, [r6], #1
 80186a2:	f108 0801 	add.w	r8, r8, #1
 80186a6:	e59f      	b.n	80181e8 <_dtoa_r+0x498>
 80186a8:	9c03      	ldr	r4, [sp, #12]
 80186aa:	46b8      	mov	r8, r7
 80186ac:	4625      	mov	r5, r4
 80186ae:	e7f4      	b.n	801869a <_dtoa_r+0x94a>
 80186b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80186b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	f000 8101 	beq.w	80188be <_dtoa_r+0xb6e>
 80186bc:	2e00      	cmp	r6, #0
 80186be:	dd05      	ble.n	80186cc <_dtoa_r+0x97c>
 80186c0:	4629      	mov	r1, r5
 80186c2:	4632      	mov	r2, r6
 80186c4:	4648      	mov	r0, r9
 80186c6:	f000 fef9 	bl	80194bc <__lshift>
 80186ca:	4605      	mov	r5, r0
 80186cc:	9b08      	ldr	r3, [sp, #32]
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	d05c      	beq.n	801878c <_dtoa_r+0xa3c>
 80186d2:	6869      	ldr	r1, [r5, #4]
 80186d4:	4648      	mov	r0, r9
 80186d6:	f000 fca1 	bl	801901c <_Balloc>
 80186da:	4606      	mov	r6, r0
 80186dc:	b928      	cbnz	r0, 80186ea <_dtoa_r+0x99a>
 80186de:	4b82      	ldr	r3, [pc, #520]	@ (80188e8 <_dtoa_r+0xb98>)
 80186e0:	4602      	mov	r2, r0
 80186e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80186e6:	f7ff bb4a 	b.w	8017d7e <_dtoa_r+0x2e>
 80186ea:	692a      	ldr	r2, [r5, #16]
 80186ec:	3202      	adds	r2, #2
 80186ee:	0092      	lsls	r2, r2, #2
 80186f0:	f105 010c 	add.w	r1, r5, #12
 80186f4:	300c      	adds	r0, #12
 80186f6:	f7ff fa82 	bl	8017bfe <memcpy>
 80186fa:	2201      	movs	r2, #1
 80186fc:	4631      	mov	r1, r6
 80186fe:	4648      	mov	r0, r9
 8018700:	f000 fedc 	bl	80194bc <__lshift>
 8018704:	f10a 0301 	add.w	r3, sl, #1
 8018708:	9300      	str	r3, [sp, #0]
 801870a:	eb0a 030b 	add.w	r3, sl, fp
 801870e:	9308      	str	r3, [sp, #32]
 8018710:	9b04      	ldr	r3, [sp, #16]
 8018712:	f003 0301 	and.w	r3, r3, #1
 8018716:	462f      	mov	r7, r5
 8018718:	9306      	str	r3, [sp, #24]
 801871a:	4605      	mov	r5, r0
 801871c:	9b00      	ldr	r3, [sp, #0]
 801871e:	9802      	ldr	r0, [sp, #8]
 8018720:	4621      	mov	r1, r4
 8018722:	f103 3bff 	add.w	fp, r3, #4294967295
 8018726:	f7ff fa89 	bl	8017c3c <quorem>
 801872a:	4603      	mov	r3, r0
 801872c:	3330      	adds	r3, #48	@ 0x30
 801872e:	9003      	str	r0, [sp, #12]
 8018730:	4639      	mov	r1, r7
 8018732:	9802      	ldr	r0, [sp, #8]
 8018734:	9309      	str	r3, [sp, #36]	@ 0x24
 8018736:	f000 ff2d 	bl	8019594 <__mcmp>
 801873a:	462a      	mov	r2, r5
 801873c:	9004      	str	r0, [sp, #16]
 801873e:	4621      	mov	r1, r4
 8018740:	4648      	mov	r0, r9
 8018742:	f000 ff43 	bl	80195cc <__mdiff>
 8018746:	68c2      	ldr	r2, [r0, #12]
 8018748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801874a:	4606      	mov	r6, r0
 801874c:	bb02      	cbnz	r2, 8018790 <_dtoa_r+0xa40>
 801874e:	4601      	mov	r1, r0
 8018750:	9802      	ldr	r0, [sp, #8]
 8018752:	f000 ff1f 	bl	8019594 <__mcmp>
 8018756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018758:	4602      	mov	r2, r0
 801875a:	4631      	mov	r1, r6
 801875c:	4648      	mov	r0, r9
 801875e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018760:	9309      	str	r3, [sp, #36]	@ 0x24
 8018762:	f000 fc9b 	bl	801909c <_Bfree>
 8018766:	9b07      	ldr	r3, [sp, #28]
 8018768:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801876a:	9e00      	ldr	r6, [sp, #0]
 801876c:	ea42 0103 	orr.w	r1, r2, r3
 8018770:	9b06      	ldr	r3, [sp, #24]
 8018772:	4319      	orrs	r1, r3
 8018774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018776:	d10d      	bne.n	8018794 <_dtoa_r+0xa44>
 8018778:	2b39      	cmp	r3, #57	@ 0x39
 801877a:	d027      	beq.n	80187cc <_dtoa_r+0xa7c>
 801877c:	9a04      	ldr	r2, [sp, #16]
 801877e:	2a00      	cmp	r2, #0
 8018780:	dd01      	ble.n	8018786 <_dtoa_r+0xa36>
 8018782:	9b03      	ldr	r3, [sp, #12]
 8018784:	3331      	adds	r3, #49	@ 0x31
 8018786:	f88b 3000 	strb.w	r3, [fp]
 801878a:	e52e      	b.n	80181ea <_dtoa_r+0x49a>
 801878c:	4628      	mov	r0, r5
 801878e:	e7b9      	b.n	8018704 <_dtoa_r+0x9b4>
 8018790:	2201      	movs	r2, #1
 8018792:	e7e2      	b.n	801875a <_dtoa_r+0xa0a>
 8018794:	9904      	ldr	r1, [sp, #16]
 8018796:	2900      	cmp	r1, #0
 8018798:	db04      	blt.n	80187a4 <_dtoa_r+0xa54>
 801879a:	9807      	ldr	r0, [sp, #28]
 801879c:	4301      	orrs	r1, r0
 801879e:	9806      	ldr	r0, [sp, #24]
 80187a0:	4301      	orrs	r1, r0
 80187a2:	d120      	bne.n	80187e6 <_dtoa_r+0xa96>
 80187a4:	2a00      	cmp	r2, #0
 80187a6:	ddee      	ble.n	8018786 <_dtoa_r+0xa36>
 80187a8:	9902      	ldr	r1, [sp, #8]
 80187aa:	9300      	str	r3, [sp, #0]
 80187ac:	2201      	movs	r2, #1
 80187ae:	4648      	mov	r0, r9
 80187b0:	f000 fe84 	bl	80194bc <__lshift>
 80187b4:	4621      	mov	r1, r4
 80187b6:	9002      	str	r0, [sp, #8]
 80187b8:	f000 feec 	bl	8019594 <__mcmp>
 80187bc:	2800      	cmp	r0, #0
 80187be:	9b00      	ldr	r3, [sp, #0]
 80187c0:	dc02      	bgt.n	80187c8 <_dtoa_r+0xa78>
 80187c2:	d1e0      	bne.n	8018786 <_dtoa_r+0xa36>
 80187c4:	07da      	lsls	r2, r3, #31
 80187c6:	d5de      	bpl.n	8018786 <_dtoa_r+0xa36>
 80187c8:	2b39      	cmp	r3, #57	@ 0x39
 80187ca:	d1da      	bne.n	8018782 <_dtoa_r+0xa32>
 80187cc:	2339      	movs	r3, #57	@ 0x39
 80187ce:	f88b 3000 	strb.w	r3, [fp]
 80187d2:	4633      	mov	r3, r6
 80187d4:	461e      	mov	r6, r3
 80187d6:	3b01      	subs	r3, #1
 80187d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80187dc:	2a39      	cmp	r2, #57	@ 0x39
 80187de:	d04e      	beq.n	801887e <_dtoa_r+0xb2e>
 80187e0:	3201      	adds	r2, #1
 80187e2:	701a      	strb	r2, [r3, #0]
 80187e4:	e501      	b.n	80181ea <_dtoa_r+0x49a>
 80187e6:	2a00      	cmp	r2, #0
 80187e8:	dd03      	ble.n	80187f2 <_dtoa_r+0xaa2>
 80187ea:	2b39      	cmp	r3, #57	@ 0x39
 80187ec:	d0ee      	beq.n	80187cc <_dtoa_r+0xa7c>
 80187ee:	3301      	adds	r3, #1
 80187f0:	e7c9      	b.n	8018786 <_dtoa_r+0xa36>
 80187f2:	9a00      	ldr	r2, [sp, #0]
 80187f4:	9908      	ldr	r1, [sp, #32]
 80187f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80187fa:	428a      	cmp	r2, r1
 80187fc:	d028      	beq.n	8018850 <_dtoa_r+0xb00>
 80187fe:	9902      	ldr	r1, [sp, #8]
 8018800:	2300      	movs	r3, #0
 8018802:	220a      	movs	r2, #10
 8018804:	4648      	mov	r0, r9
 8018806:	f000 fc6b 	bl	80190e0 <__multadd>
 801880a:	42af      	cmp	r7, r5
 801880c:	9002      	str	r0, [sp, #8]
 801880e:	f04f 0300 	mov.w	r3, #0
 8018812:	f04f 020a 	mov.w	r2, #10
 8018816:	4639      	mov	r1, r7
 8018818:	4648      	mov	r0, r9
 801881a:	d107      	bne.n	801882c <_dtoa_r+0xadc>
 801881c:	f000 fc60 	bl	80190e0 <__multadd>
 8018820:	4607      	mov	r7, r0
 8018822:	4605      	mov	r5, r0
 8018824:	9b00      	ldr	r3, [sp, #0]
 8018826:	3301      	adds	r3, #1
 8018828:	9300      	str	r3, [sp, #0]
 801882a:	e777      	b.n	801871c <_dtoa_r+0x9cc>
 801882c:	f000 fc58 	bl	80190e0 <__multadd>
 8018830:	4629      	mov	r1, r5
 8018832:	4607      	mov	r7, r0
 8018834:	2300      	movs	r3, #0
 8018836:	220a      	movs	r2, #10
 8018838:	4648      	mov	r0, r9
 801883a:	f000 fc51 	bl	80190e0 <__multadd>
 801883e:	4605      	mov	r5, r0
 8018840:	e7f0      	b.n	8018824 <_dtoa_r+0xad4>
 8018842:	f1bb 0f00 	cmp.w	fp, #0
 8018846:	bfcc      	ite	gt
 8018848:	465e      	movgt	r6, fp
 801884a:	2601      	movle	r6, #1
 801884c:	4456      	add	r6, sl
 801884e:	2700      	movs	r7, #0
 8018850:	9902      	ldr	r1, [sp, #8]
 8018852:	9300      	str	r3, [sp, #0]
 8018854:	2201      	movs	r2, #1
 8018856:	4648      	mov	r0, r9
 8018858:	f000 fe30 	bl	80194bc <__lshift>
 801885c:	4621      	mov	r1, r4
 801885e:	9002      	str	r0, [sp, #8]
 8018860:	f000 fe98 	bl	8019594 <__mcmp>
 8018864:	2800      	cmp	r0, #0
 8018866:	dcb4      	bgt.n	80187d2 <_dtoa_r+0xa82>
 8018868:	d102      	bne.n	8018870 <_dtoa_r+0xb20>
 801886a:	9b00      	ldr	r3, [sp, #0]
 801886c:	07db      	lsls	r3, r3, #31
 801886e:	d4b0      	bmi.n	80187d2 <_dtoa_r+0xa82>
 8018870:	4633      	mov	r3, r6
 8018872:	461e      	mov	r6, r3
 8018874:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018878:	2a30      	cmp	r2, #48	@ 0x30
 801887a:	d0fa      	beq.n	8018872 <_dtoa_r+0xb22>
 801887c:	e4b5      	b.n	80181ea <_dtoa_r+0x49a>
 801887e:	459a      	cmp	sl, r3
 8018880:	d1a8      	bne.n	80187d4 <_dtoa_r+0xa84>
 8018882:	2331      	movs	r3, #49	@ 0x31
 8018884:	f108 0801 	add.w	r8, r8, #1
 8018888:	f88a 3000 	strb.w	r3, [sl]
 801888c:	e4ad      	b.n	80181ea <_dtoa_r+0x49a>
 801888e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018890:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80188ec <_dtoa_r+0xb9c>
 8018894:	b11b      	cbz	r3, 801889e <_dtoa_r+0xb4e>
 8018896:	f10a 0308 	add.w	r3, sl, #8
 801889a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801889c:	6013      	str	r3, [r2, #0]
 801889e:	4650      	mov	r0, sl
 80188a0:	b017      	add	sp, #92	@ 0x5c
 80188a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188a6:	9b07      	ldr	r3, [sp, #28]
 80188a8:	2b01      	cmp	r3, #1
 80188aa:	f77f ae2e 	ble.w	801850a <_dtoa_r+0x7ba>
 80188ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80188b0:	9308      	str	r3, [sp, #32]
 80188b2:	2001      	movs	r0, #1
 80188b4:	e64d      	b.n	8018552 <_dtoa_r+0x802>
 80188b6:	f1bb 0f00 	cmp.w	fp, #0
 80188ba:	f77f aed9 	ble.w	8018670 <_dtoa_r+0x920>
 80188be:	4656      	mov	r6, sl
 80188c0:	9802      	ldr	r0, [sp, #8]
 80188c2:	4621      	mov	r1, r4
 80188c4:	f7ff f9ba 	bl	8017c3c <quorem>
 80188c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80188cc:	f806 3b01 	strb.w	r3, [r6], #1
 80188d0:	eba6 020a 	sub.w	r2, r6, sl
 80188d4:	4593      	cmp	fp, r2
 80188d6:	ddb4      	ble.n	8018842 <_dtoa_r+0xaf2>
 80188d8:	9902      	ldr	r1, [sp, #8]
 80188da:	2300      	movs	r3, #0
 80188dc:	220a      	movs	r2, #10
 80188de:	4648      	mov	r0, r9
 80188e0:	f000 fbfe 	bl	80190e0 <__multadd>
 80188e4:	9002      	str	r0, [sp, #8]
 80188e6:	e7eb      	b.n	80188c0 <_dtoa_r+0xb70>
 80188e8:	08045fff 	.word	0x08045fff
 80188ec:	08045f83 	.word	0x08045f83

080188f0 <_free_r>:
 80188f0:	b538      	push	{r3, r4, r5, lr}
 80188f2:	4605      	mov	r5, r0
 80188f4:	2900      	cmp	r1, #0
 80188f6:	d041      	beq.n	801897c <_free_r+0x8c>
 80188f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80188fc:	1f0c      	subs	r4, r1, #4
 80188fe:	2b00      	cmp	r3, #0
 8018900:	bfb8      	it	lt
 8018902:	18e4      	addlt	r4, r4, r3
 8018904:	f7fd f976 	bl	8015bf4 <__malloc_lock>
 8018908:	4a1d      	ldr	r2, [pc, #116]	@ (8018980 <_free_r+0x90>)
 801890a:	6813      	ldr	r3, [r2, #0]
 801890c:	b933      	cbnz	r3, 801891c <_free_r+0x2c>
 801890e:	6063      	str	r3, [r4, #4]
 8018910:	6014      	str	r4, [r2, #0]
 8018912:	4628      	mov	r0, r5
 8018914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018918:	f7fd b972 	b.w	8015c00 <__malloc_unlock>
 801891c:	42a3      	cmp	r3, r4
 801891e:	d908      	bls.n	8018932 <_free_r+0x42>
 8018920:	6820      	ldr	r0, [r4, #0]
 8018922:	1821      	adds	r1, r4, r0
 8018924:	428b      	cmp	r3, r1
 8018926:	bf01      	itttt	eq
 8018928:	6819      	ldreq	r1, [r3, #0]
 801892a:	685b      	ldreq	r3, [r3, #4]
 801892c:	1809      	addeq	r1, r1, r0
 801892e:	6021      	streq	r1, [r4, #0]
 8018930:	e7ed      	b.n	801890e <_free_r+0x1e>
 8018932:	461a      	mov	r2, r3
 8018934:	685b      	ldr	r3, [r3, #4]
 8018936:	b10b      	cbz	r3, 801893c <_free_r+0x4c>
 8018938:	42a3      	cmp	r3, r4
 801893a:	d9fa      	bls.n	8018932 <_free_r+0x42>
 801893c:	6811      	ldr	r1, [r2, #0]
 801893e:	1850      	adds	r0, r2, r1
 8018940:	42a0      	cmp	r0, r4
 8018942:	d10b      	bne.n	801895c <_free_r+0x6c>
 8018944:	6820      	ldr	r0, [r4, #0]
 8018946:	4401      	add	r1, r0
 8018948:	1850      	adds	r0, r2, r1
 801894a:	4283      	cmp	r3, r0
 801894c:	6011      	str	r1, [r2, #0]
 801894e:	d1e0      	bne.n	8018912 <_free_r+0x22>
 8018950:	6818      	ldr	r0, [r3, #0]
 8018952:	685b      	ldr	r3, [r3, #4]
 8018954:	6053      	str	r3, [r2, #4]
 8018956:	4408      	add	r0, r1
 8018958:	6010      	str	r0, [r2, #0]
 801895a:	e7da      	b.n	8018912 <_free_r+0x22>
 801895c:	d902      	bls.n	8018964 <_free_r+0x74>
 801895e:	230c      	movs	r3, #12
 8018960:	602b      	str	r3, [r5, #0]
 8018962:	e7d6      	b.n	8018912 <_free_r+0x22>
 8018964:	6820      	ldr	r0, [r4, #0]
 8018966:	1821      	adds	r1, r4, r0
 8018968:	428b      	cmp	r3, r1
 801896a:	bf04      	itt	eq
 801896c:	6819      	ldreq	r1, [r3, #0]
 801896e:	685b      	ldreq	r3, [r3, #4]
 8018970:	6063      	str	r3, [r4, #4]
 8018972:	bf04      	itt	eq
 8018974:	1809      	addeq	r1, r1, r0
 8018976:	6021      	streq	r1, [r4, #0]
 8018978:	6054      	str	r4, [r2, #4]
 801897a:	e7ca      	b.n	8018912 <_free_r+0x22>
 801897c:	bd38      	pop	{r3, r4, r5, pc}
 801897e:	bf00      	nop
 8018980:	2000dc5c 	.word	0x2000dc5c

08018984 <rshift>:
 8018984:	6903      	ldr	r3, [r0, #16]
 8018986:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801898a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801898e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018992:	f100 0414 	add.w	r4, r0, #20
 8018996:	dd45      	ble.n	8018a24 <rshift+0xa0>
 8018998:	f011 011f 	ands.w	r1, r1, #31
 801899c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80189a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80189a4:	d10c      	bne.n	80189c0 <rshift+0x3c>
 80189a6:	f100 0710 	add.w	r7, r0, #16
 80189aa:	4629      	mov	r1, r5
 80189ac:	42b1      	cmp	r1, r6
 80189ae:	d334      	bcc.n	8018a1a <rshift+0x96>
 80189b0:	1a9b      	subs	r3, r3, r2
 80189b2:	009b      	lsls	r3, r3, #2
 80189b4:	1eea      	subs	r2, r5, #3
 80189b6:	4296      	cmp	r6, r2
 80189b8:	bf38      	it	cc
 80189ba:	2300      	movcc	r3, #0
 80189bc:	4423      	add	r3, r4
 80189be:	e015      	b.n	80189ec <rshift+0x68>
 80189c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80189c4:	f1c1 0820 	rsb	r8, r1, #32
 80189c8:	40cf      	lsrs	r7, r1
 80189ca:	f105 0e04 	add.w	lr, r5, #4
 80189ce:	46a1      	mov	r9, r4
 80189d0:	4576      	cmp	r6, lr
 80189d2:	46f4      	mov	ip, lr
 80189d4:	d815      	bhi.n	8018a02 <rshift+0x7e>
 80189d6:	1a9a      	subs	r2, r3, r2
 80189d8:	0092      	lsls	r2, r2, #2
 80189da:	3a04      	subs	r2, #4
 80189dc:	3501      	adds	r5, #1
 80189de:	42ae      	cmp	r6, r5
 80189e0:	bf38      	it	cc
 80189e2:	2200      	movcc	r2, #0
 80189e4:	18a3      	adds	r3, r4, r2
 80189e6:	50a7      	str	r7, [r4, r2]
 80189e8:	b107      	cbz	r7, 80189ec <rshift+0x68>
 80189ea:	3304      	adds	r3, #4
 80189ec:	1b1a      	subs	r2, r3, r4
 80189ee:	42a3      	cmp	r3, r4
 80189f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80189f4:	bf08      	it	eq
 80189f6:	2300      	moveq	r3, #0
 80189f8:	6102      	str	r2, [r0, #16]
 80189fa:	bf08      	it	eq
 80189fc:	6143      	streq	r3, [r0, #20]
 80189fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018a02:	f8dc c000 	ldr.w	ip, [ip]
 8018a06:	fa0c fc08 	lsl.w	ip, ip, r8
 8018a0a:	ea4c 0707 	orr.w	r7, ip, r7
 8018a0e:	f849 7b04 	str.w	r7, [r9], #4
 8018a12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8018a16:	40cf      	lsrs	r7, r1
 8018a18:	e7da      	b.n	80189d0 <rshift+0x4c>
 8018a1a:	f851 cb04 	ldr.w	ip, [r1], #4
 8018a1e:	f847 cf04 	str.w	ip, [r7, #4]!
 8018a22:	e7c3      	b.n	80189ac <rshift+0x28>
 8018a24:	4623      	mov	r3, r4
 8018a26:	e7e1      	b.n	80189ec <rshift+0x68>

08018a28 <__hexdig_fun>:
 8018a28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018a2c:	2b09      	cmp	r3, #9
 8018a2e:	d802      	bhi.n	8018a36 <__hexdig_fun+0xe>
 8018a30:	3820      	subs	r0, #32
 8018a32:	b2c0      	uxtb	r0, r0
 8018a34:	4770      	bx	lr
 8018a36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8018a3a:	2b05      	cmp	r3, #5
 8018a3c:	d801      	bhi.n	8018a42 <__hexdig_fun+0x1a>
 8018a3e:	3847      	subs	r0, #71	@ 0x47
 8018a40:	e7f7      	b.n	8018a32 <__hexdig_fun+0xa>
 8018a42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8018a46:	2b05      	cmp	r3, #5
 8018a48:	d801      	bhi.n	8018a4e <__hexdig_fun+0x26>
 8018a4a:	3827      	subs	r0, #39	@ 0x27
 8018a4c:	e7f1      	b.n	8018a32 <__hexdig_fun+0xa>
 8018a4e:	2000      	movs	r0, #0
 8018a50:	4770      	bx	lr
	...

08018a54 <__gethex>:
 8018a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a58:	b085      	sub	sp, #20
 8018a5a:	468a      	mov	sl, r1
 8018a5c:	9302      	str	r3, [sp, #8]
 8018a5e:	680b      	ldr	r3, [r1, #0]
 8018a60:	9001      	str	r0, [sp, #4]
 8018a62:	4690      	mov	r8, r2
 8018a64:	1c9c      	adds	r4, r3, #2
 8018a66:	46a1      	mov	r9, r4
 8018a68:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018a6c:	2830      	cmp	r0, #48	@ 0x30
 8018a6e:	d0fa      	beq.n	8018a66 <__gethex+0x12>
 8018a70:	eba9 0303 	sub.w	r3, r9, r3
 8018a74:	f1a3 0b02 	sub.w	fp, r3, #2
 8018a78:	f7ff ffd6 	bl	8018a28 <__hexdig_fun>
 8018a7c:	4605      	mov	r5, r0
 8018a7e:	2800      	cmp	r0, #0
 8018a80:	d168      	bne.n	8018b54 <__gethex+0x100>
 8018a82:	49a0      	ldr	r1, [pc, #640]	@ (8018d04 <__gethex+0x2b0>)
 8018a84:	2201      	movs	r2, #1
 8018a86:	4648      	mov	r0, r9
 8018a88:	f7fe ffdb 	bl	8017a42 <strncmp>
 8018a8c:	4607      	mov	r7, r0
 8018a8e:	2800      	cmp	r0, #0
 8018a90:	d167      	bne.n	8018b62 <__gethex+0x10e>
 8018a92:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018a96:	4626      	mov	r6, r4
 8018a98:	f7ff ffc6 	bl	8018a28 <__hexdig_fun>
 8018a9c:	2800      	cmp	r0, #0
 8018a9e:	d062      	beq.n	8018b66 <__gethex+0x112>
 8018aa0:	4623      	mov	r3, r4
 8018aa2:	7818      	ldrb	r0, [r3, #0]
 8018aa4:	2830      	cmp	r0, #48	@ 0x30
 8018aa6:	4699      	mov	r9, r3
 8018aa8:	f103 0301 	add.w	r3, r3, #1
 8018aac:	d0f9      	beq.n	8018aa2 <__gethex+0x4e>
 8018aae:	f7ff ffbb 	bl	8018a28 <__hexdig_fun>
 8018ab2:	fab0 f580 	clz	r5, r0
 8018ab6:	096d      	lsrs	r5, r5, #5
 8018ab8:	f04f 0b01 	mov.w	fp, #1
 8018abc:	464a      	mov	r2, r9
 8018abe:	4616      	mov	r6, r2
 8018ac0:	3201      	adds	r2, #1
 8018ac2:	7830      	ldrb	r0, [r6, #0]
 8018ac4:	f7ff ffb0 	bl	8018a28 <__hexdig_fun>
 8018ac8:	2800      	cmp	r0, #0
 8018aca:	d1f8      	bne.n	8018abe <__gethex+0x6a>
 8018acc:	498d      	ldr	r1, [pc, #564]	@ (8018d04 <__gethex+0x2b0>)
 8018ace:	2201      	movs	r2, #1
 8018ad0:	4630      	mov	r0, r6
 8018ad2:	f7fe ffb6 	bl	8017a42 <strncmp>
 8018ad6:	2800      	cmp	r0, #0
 8018ad8:	d13f      	bne.n	8018b5a <__gethex+0x106>
 8018ada:	b944      	cbnz	r4, 8018aee <__gethex+0x9a>
 8018adc:	1c74      	adds	r4, r6, #1
 8018ade:	4622      	mov	r2, r4
 8018ae0:	4616      	mov	r6, r2
 8018ae2:	3201      	adds	r2, #1
 8018ae4:	7830      	ldrb	r0, [r6, #0]
 8018ae6:	f7ff ff9f 	bl	8018a28 <__hexdig_fun>
 8018aea:	2800      	cmp	r0, #0
 8018aec:	d1f8      	bne.n	8018ae0 <__gethex+0x8c>
 8018aee:	1ba4      	subs	r4, r4, r6
 8018af0:	00a7      	lsls	r7, r4, #2
 8018af2:	7833      	ldrb	r3, [r6, #0]
 8018af4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018af8:	2b50      	cmp	r3, #80	@ 0x50
 8018afa:	d13e      	bne.n	8018b7a <__gethex+0x126>
 8018afc:	7873      	ldrb	r3, [r6, #1]
 8018afe:	2b2b      	cmp	r3, #43	@ 0x2b
 8018b00:	d033      	beq.n	8018b6a <__gethex+0x116>
 8018b02:	2b2d      	cmp	r3, #45	@ 0x2d
 8018b04:	d034      	beq.n	8018b70 <__gethex+0x11c>
 8018b06:	1c71      	adds	r1, r6, #1
 8018b08:	2400      	movs	r4, #0
 8018b0a:	7808      	ldrb	r0, [r1, #0]
 8018b0c:	f7ff ff8c 	bl	8018a28 <__hexdig_fun>
 8018b10:	1e43      	subs	r3, r0, #1
 8018b12:	b2db      	uxtb	r3, r3
 8018b14:	2b18      	cmp	r3, #24
 8018b16:	d830      	bhi.n	8018b7a <__gethex+0x126>
 8018b18:	f1a0 0210 	sub.w	r2, r0, #16
 8018b1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018b20:	f7ff ff82 	bl	8018a28 <__hexdig_fun>
 8018b24:	f100 3cff 	add.w	ip, r0, #4294967295
 8018b28:	fa5f fc8c 	uxtb.w	ip, ip
 8018b2c:	f1bc 0f18 	cmp.w	ip, #24
 8018b30:	f04f 030a 	mov.w	r3, #10
 8018b34:	d91e      	bls.n	8018b74 <__gethex+0x120>
 8018b36:	b104      	cbz	r4, 8018b3a <__gethex+0xe6>
 8018b38:	4252      	negs	r2, r2
 8018b3a:	4417      	add	r7, r2
 8018b3c:	f8ca 1000 	str.w	r1, [sl]
 8018b40:	b1ed      	cbz	r5, 8018b7e <__gethex+0x12a>
 8018b42:	f1bb 0f00 	cmp.w	fp, #0
 8018b46:	bf0c      	ite	eq
 8018b48:	2506      	moveq	r5, #6
 8018b4a:	2500      	movne	r5, #0
 8018b4c:	4628      	mov	r0, r5
 8018b4e:	b005      	add	sp, #20
 8018b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b54:	2500      	movs	r5, #0
 8018b56:	462c      	mov	r4, r5
 8018b58:	e7b0      	b.n	8018abc <__gethex+0x68>
 8018b5a:	2c00      	cmp	r4, #0
 8018b5c:	d1c7      	bne.n	8018aee <__gethex+0x9a>
 8018b5e:	4627      	mov	r7, r4
 8018b60:	e7c7      	b.n	8018af2 <__gethex+0x9e>
 8018b62:	464e      	mov	r6, r9
 8018b64:	462f      	mov	r7, r5
 8018b66:	2501      	movs	r5, #1
 8018b68:	e7c3      	b.n	8018af2 <__gethex+0x9e>
 8018b6a:	2400      	movs	r4, #0
 8018b6c:	1cb1      	adds	r1, r6, #2
 8018b6e:	e7cc      	b.n	8018b0a <__gethex+0xb6>
 8018b70:	2401      	movs	r4, #1
 8018b72:	e7fb      	b.n	8018b6c <__gethex+0x118>
 8018b74:	fb03 0002 	mla	r0, r3, r2, r0
 8018b78:	e7ce      	b.n	8018b18 <__gethex+0xc4>
 8018b7a:	4631      	mov	r1, r6
 8018b7c:	e7de      	b.n	8018b3c <__gethex+0xe8>
 8018b7e:	eba6 0309 	sub.w	r3, r6, r9
 8018b82:	3b01      	subs	r3, #1
 8018b84:	4629      	mov	r1, r5
 8018b86:	2b07      	cmp	r3, #7
 8018b88:	dc0a      	bgt.n	8018ba0 <__gethex+0x14c>
 8018b8a:	9801      	ldr	r0, [sp, #4]
 8018b8c:	f000 fa46 	bl	801901c <_Balloc>
 8018b90:	4604      	mov	r4, r0
 8018b92:	b940      	cbnz	r0, 8018ba6 <__gethex+0x152>
 8018b94:	4b5c      	ldr	r3, [pc, #368]	@ (8018d08 <__gethex+0x2b4>)
 8018b96:	4602      	mov	r2, r0
 8018b98:	21e4      	movs	r1, #228	@ 0xe4
 8018b9a:	485c      	ldr	r0, [pc, #368]	@ (8018d0c <__gethex+0x2b8>)
 8018b9c:	f7fc ff5a 	bl	8015a54 <__assert_func>
 8018ba0:	3101      	adds	r1, #1
 8018ba2:	105b      	asrs	r3, r3, #1
 8018ba4:	e7ef      	b.n	8018b86 <__gethex+0x132>
 8018ba6:	f100 0a14 	add.w	sl, r0, #20
 8018baa:	2300      	movs	r3, #0
 8018bac:	4655      	mov	r5, sl
 8018bae:	469b      	mov	fp, r3
 8018bb0:	45b1      	cmp	r9, r6
 8018bb2:	d337      	bcc.n	8018c24 <__gethex+0x1d0>
 8018bb4:	f845 bb04 	str.w	fp, [r5], #4
 8018bb8:	eba5 050a 	sub.w	r5, r5, sl
 8018bbc:	10ad      	asrs	r5, r5, #2
 8018bbe:	6125      	str	r5, [r4, #16]
 8018bc0:	4658      	mov	r0, fp
 8018bc2:	f000 fb1d 	bl	8019200 <__hi0bits>
 8018bc6:	016d      	lsls	r5, r5, #5
 8018bc8:	f8d8 6000 	ldr.w	r6, [r8]
 8018bcc:	1a2d      	subs	r5, r5, r0
 8018bce:	42b5      	cmp	r5, r6
 8018bd0:	dd54      	ble.n	8018c7c <__gethex+0x228>
 8018bd2:	1bad      	subs	r5, r5, r6
 8018bd4:	4629      	mov	r1, r5
 8018bd6:	4620      	mov	r0, r4
 8018bd8:	f000 fea9 	bl	801992e <__any_on>
 8018bdc:	4681      	mov	r9, r0
 8018bde:	b178      	cbz	r0, 8018c00 <__gethex+0x1ac>
 8018be0:	1e6b      	subs	r3, r5, #1
 8018be2:	1159      	asrs	r1, r3, #5
 8018be4:	f003 021f 	and.w	r2, r3, #31
 8018be8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8018bec:	f04f 0901 	mov.w	r9, #1
 8018bf0:	fa09 f202 	lsl.w	r2, r9, r2
 8018bf4:	420a      	tst	r2, r1
 8018bf6:	d003      	beq.n	8018c00 <__gethex+0x1ac>
 8018bf8:	454b      	cmp	r3, r9
 8018bfa:	dc36      	bgt.n	8018c6a <__gethex+0x216>
 8018bfc:	f04f 0902 	mov.w	r9, #2
 8018c00:	4629      	mov	r1, r5
 8018c02:	4620      	mov	r0, r4
 8018c04:	f7ff febe 	bl	8018984 <rshift>
 8018c08:	442f      	add	r7, r5
 8018c0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018c0e:	42bb      	cmp	r3, r7
 8018c10:	da42      	bge.n	8018c98 <__gethex+0x244>
 8018c12:	9801      	ldr	r0, [sp, #4]
 8018c14:	4621      	mov	r1, r4
 8018c16:	f000 fa41 	bl	801909c <_Bfree>
 8018c1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018c1c:	2300      	movs	r3, #0
 8018c1e:	6013      	str	r3, [r2, #0]
 8018c20:	25a3      	movs	r5, #163	@ 0xa3
 8018c22:	e793      	b.n	8018b4c <__gethex+0xf8>
 8018c24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018c28:	2a2e      	cmp	r2, #46	@ 0x2e
 8018c2a:	d012      	beq.n	8018c52 <__gethex+0x1fe>
 8018c2c:	2b20      	cmp	r3, #32
 8018c2e:	d104      	bne.n	8018c3a <__gethex+0x1e6>
 8018c30:	f845 bb04 	str.w	fp, [r5], #4
 8018c34:	f04f 0b00 	mov.w	fp, #0
 8018c38:	465b      	mov	r3, fp
 8018c3a:	7830      	ldrb	r0, [r6, #0]
 8018c3c:	9303      	str	r3, [sp, #12]
 8018c3e:	f7ff fef3 	bl	8018a28 <__hexdig_fun>
 8018c42:	9b03      	ldr	r3, [sp, #12]
 8018c44:	f000 000f 	and.w	r0, r0, #15
 8018c48:	4098      	lsls	r0, r3
 8018c4a:	ea4b 0b00 	orr.w	fp, fp, r0
 8018c4e:	3304      	adds	r3, #4
 8018c50:	e7ae      	b.n	8018bb0 <__gethex+0x15c>
 8018c52:	45b1      	cmp	r9, r6
 8018c54:	d8ea      	bhi.n	8018c2c <__gethex+0x1d8>
 8018c56:	492b      	ldr	r1, [pc, #172]	@ (8018d04 <__gethex+0x2b0>)
 8018c58:	9303      	str	r3, [sp, #12]
 8018c5a:	2201      	movs	r2, #1
 8018c5c:	4630      	mov	r0, r6
 8018c5e:	f7fe fef0 	bl	8017a42 <strncmp>
 8018c62:	9b03      	ldr	r3, [sp, #12]
 8018c64:	2800      	cmp	r0, #0
 8018c66:	d1e1      	bne.n	8018c2c <__gethex+0x1d8>
 8018c68:	e7a2      	b.n	8018bb0 <__gethex+0x15c>
 8018c6a:	1ea9      	subs	r1, r5, #2
 8018c6c:	4620      	mov	r0, r4
 8018c6e:	f000 fe5e 	bl	801992e <__any_on>
 8018c72:	2800      	cmp	r0, #0
 8018c74:	d0c2      	beq.n	8018bfc <__gethex+0x1a8>
 8018c76:	f04f 0903 	mov.w	r9, #3
 8018c7a:	e7c1      	b.n	8018c00 <__gethex+0x1ac>
 8018c7c:	da09      	bge.n	8018c92 <__gethex+0x23e>
 8018c7e:	1b75      	subs	r5, r6, r5
 8018c80:	4621      	mov	r1, r4
 8018c82:	9801      	ldr	r0, [sp, #4]
 8018c84:	462a      	mov	r2, r5
 8018c86:	f000 fc19 	bl	80194bc <__lshift>
 8018c8a:	1b7f      	subs	r7, r7, r5
 8018c8c:	4604      	mov	r4, r0
 8018c8e:	f100 0a14 	add.w	sl, r0, #20
 8018c92:	f04f 0900 	mov.w	r9, #0
 8018c96:	e7b8      	b.n	8018c0a <__gethex+0x1b6>
 8018c98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018c9c:	42bd      	cmp	r5, r7
 8018c9e:	dd6f      	ble.n	8018d80 <__gethex+0x32c>
 8018ca0:	1bed      	subs	r5, r5, r7
 8018ca2:	42ae      	cmp	r6, r5
 8018ca4:	dc34      	bgt.n	8018d10 <__gethex+0x2bc>
 8018ca6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018caa:	2b02      	cmp	r3, #2
 8018cac:	d022      	beq.n	8018cf4 <__gethex+0x2a0>
 8018cae:	2b03      	cmp	r3, #3
 8018cb0:	d024      	beq.n	8018cfc <__gethex+0x2a8>
 8018cb2:	2b01      	cmp	r3, #1
 8018cb4:	d115      	bne.n	8018ce2 <__gethex+0x28e>
 8018cb6:	42ae      	cmp	r6, r5
 8018cb8:	d113      	bne.n	8018ce2 <__gethex+0x28e>
 8018cba:	2e01      	cmp	r6, #1
 8018cbc:	d10b      	bne.n	8018cd6 <__gethex+0x282>
 8018cbe:	9a02      	ldr	r2, [sp, #8]
 8018cc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018cc4:	6013      	str	r3, [r2, #0]
 8018cc6:	2301      	movs	r3, #1
 8018cc8:	6123      	str	r3, [r4, #16]
 8018cca:	f8ca 3000 	str.w	r3, [sl]
 8018cce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018cd0:	2562      	movs	r5, #98	@ 0x62
 8018cd2:	601c      	str	r4, [r3, #0]
 8018cd4:	e73a      	b.n	8018b4c <__gethex+0xf8>
 8018cd6:	1e71      	subs	r1, r6, #1
 8018cd8:	4620      	mov	r0, r4
 8018cda:	f000 fe28 	bl	801992e <__any_on>
 8018cde:	2800      	cmp	r0, #0
 8018ce0:	d1ed      	bne.n	8018cbe <__gethex+0x26a>
 8018ce2:	9801      	ldr	r0, [sp, #4]
 8018ce4:	4621      	mov	r1, r4
 8018ce6:	f000 f9d9 	bl	801909c <_Bfree>
 8018cea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018cec:	2300      	movs	r3, #0
 8018cee:	6013      	str	r3, [r2, #0]
 8018cf0:	2550      	movs	r5, #80	@ 0x50
 8018cf2:	e72b      	b.n	8018b4c <__gethex+0xf8>
 8018cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018cf6:	2b00      	cmp	r3, #0
 8018cf8:	d1f3      	bne.n	8018ce2 <__gethex+0x28e>
 8018cfa:	e7e0      	b.n	8018cbe <__gethex+0x26a>
 8018cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d1dd      	bne.n	8018cbe <__gethex+0x26a>
 8018d02:	e7ee      	b.n	8018ce2 <__gethex+0x28e>
 8018d04:	08045f40 	.word	0x08045f40
 8018d08:	08045fff 	.word	0x08045fff
 8018d0c:	08046010 	.word	0x08046010
 8018d10:	1e6f      	subs	r7, r5, #1
 8018d12:	f1b9 0f00 	cmp.w	r9, #0
 8018d16:	d130      	bne.n	8018d7a <__gethex+0x326>
 8018d18:	b127      	cbz	r7, 8018d24 <__gethex+0x2d0>
 8018d1a:	4639      	mov	r1, r7
 8018d1c:	4620      	mov	r0, r4
 8018d1e:	f000 fe06 	bl	801992e <__any_on>
 8018d22:	4681      	mov	r9, r0
 8018d24:	117a      	asrs	r2, r7, #5
 8018d26:	2301      	movs	r3, #1
 8018d28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018d2c:	f007 071f 	and.w	r7, r7, #31
 8018d30:	40bb      	lsls	r3, r7
 8018d32:	4213      	tst	r3, r2
 8018d34:	4629      	mov	r1, r5
 8018d36:	4620      	mov	r0, r4
 8018d38:	bf18      	it	ne
 8018d3a:	f049 0902 	orrne.w	r9, r9, #2
 8018d3e:	f7ff fe21 	bl	8018984 <rshift>
 8018d42:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8018d46:	1b76      	subs	r6, r6, r5
 8018d48:	2502      	movs	r5, #2
 8018d4a:	f1b9 0f00 	cmp.w	r9, #0
 8018d4e:	d047      	beq.n	8018de0 <__gethex+0x38c>
 8018d50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018d54:	2b02      	cmp	r3, #2
 8018d56:	d015      	beq.n	8018d84 <__gethex+0x330>
 8018d58:	2b03      	cmp	r3, #3
 8018d5a:	d017      	beq.n	8018d8c <__gethex+0x338>
 8018d5c:	2b01      	cmp	r3, #1
 8018d5e:	d109      	bne.n	8018d74 <__gethex+0x320>
 8018d60:	f019 0f02 	tst.w	r9, #2
 8018d64:	d006      	beq.n	8018d74 <__gethex+0x320>
 8018d66:	f8da 3000 	ldr.w	r3, [sl]
 8018d6a:	ea49 0903 	orr.w	r9, r9, r3
 8018d6e:	f019 0f01 	tst.w	r9, #1
 8018d72:	d10e      	bne.n	8018d92 <__gethex+0x33e>
 8018d74:	f045 0510 	orr.w	r5, r5, #16
 8018d78:	e032      	b.n	8018de0 <__gethex+0x38c>
 8018d7a:	f04f 0901 	mov.w	r9, #1
 8018d7e:	e7d1      	b.n	8018d24 <__gethex+0x2d0>
 8018d80:	2501      	movs	r5, #1
 8018d82:	e7e2      	b.n	8018d4a <__gethex+0x2f6>
 8018d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018d86:	f1c3 0301 	rsb	r3, r3, #1
 8018d8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018d8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d0f0      	beq.n	8018d74 <__gethex+0x320>
 8018d92:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018d96:	f104 0314 	add.w	r3, r4, #20
 8018d9a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018d9e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018da2:	f04f 0c00 	mov.w	ip, #0
 8018da6:	4618      	mov	r0, r3
 8018da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8018dac:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018db0:	d01b      	beq.n	8018dea <__gethex+0x396>
 8018db2:	3201      	adds	r2, #1
 8018db4:	6002      	str	r2, [r0, #0]
 8018db6:	2d02      	cmp	r5, #2
 8018db8:	f104 0314 	add.w	r3, r4, #20
 8018dbc:	d13c      	bne.n	8018e38 <__gethex+0x3e4>
 8018dbe:	f8d8 2000 	ldr.w	r2, [r8]
 8018dc2:	3a01      	subs	r2, #1
 8018dc4:	42b2      	cmp	r2, r6
 8018dc6:	d109      	bne.n	8018ddc <__gethex+0x388>
 8018dc8:	1171      	asrs	r1, r6, #5
 8018dca:	2201      	movs	r2, #1
 8018dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018dd0:	f006 061f 	and.w	r6, r6, #31
 8018dd4:	fa02 f606 	lsl.w	r6, r2, r6
 8018dd8:	421e      	tst	r6, r3
 8018dda:	d13a      	bne.n	8018e52 <__gethex+0x3fe>
 8018ddc:	f045 0520 	orr.w	r5, r5, #32
 8018de0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018de2:	601c      	str	r4, [r3, #0]
 8018de4:	9b02      	ldr	r3, [sp, #8]
 8018de6:	601f      	str	r7, [r3, #0]
 8018de8:	e6b0      	b.n	8018b4c <__gethex+0xf8>
 8018dea:	4299      	cmp	r1, r3
 8018dec:	f843 cc04 	str.w	ip, [r3, #-4]
 8018df0:	d8d9      	bhi.n	8018da6 <__gethex+0x352>
 8018df2:	68a3      	ldr	r3, [r4, #8]
 8018df4:	459b      	cmp	fp, r3
 8018df6:	db17      	blt.n	8018e28 <__gethex+0x3d4>
 8018df8:	6861      	ldr	r1, [r4, #4]
 8018dfa:	9801      	ldr	r0, [sp, #4]
 8018dfc:	3101      	adds	r1, #1
 8018dfe:	f000 f90d 	bl	801901c <_Balloc>
 8018e02:	4681      	mov	r9, r0
 8018e04:	b918      	cbnz	r0, 8018e0e <__gethex+0x3ba>
 8018e06:	4b1a      	ldr	r3, [pc, #104]	@ (8018e70 <__gethex+0x41c>)
 8018e08:	4602      	mov	r2, r0
 8018e0a:	2184      	movs	r1, #132	@ 0x84
 8018e0c:	e6c5      	b.n	8018b9a <__gethex+0x146>
 8018e0e:	6922      	ldr	r2, [r4, #16]
 8018e10:	3202      	adds	r2, #2
 8018e12:	f104 010c 	add.w	r1, r4, #12
 8018e16:	0092      	lsls	r2, r2, #2
 8018e18:	300c      	adds	r0, #12
 8018e1a:	f7fe fef0 	bl	8017bfe <memcpy>
 8018e1e:	4621      	mov	r1, r4
 8018e20:	9801      	ldr	r0, [sp, #4]
 8018e22:	f000 f93b 	bl	801909c <_Bfree>
 8018e26:	464c      	mov	r4, r9
 8018e28:	6923      	ldr	r3, [r4, #16]
 8018e2a:	1c5a      	adds	r2, r3, #1
 8018e2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018e30:	6122      	str	r2, [r4, #16]
 8018e32:	2201      	movs	r2, #1
 8018e34:	615a      	str	r2, [r3, #20]
 8018e36:	e7be      	b.n	8018db6 <__gethex+0x362>
 8018e38:	6922      	ldr	r2, [r4, #16]
 8018e3a:	455a      	cmp	r2, fp
 8018e3c:	dd0b      	ble.n	8018e56 <__gethex+0x402>
 8018e3e:	2101      	movs	r1, #1
 8018e40:	4620      	mov	r0, r4
 8018e42:	f7ff fd9f 	bl	8018984 <rshift>
 8018e46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018e4a:	3701      	adds	r7, #1
 8018e4c:	42bb      	cmp	r3, r7
 8018e4e:	f6ff aee0 	blt.w	8018c12 <__gethex+0x1be>
 8018e52:	2501      	movs	r5, #1
 8018e54:	e7c2      	b.n	8018ddc <__gethex+0x388>
 8018e56:	f016 061f 	ands.w	r6, r6, #31
 8018e5a:	d0fa      	beq.n	8018e52 <__gethex+0x3fe>
 8018e5c:	4453      	add	r3, sl
 8018e5e:	f1c6 0620 	rsb	r6, r6, #32
 8018e62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8018e66:	f000 f9cb 	bl	8019200 <__hi0bits>
 8018e6a:	42b0      	cmp	r0, r6
 8018e6c:	dbe7      	blt.n	8018e3e <__gethex+0x3ea>
 8018e6e:	e7f0      	b.n	8018e52 <__gethex+0x3fe>
 8018e70:	08045fff 	.word	0x08045fff

08018e74 <L_shift>:
 8018e74:	f1c2 0208 	rsb	r2, r2, #8
 8018e78:	0092      	lsls	r2, r2, #2
 8018e7a:	b570      	push	{r4, r5, r6, lr}
 8018e7c:	f1c2 0620 	rsb	r6, r2, #32
 8018e80:	6843      	ldr	r3, [r0, #4]
 8018e82:	6804      	ldr	r4, [r0, #0]
 8018e84:	fa03 f506 	lsl.w	r5, r3, r6
 8018e88:	432c      	orrs	r4, r5
 8018e8a:	40d3      	lsrs	r3, r2
 8018e8c:	6004      	str	r4, [r0, #0]
 8018e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018e92:	4288      	cmp	r0, r1
 8018e94:	d3f4      	bcc.n	8018e80 <L_shift+0xc>
 8018e96:	bd70      	pop	{r4, r5, r6, pc}

08018e98 <__match>:
 8018e98:	b530      	push	{r4, r5, lr}
 8018e9a:	6803      	ldr	r3, [r0, #0]
 8018e9c:	3301      	adds	r3, #1
 8018e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018ea2:	b914      	cbnz	r4, 8018eaa <__match+0x12>
 8018ea4:	6003      	str	r3, [r0, #0]
 8018ea6:	2001      	movs	r0, #1
 8018ea8:	bd30      	pop	{r4, r5, pc}
 8018eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018eae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018eb2:	2d19      	cmp	r5, #25
 8018eb4:	bf98      	it	ls
 8018eb6:	3220      	addls	r2, #32
 8018eb8:	42a2      	cmp	r2, r4
 8018eba:	d0f0      	beq.n	8018e9e <__match+0x6>
 8018ebc:	2000      	movs	r0, #0
 8018ebe:	e7f3      	b.n	8018ea8 <__match+0x10>

08018ec0 <__hexnan>:
 8018ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ec4:	680b      	ldr	r3, [r1, #0]
 8018ec6:	6801      	ldr	r1, [r0, #0]
 8018ec8:	115e      	asrs	r6, r3, #5
 8018eca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018ece:	f013 031f 	ands.w	r3, r3, #31
 8018ed2:	b087      	sub	sp, #28
 8018ed4:	bf18      	it	ne
 8018ed6:	3604      	addne	r6, #4
 8018ed8:	2500      	movs	r5, #0
 8018eda:	1f37      	subs	r7, r6, #4
 8018edc:	4682      	mov	sl, r0
 8018ede:	4690      	mov	r8, r2
 8018ee0:	9301      	str	r3, [sp, #4]
 8018ee2:	f846 5c04 	str.w	r5, [r6, #-4]
 8018ee6:	46b9      	mov	r9, r7
 8018ee8:	463c      	mov	r4, r7
 8018eea:	9502      	str	r5, [sp, #8]
 8018eec:	46ab      	mov	fp, r5
 8018eee:	784a      	ldrb	r2, [r1, #1]
 8018ef0:	1c4b      	adds	r3, r1, #1
 8018ef2:	9303      	str	r3, [sp, #12]
 8018ef4:	b342      	cbz	r2, 8018f48 <__hexnan+0x88>
 8018ef6:	4610      	mov	r0, r2
 8018ef8:	9105      	str	r1, [sp, #20]
 8018efa:	9204      	str	r2, [sp, #16]
 8018efc:	f7ff fd94 	bl	8018a28 <__hexdig_fun>
 8018f00:	2800      	cmp	r0, #0
 8018f02:	d151      	bne.n	8018fa8 <__hexnan+0xe8>
 8018f04:	9a04      	ldr	r2, [sp, #16]
 8018f06:	9905      	ldr	r1, [sp, #20]
 8018f08:	2a20      	cmp	r2, #32
 8018f0a:	d818      	bhi.n	8018f3e <__hexnan+0x7e>
 8018f0c:	9b02      	ldr	r3, [sp, #8]
 8018f0e:	459b      	cmp	fp, r3
 8018f10:	dd13      	ble.n	8018f3a <__hexnan+0x7a>
 8018f12:	454c      	cmp	r4, r9
 8018f14:	d206      	bcs.n	8018f24 <__hexnan+0x64>
 8018f16:	2d07      	cmp	r5, #7
 8018f18:	dc04      	bgt.n	8018f24 <__hexnan+0x64>
 8018f1a:	462a      	mov	r2, r5
 8018f1c:	4649      	mov	r1, r9
 8018f1e:	4620      	mov	r0, r4
 8018f20:	f7ff ffa8 	bl	8018e74 <L_shift>
 8018f24:	4544      	cmp	r4, r8
 8018f26:	d952      	bls.n	8018fce <__hexnan+0x10e>
 8018f28:	2300      	movs	r3, #0
 8018f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8018f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018f32:	f8cd b008 	str.w	fp, [sp, #8]
 8018f36:	464c      	mov	r4, r9
 8018f38:	461d      	mov	r5, r3
 8018f3a:	9903      	ldr	r1, [sp, #12]
 8018f3c:	e7d7      	b.n	8018eee <__hexnan+0x2e>
 8018f3e:	2a29      	cmp	r2, #41	@ 0x29
 8018f40:	d157      	bne.n	8018ff2 <__hexnan+0x132>
 8018f42:	3102      	adds	r1, #2
 8018f44:	f8ca 1000 	str.w	r1, [sl]
 8018f48:	f1bb 0f00 	cmp.w	fp, #0
 8018f4c:	d051      	beq.n	8018ff2 <__hexnan+0x132>
 8018f4e:	454c      	cmp	r4, r9
 8018f50:	d206      	bcs.n	8018f60 <__hexnan+0xa0>
 8018f52:	2d07      	cmp	r5, #7
 8018f54:	dc04      	bgt.n	8018f60 <__hexnan+0xa0>
 8018f56:	462a      	mov	r2, r5
 8018f58:	4649      	mov	r1, r9
 8018f5a:	4620      	mov	r0, r4
 8018f5c:	f7ff ff8a 	bl	8018e74 <L_shift>
 8018f60:	4544      	cmp	r4, r8
 8018f62:	d936      	bls.n	8018fd2 <__hexnan+0x112>
 8018f64:	f1a8 0204 	sub.w	r2, r8, #4
 8018f68:	4623      	mov	r3, r4
 8018f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8018f6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018f72:	429f      	cmp	r7, r3
 8018f74:	d2f9      	bcs.n	8018f6a <__hexnan+0xaa>
 8018f76:	1b3b      	subs	r3, r7, r4
 8018f78:	f023 0303 	bic.w	r3, r3, #3
 8018f7c:	3304      	adds	r3, #4
 8018f7e:	3401      	adds	r4, #1
 8018f80:	3e03      	subs	r6, #3
 8018f82:	42b4      	cmp	r4, r6
 8018f84:	bf88      	it	hi
 8018f86:	2304      	movhi	r3, #4
 8018f88:	4443      	add	r3, r8
 8018f8a:	2200      	movs	r2, #0
 8018f8c:	f843 2b04 	str.w	r2, [r3], #4
 8018f90:	429f      	cmp	r7, r3
 8018f92:	d2fb      	bcs.n	8018f8c <__hexnan+0xcc>
 8018f94:	683b      	ldr	r3, [r7, #0]
 8018f96:	b91b      	cbnz	r3, 8018fa0 <__hexnan+0xe0>
 8018f98:	4547      	cmp	r7, r8
 8018f9a:	d128      	bne.n	8018fee <__hexnan+0x12e>
 8018f9c:	2301      	movs	r3, #1
 8018f9e:	603b      	str	r3, [r7, #0]
 8018fa0:	2005      	movs	r0, #5
 8018fa2:	b007      	add	sp, #28
 8018fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fa8:	3501      	adds	r5, #1
 8018faa:	2d08      	cmp	r5, #8
 8018fac:	f10b 0b01 	add.w	fp, fp, #1
 8018fb0:	dd06      	ble.n	8018fc0 <__hexnan+0x100>
 8018fb2:	4544      	cmp	r4, r8
 8018fb4:	d9c1      	bls.n	8018f3a <__hexnan+0x7a>
 8018fb6:	2300      	movs	r3, #0
 8018fb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8018fbc:	2501      	movs	r5, #1
 8018fbe:	3c04      	subs	r4, #4
 8018fc0:	6822      	ldr	r2, [r4, #0]
 8018fc2:	f000 000f 	and.w	r0, r0, #15
 8018fc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018fca:	6020      	str	r0, [r4, #0]
 8018fcc:	e7b5      	b.n	8018f3a <__hexnan+0x7a>
 8018fce:	2508      	movs	r5, #8
 8018fd0:	e7b3      	b.n	8018f3a <__hexnan+0x7a>
 8018fd2:	9b01      	ldr	r3, [sp, #4]
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d0dd      	beq.n	8018f94 <__hexnan+0xd4>
 8018fd8:	f1c3 0320 	rsb	r3, r3, #32
 8018fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8018fe0:	40da      	lsrs	r2, r3
 8018fe2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018fe6:	4013      	ands	r3, r2
 8018fe8:	f846 3c04 	str.w	r3, [r6, #-4]
 8018fec:	e7d2      	b.n	8018f94 <__hexnan+0xd4>
 8018fee:	3f04      	subs	r7, #4
 8018ff0:	e7d0      	b.n	8018f94 <__hexnan+0xd4>
 8018ff2:	2004      	movs	r0, #4
 8018ff4:	e7d5      	b.n	8018fa2 <__hexnan+0xe2>

08018ff6 <__ascii_mbtowc>:
 8018ff6:	b082      	sub	sp, #8
 8018ff8:	b901      	cbnz	r1, 8018ffc <__ascii_mbtowc+0x6>
 8018ffa:	a901      	add	r1, sp, #4
 8018ffc:	b142      	cbz	r2, 8019010 <__ascii_mbtowc+0x1a>
 8018ffe:	b14b      	cbz	r3, 8019014 <__ascii_mbtowc+0x1e>
 8019000:	7813      	ldrb	r3, [r2, #0]
 8019002:	600b      	str	r3, [r1, #0]
 8019004:	7812      	ldrb	r2, [r2, #0]
 8019006:	1e10      	subs	r0, r2, #0
 8019008:	bf18      	it	ne
 801900a:	2001      	movne	r0, #1
 801900c:	b002      	add	sp, #8
 801900e:	4770      	bx	lr
 8019010:	4610      	mov	r0, r2
 8019012:	e7fb      	b.n	801900c <__ascii_mbtowc+0x16>
 8019014:	f06f 0001 	mvn.w	r0, #1
 8019018:	e7f8      	b.n	801900c <__ascii_mbtowc+0x16>
	...

0801901c <_Balloc>:
 801901c:	b570      	push	{r4, r5, r6, lr}
 801901e:	69c6      	ldr	r6, [r0, #28]
 8019020:	4604      	mov	r4, r0
 8019022:	460d      	mov	r5, r1
 8019024:	b976      	cbnz	r6, 8019044 <_Balloc+0x28>
 8019026:	2010      	movs	r0, #16
 8019028:	f7fc fd32 	bl	8015a90 <malloc>
 801902c:	4602      	mov	r2, r0
 801902e:	61e0      	str	r0, [r4, #28]
 8019030:	b920      	cbnz	r0, 801903c <_Balloc+0x20>
 8019032:	4b18      	ldr	r3, [pc, #96]	@ (8019094 <_Balloc+0x78>)
 8019034:	4818      	ldr	r0, [pc, #96]	@ (8019098 <_Balloc+0x7c>)
 8019036:	216b      	movs	r1, #107	@ 0x6b
 8019038:	f7fc fd0c 	bl	8015a54 <__assert_func>
 801903c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019040:	6006      	str	r6, [r0, #0]
 8019042:	60c6      	str	r6, [r0, #12]
 8019044:	69e6      	ldr	r6, [r4, #28]
 8019046:	68f3      	ldr	r3, [r6, #12]
 8019048:	b183      	cbz	r3, 801906c <_Balloc+0x50>
 801904a:	69e3      	ldr	r3, [r4, #28]
 801904c:	68db      	ldr	r3, [r3, #12]
 801904e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019052:	b9b8      	cbnz	r0, 8019084 <_Balloc+0x68>
 8019054:	2101      	movs	r1, #1
 8019056:	fa01 f605 	lsl.w	r6, r1, r5
 801905a:	1d72      	adds	r2, r6, #5
 801905c:	0092      	lsls	r2, r2, #2
 801905e:	4620      	mov	r0, r4
 8019060:	f001 f85c 	bl	801a11c <_calloc_r>
 8019064:	b160      	cbz	r0, 8019080 <_Balloc+0x64>
 8019066:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801906a:	e00e      	b.n	801908a <_Balloc+0x6e>
 801906c:	2221      	movs	r2, #33	@ 0x21
 801906e:	2104      	movs	r1, #4
 8019070:	4620      	mov	r0, r4
 8019072:	f001 f853 	bl	801a11c <_calloc_r>
 8019076:	69e3      	ldr	r3, [r4, #28]
 8019078:	60f0      	str	r0, [r6, #12]
 801907a:	68db      	ldr	r3, [r3, #12]
 801907c:	2b00      	cmp	r3, #0
 801907e:	d1e4      	bne.n	801904a <_Balloc+0x2e>
 8019080:	2000      	movs	r0, #0
 8019082:	bd70      	pop	{r4, r5, r6, pc}
 8019084:	6802      	ldr	r2, [r0, #0]
 8019086:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801908a:	2300      	movs	r3, #0
 801908c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019090:	e7f7      	b.n	8019082 <_Balloc+0x66>
 8019092:	bf00      	nop
 8019094:	08045f90 	.word	0x08045f90
 8019098:	08046070 	.word	0x08046070

0801909c <_Bfree>:
 801909c:	b570      	push	{r4, r5, r6, lr}
 801909e:	69c6      	ldr	r6, [r0, #28]
 80190a0:	4605      	mov	r5, r0
 80190a2:	460c      	mov	r4, r1
 80190a4:	b976      	cbnz	r6, 80190c4 <_Bfree+0x28>
 80190a6:	2010      	movs	r0, #16
 80190a8:	f7fc fcf2 	bl	8015a90 <malloc>
 80190ac:	4602      	mov	r2, r0
 80190ae:	61e8      	str	r0, [r5, #28]
 80190b0:	b920      	cbnz	r0, 80190bc <_Bfree+0x20>
 80190b2:	4b09      	ldr	r3, [pc, #36]	@ (80190d8 <_Bfree+0x3c>)
 80190b4:	4809      	ldr	r0, [pc, #36]	@ (80190dc <_Bfree+0x40>)
 80190b6:	218f      	movs	r1, #143	@ 0x8f
 80190b8:	f7fc fccc 	bl	8015a54 <__assert_func>
 80190bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80190c0:	6006      	str	r6, [r0, #0]
 80190c2:	60c6      	str	r6, [r0, #12]
 80190c4:	b13c      	cbz	r4, 80190d6 <_Bfree+0x3a>
 80190c6:	69eb      	ldr	r3, [r5, #28]
 80190c8:	6862      	ldr	r2, [r4, #4]
 80190ca:	68db      	ldr	r3, [r3, #12]
 80190cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80190d0:	6021      	str	r1, [r4, #0]
 80190d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80190d6:	bd70      	pop	{r4, r5, r6, pc}
 80190d8:	08045f90 	.word	0x08045f90
 80190dc:	08046070 	.word	0x08046070

080190e0 <__multadd>:
 80190e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190e4:	690d      	ldr	r5, [r1, #16]
 80190e6:	4607      	mov	r7, r0
 80190e8:	460c      	mov	r4, r1
 80190ea:	461e      	mov	r6, r3
 80190ec:	f101 0c14 	add.w	ip, r1, #20
 80190f0:	2000      	movs	r0, #0
 80190f2:	f8dc 3000 	ldr.w	r3, [ip]
 80190f6:	b299      	uxth	r1, r3
 80190f8:	fb02 6101 	mla	r1, r2, r1, r6
 80190fc:	0c1e      	lsrs	r6, r3, #16
 80190fe:	0c0b      	lsrs	r3, r1, #16
 8019100:	fb02 3306 	mla	r3, r2, r6, r3
 8019104:	b289      	uxth	r1, r1
 8019106:	3001      	adds	r0, #1
 8019108:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801910c:	4285      	cmp	r5, r0
 801910e:	f84c 1b04 	str.w	r1, [ip], #4
 8019112:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019116:	dcec      	bgt.n	80190f2 <__multadd+0x12>
 8019118:	b30e      	cbz	r6, 801915e <__multadd+0x7e>
 801911a:	68a3      	ldr	r3, [r4, #8]
 801911c:	42ab      	cmp	r3, r5
 801911e:	dc19      	bgt.n	8019154 <__multadd+0x74>
 8019120:	6861      	ldr	r1, [r4, #4]
 8019122:	4638      	mov	r0, r7
 8019124:	3101      	adds	r1, #1
 8019126:	f7ff ff79 	bl	801901c <_Balloc>
 801912a:	4680      	mov	r8, r0
 801912c:	b928      	cbnz	r0, 801913a <__multadd+0x5a>
 801912e:	4602      	mov	r2, r0
 8019130:	4b0c      	ldr	r3, [pc, #48]	@ (8019164 <__multadd+0x84>)
 8019132:	480d      	ldr	r0, [pc, #52]	@ (8019168 <__multadd+0x88>)
 8019134:	21ba      	movs	r1, #186	@ 0xba
 8019136:	f7fc fc8d 	bl	8015a54 <__assert_func>
 801913a:	6922      	ldr	r2, [r4, #16]
 801913c:	3202      	adds	r2, #2
 801913e:	f104 010c 	add.w	r1, r4, #12
 8019142:	0092      	lsls	r2, r2, #2
 8019144:	300c      	adds	r0, #12
 8019146:	f7fe fd5a 	bl	8017bfe <memcpy>
 801914a:	4621      	mov	r1, r4
 801914c:	4638      	mov	r0, r7
 801914e:	f7ff ffa5 	bl	801909c <_Bfree>
 8019152:	4644      	mov	r4, r8
 8019154:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019158:	3501      	adds	r5, #1
 801915a:	615e      	str	r6, [r3, #20]
 801915c:	6125      	str	r5, [r4, #16]
 801915e:	4620      	mov	r0, r4
 8019160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019164:	08045fff 	.word	0x08045fff
 8019168:	08046070 	.word	0x08046070

0801916c <__s2b>:
 801916c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019170:	460c      	mov	r4, r1
 8019172:	4615      	mov	r5, r2
 8019174:	461f      	mov	r7, r3
 8019176:	2209      	movs	r2, #9
 8019178:	3308      	adds	r3, #8
 801917a:	4606      	mov	r6, r0
 801917c:	fb93 f3f2 	sdiv	r3, r3, r2
 8019180:	2100      	movs	r1, #0
 8019182:	2201      	movs	r2, #1
 8019184:	429a      	cmp	r2, r3
 8019186:	db09      	blt.n	801919c <__s2b+0x30>
 8019188:	4630      	mov	r0, r6
 801918a:	f7ff ff47 	bl	801901c <_Balloc>
 801918e:	b940      	cbnz	r0, 80191a2 <__s2b+0x36>
 8019190:	4602      	mov	r2, r0
 8019192:	4b19      	ldr	r3, [pc, #100]	@ (80191f8 <__s2b+0x8c>)
 8019194:	4819      	ldr	r0, [pc, #100]	@ (80191fc <__s2b+0x90>)
 8019196:	21d3      	movs	r1, #211	@ 0xd3
 8019198:	f7fc fc5c 	bl	8015a54 <__assert_func>
 801919c:	0052      	lsls	r2, r2, #1
 801919e:	3101      	adds	r1, #1
 80191a0:	e7f0      	b.n	8019184 <__s2b+0x18>
 80191a2:	9b08      	ldr	r3, [sp, #32]
 80191a4:	6143      	str	r3, [r0, #20]
 80191a6:	2d09      	cmp	r5, #9
 80191a8:	f04f 0301 	mov.w	r3, #1
 80191ac:	6103      	str	r3, [r0, #16]
 80191ae:	dd16      	ble.n	80191de <__s2b+0x72>
 80191b0:	f104 0909 	add.w	r9, r4, #9
 80191b4:	46c8      	mov	r8, r9
 80191b6:	442c      	add	r4, r5
 80191b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80191bc:	4601      	mov	r1, r0
 80191be:	3b30      	subs	r3, #48	@ 0x30
 80191c0:	220a      	movs	r2, #10
 80191c2:	4630      	mov	r0, r6
 80191c4:	f7ff ff8c 	bl	80190e0 <__multadd>
 80191c8:	45a0      	cmp	r8, r4
 80191ca:	d1f5      	bne.n	80191b8 <__s2b+0x4c>
 80191cc:	f1a5 0408 	sub.w	r4, r5, #8
 80191d0:	444c      	add	r4, r9
 80191d2:	1b2d      	subs	r5, r5, r4
 80191d4:	1963      	adds	r3, r4, r5
 80191d6:	42bb      	cmp	r3, r7
 80191d8:	db04      	blt.n	80191e4 <__s2b+0x78>
 80191da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80191de:	340a      	adds	r4, #10
 80191e0:	2509      	movs	r5, #9
 80191e2:	e7f6      	b.n	80191d2 <__s2b+0x66>
 80191e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80191e8:	4601      	mov	r1, r0
 80191ea:	3b30      	subs	r3, #48	@ 0x30
 80191ec:	220a      	movs	r2, #10
 80191ee:	4630      	mov	r0, r6
 80191f0:	f7ff ff76 	bl	80190e0 <__multadd>
 80191f4:	e7ee      	b.n	80191d4 <__s2b+0x68>
 80191f6:	bf00      	nop
 80191f8:	08045fff 	.word	0x08045fff
 80191fc:	08046070 	.word	0x08046070

08019200 <__hi0bits>:
 8019200:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019204:	4603      	mov	r3, r0
 8019206:	bf36      	itet	cc
 8019208:	0403      	lslcc	r3, r0, #16
 801920a:	2000      	movcs	r0, #0
 801920c:	2010      	movcc	r0, #16
 801920e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019212:	bf3c      	itt	cc
 8019214:	021b      	lslcc	r3, r3, #8
 8019216:	3008      	addcc	r0, #8
 8019218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801921c:	bf3c      	itt	cc
 801921e:	011b      	lslcc	r3, r3, #4
 8019220:	3004      	addcc	r0, #4
 8019222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019226:	bf3c      	itt	cc
 8019228:	009b      	lslcc	r3, r3, #2
 801922a:	3002      	addcc	r0, #2
 801922c:	2b00      	cmp	r3, #0
 801922e:	db05      	blt.n	801923c <__hi0bits+0x3c>
 8019230:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019234:	f100 0001 	add.w	r0, r0, #1
 8019238:	bf08      	it	eq
 801923a:	2020      	moveq	r0, #32
 801923c:	4770      	bx	lr

0801923e <__lo0bits>:
 801923e:	6803      	ldr	r3, [r0, #0]
 8019240:	4602      	mov	r2, r0
 8019242:	f013 0007 	ands.w	r0, r3, #7
 8019246:	d00b      	beq.n	8019260 <__lo0bits+0x22>
 8019248:	07d9      	lsls	r1, r3, #31
 801924a:	d421      	bmi.n	8019290 <__lo0bits+0x52>
 801924c:	0798      	lsls	r0, r3, #30
 801924e:	bf49      	itett	mi
 8019250:	085b      	lsrmi	r3, r3, #1
 8019252:	089b      	lsrpl	r3, r3, #2
 8019254:	2001      	movmi	r0, #1
 8019256:	6013      	strmi	r3, [r2, #0]
 8019258:	bf5c      	itt	pl
 801925a:	6013      	strpl	r3, [r2, #0]
 801925c:	2002      	movpl	r0, #2
 801925e:	4770      	bx	lr
 8019260:	b299      	uxth	r1, r3
 8019262:	b909      	cbnz	r1, 8019268 <__lo0bits+0x2a>
 8019264:	0c1b      	lsrs	r3, r3, #16
 8019266:	2010      	movs	r0, #16
 8019268:	b2d9      	uxtb	r1, r3
 801926a:	b909      	cbnz	r1, 8019270 <__lo0bits+0x32>
 801926c:	3008      	adds	r0, #8
 801926e:	0a1b      	lsrs	r3, r3, #8
 8019270:	0719      	lsls	r1, r3, #28
 8019272:	bf04      	itt	eq
 8019274:	091b      	lsreq	r3, r3, #4
 8019276:	3004      	addeq	r0, #4
 8019278:	0799      	lsls	r1, r3, #30
 801927a:	bf04      	itt	eq
 801927c:	089b      	lsreq	r3, r3, #2
 801927e:	3002      	addeq	r0, #2
 8019280:	07d9      	lsls	r1, r3, #31
 8019282:	d403      	bmi.n	801928c <__lo0bits+0x4e>
 8019284:	085b      	lsrs	r3, r3, #1
 8019286:	f100 0001 	add.w	r0, r0, #1
 801928a:	d003      	beq.n	8019294 <__lo0bits+0x56>
 801928c:	6013      	str	r3, [r2, #0]
 801928e:	4770      	bx	lr
 8019290:	2000      	movs	r0, #0
 8019292:	4770      	bx	lr
 8019294:	2020      	movs	r0, #32
 8019296:	4770      	bx	lr

08019298 <__i2b>:
 8019298:	b510      	push	{r4, lr}
 801929a:	460c      	mov	r4, r1
 801929c:	2101      	movs	r1, #1
 801929e:	f7ff febd 	bl	801901c <_Balloc>
 80192a2:	4602      	mov	r2, r0
 80192a4:	b928      	cbnz	r0, 80192b2 <__i2b+0x1a>
 80192a6:	4b05      	ldr	r3, [pc, #20]	@ (80192bc <__i2b+0x24>)
 80192a8:	4805      	ldr	r0, [pc, #20]	@ (80192c0 <__i2b+0x28>)
 80192aa:	f240 1145 	movw	r1, #325	@ 0x145
 80192ae:	f7fc fbd1 	bl	8015a54 <__assert_func>
 80192b2:	2301      	movs	r3, #1
 80192b4:	6144      	str	r4, [r0, #20]
 80192b6:	6103      	str	r3, [r0, #16]
 80192b8:	bd10      	pop	{r4, pc}
 80192ba:	bf00      	nop
 80192bc:	08045fff 	.word	0x08045fff
 80192c0:	08046070 	.word	0x08046070

080192c4 <__multiply>:
 80192c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192c8:	4617      	mov	r7, r2
 80192ca:	690a      	ldr	r2, [r1, #16]
 80192cc:	693b      	ldr	r3, [r7, #16]
 80192ce:	429a      	cmp	r2, r3
 80192d0:	bfa8      	it	ge
 80192d2:	463b      	movge	r3, r7
 80192d4:	4689      	mov	r9, r1
 80192d6:	bfa4      	itt	ge
 80192d8:	460f      	movge	r7, r1
 80192da:	4699      	movge	r9, r3
 80192dc:	693d      	ldr	r5, [r7, #16]
 80192de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80192e2:	68bb      	ldr	r3, [r7, #8]
 80192e4:	6879      	ldr	r1, [r7, #4]
 80192e6:	eb05 060a 	add.w	r6, r5, sl
 80192ea:	42b3      	cmp	r3, r6
 80192ec:	b085      	sub	sp, #20
 80192ee:	bfb8      	it	lt
 80192f0:	3101      	addlt	r1, #1
 80192f2:	f7ff fe93 	bl	801901c <_Balloc>
 80192f6:	b930      	cbnz	r0, 8019306 <__multiply+0x42>
 80192f8:	4602      	mov	r2, r0
 80192fa:	4b41      	ldr	r3, [pc, #260]	@ (8019400 <__multiply+0x13c>)
 80192fc:	4841      	ldr	r0, [pc, #260]	@ (8019404 <__multiply+0x140>)
 80192fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8019302:	f7fc fba7 	bl	8015a54 <__assert_func>
 8019306:	f100 0414 	add.w	r4, r0, #20
 801930a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801930e:	4623      	mov	r3, r4
 8019310:	2200      	movs	r2, #0
 8019312:	4573      	cmp	r3, lr
 8019314:	d320      	bcc.n	8019358 <__multiply+0x94>
 8019316:	f107 0814 	add.w	r8, r7, #20
 801931a:	f109 0114 	add.w	r1, r9, #20
 801931e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019322:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8019326:	9302      	str	r3, [sp, #8]
 8019328:	1beb      	subs	r3, r5, r7
 801932a:	3b15      	subs	r3, #21
 801932c:	f023 0303 	bic.w	r3, r3, #3
 8019330:	3304      	adds	r3, #4
 8019332:	3715      	adds	r7, #21
 8019334:	42bd      	cmp	r5, r7
 8019336:	bf38      	it	cc
 8019338:	2304      	movcc	r3, #4
 801933a:	9301      	str	r3, [sp, #4]
 801933c:	9b02      	ldr	r3, [sp, #8]
 801933e:	9103      	str	r1, [sp, #12]
 8019340:	428b      	cmp	r3, r1
 8019342:	d80c      	bhi.n	801935e <__multiply+0x9a>
 8019344:	2e00      	cmp	r6, #0
 8019346:	dd03      	ble.n	8019350 <__multiply+0x8c>
 8019348:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801934c:	2b00      	cmp	r3, #0
 801934e:	d055      	beq.n	80193fc <__multiply+0x138>
 8019350:	6106      	str	r6, [r0, #16]
 8019352:	b005      	add	sp, #20
 8019354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019358:	f843 2b04 	str.w	r2, [r3], #4
 801935c:	e7d9      	b.n	8019312 <__multiply+0x4e>
 801935e:	f8b1 a000 	ldrh.w	sl, [r1]
 8019362:	f1ba 0f00 	cmp.w	sl, #0
 8019366:	d01f      	beq.n	80193a8 <__multiply+0xe4>
 8019368:	46c4      	mov	ip, r8
 801936a:	46a1      	mov	r9, r4
 801936c:	2700      	movs	r7, #0
 801936e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8019372:	f8d9 3000 	ldr.w	r3, [r9]
 8019376:	fa1f fb82 	uxth.w	fp, r2
 801937a:	b29b      	uxth	r3, r3
 801937c:	fb0a 330b 	mla	r3, sl, fp, r3
 8019380:	443b      	add	r3, r7
 8019382:	f8d9 7000 	ldr.w	r7, [r9]
 8019386:	0c12      	lsrs	r2, r2, #16
 8019388:	0c3f      	lsrs	r7, r7, #16
 801938a:	fb0a 7202 	mla	r2, sl, r2, r7
 801938e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8019392:	b29b      	uxth	r3, r3
 8019394:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019398:	4565      	cmp	r5, ip
 801939a:	f849 3b04 	str.w	r3, [r9], #4
 801939e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80193a2:	d8e4      	bhi.n	801936e <__multiply+0xaa>
 80193a4:	9b01      	ldr	r3, [sp, #4]
 80193a6:	50e7      	str	r7, [r4, r3]
 80193a8:	9b03      	ldr	r3, [sp, #12]
 80193aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80193ae:	3104      	adds	r1, #4
 80193b0:	f1b9 0f00 	cmp.w	r9, #0
 80193b4:	d020      	beq.n	80193f8 <__multiply+0x134>
 80193b6:	6823      	ldr	r3, [r4, #0]
 80193b8:	4647      	mov	r7, r8
 80193ba:	46a4      	mov	ip, r4
 80193bc:	f04f 0a00 	mov.w	sl, #0
 80193c0:	f8b7 b000 	ldrh.w	fp, [r7]
 80193c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80193c8:	fb09 220b 	mla	r2, r9, fp, r2
 80193cc:	4452      	add	r2, sl
 80193ce:	b29b      	uxth	r3, r3
 80193d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80193d4:	f84c 3b04 	str.w	r3, [ip], #4
 80193d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80193dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80193e0:	f8bc 3000 	ldrh.w	r3, [ip]
 80193e4:	fb09 330a 	mla	r3, r9, sl, r3
 80193e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80193ec:	42bd      	cmp	r5, r7
 80193ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80193f2:	d8e5      	bhi.n	80193c0 <__multiply+0xfc>
 80193f4:	9a01      	ldr	r2, [sp, #4]
 80193f6:	50a3      	str	r3, [r4, r2]
 80193f8:	3404      	adds	r4, #4
 80193fa:	e79f      	b.n	801933c <__multiply+0x78>
 80193fc:	3e01      	subs	r6, #1
 80193fe:	e7a1      	b.n	8019344 <__multiply+0x80>
 8019400:	08045fff 	.word	0x08045fff
 8019404:	08046070 	.word	0x08046070

08019408 <__pow5mult>:
 8019408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801940c:	4615      	mov	r5, r2
 801940e:	f012 0203 	ands.w	r2, r2, #3
 8019412:	4607      	mov	r7, r0
 8019414:	460e      	mov	r6, r1
 8019416:	d007      	beq.n	8019428 <__pow5mult+0x20>
 8019418:	4c25      	ldr	r4, [pc, #148]	@ (80194b0 <__pow5mult+0xa8>)
 801941a:	3a01      	subs	r2, #1
 801941c:	2300      	movs	r3, #0
 801941e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019422:	f7ff fe5d 	bl	80190e0 <__multadd>
 8019426:	4606      	mov	r6, r0
 8019428:	10ad      	asrs	r5, r5, #2
 801942a:	d03d      	beq.n	80194a8 <__pow5mult+0xa0>
 801942c:	69fc      	ldr	r4, [r7, #28]
 801942e:	b97c      	cbnz	r4, 8019450 <__pow5mult+0x48>
 8019430:	2010      	movs	r0, #16
 8019432:	f7fc fb2d 	bl	8015a90 <malloc>
 8019436:	4602      	mov	r2, r0
 8019438:	61f8      	str	r0, [r7, #28]
 801943a:	b928      	cbnz	r0, 8019448 <__pow5mult+0x40>
 801943c:	4b1d      	ldr	r3, [pc, #116]	@ (80194b4 <__pow5mult+0xac>)
 801943e:	481e      	ldr	r0, [pc, #120]	@ (80194b8 <__pow5mult+0xb0>)
 8019440:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019444:	f7fc fb06 	bl	8015a54 <__assert_func>
 8019448:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801944c:	6004      	str	r4, [r0, #0]
 801944e:	60c4      	str	r4, [r0, #12]
 8019450:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019454:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019458:	b94c      	cbnz	r4, 801946e <__pow5mult+0x66>
 801945a:	f240 2171 	movw	r1, #625	@ 0x271
 801945e:	4638      	mov	r0, r7
 8019460:	f7ff ff1a 	bl	8019298 <__i2b>
 8019464:	2300      	movs	r3, #0
 8019466:	f8c8 0008 	str.w	r0, [r8, #8]
 801946a:	4604      	mov	r4, r0
 801946c:	6003      	str	r3, [r0, #0]
 801946e:	f04f 0900 	mov.w	r9, #0
 8019472:	07eb      	lsls	r3, r5, #31
 8019474:	d50a      	bpl.n	801948c <__pow5mult+0x84>
 8019476:	4631      	mov	r1, r6
 8019478:	4622      	mov	r2, r4
 801947a:	4638      	mov	r0, r7
 801947c:	f7ff ff22 	bl	80192c4 <__multiply>
 8019480:	4631      	mov	r1, r6
 8019482:	4680      	mov	r8, r0
 8019484:	4638      	mov	r0, r7
 8019486:	f7ff fe09 	bl	801909c <_Bfree>
 801948a:	4646      	mov	r6, r8
 801948c:	106d      	asrs	r5, r5, #1
 801948e:	d00b      	beq.n	80194a8 <__pow5mult+0xa0>
 8019490:	6820      	ldr	r0, [r4, #0]
 8019492:	b938      	cbnz	r0, 80194a4 <__pow5mult+0x9c>
 8019494:	4622      	mov	r2, r4
 8019496:	4621      	mov	r1, r4
 8019498:	4638      	mov	r0, r7
 801949a:	f7ff ff13 	bl	80192c4 <__multiply>
 801949e:	6020      	str	r0, [r4, #0]
 80194a0:	f8c0 9000 	str.w	r9, [r0]
 80194a4:	4604      	mov	r4, r0
 80194a6:	e7e4      	b.n	8019472 <__pow5mult+0x6a>
 80194a8:	4630      	mov	r0, r6
 80194aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194ae:	bf00      	nop
 80194b0:	08046234 	.word	0x08046234
 80194b4:	08045f90 	.word	0x08045f90
 80194b8:	08046070 	.word	0x08046070

080194bc <__lshift>:
 80194bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80194c0:	460c      	mov	r4, r1
 80194c2:	6849      	ldr	r1, [r1, #4]
 80194c4:	6923      	ldr	r3, [r4, #16]
 80194c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80194ca:	68a3      	ldr	r3, [r4, #8]
 80194cc:	4607      	mov	r7, r0
 80194ce:	4691      	mov	r9, r2
 80194d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80194d4:	f108 0601 	add.w	r6, r8, #1
 80194d8:	42b3      	cmp	r3, r6
 80194da:	db0b      	blt.n	80194f4 <__lshift+0x38>
 80194dc:	4638      	mov	r0, r7
 80194de:	f7ff fd9d 	bl	801901c <_Balloc>
 80194e2:	4605      	mov	r5, r0
 80194e4:	b948      	cbnz	r0, 80194fa <__lshift+0x3e>
 80194e6:	4602      	mov	r2, r0
 80194e8:	4b28      	ldr	r3, [pc, #160]	@ (801958c <__lshift+0xd0>)
 80194ea:	4829      	ldr	r0, [pc, #164]	@ (8019590 <__lshift+0xd4>)
 80194ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80194f0:	f7fc fab0 	bl	8015a54 <__assert_func>
 80194f4:	3101      	adds	r1, #1
 80194f6:	005b      	lsls	r3, r3, #1
 80194f8:	e7ee      	b.n	80194d8 <__lshift+0x1c>
 80194fa:	2300      	movs	r3, #0
 80194fc:	f100 0114 	add.w	r1, r0, #20
 8019500:	f100 0210 	add.w	r2, r0, #16
 8019504:	4618      	mov	r0, r3
 8019506:	4553      	cmp	r3, sl
 8019508:	db33      	blt.n	8019572 <__lshift+0xb6>
 801950a:	6920      	ldr	r0, [r4, #16]
 801950c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019510:	f104 0314 	add.w	r3, r4, #20
 8019514:	f019 091f 	ands.w	r9, r9, #31
 8019518:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801951c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019520:	d02b      	beq.n	801957a <__lshift+0xbe>
 8019522:	f1c9 0e20 	rsb	lr, r9, #32
 8019526:	468a      	mov	sl, r1
 8019528:	2200      	movs	r2, #0
 801952a:	6818      	ldr	r0, [r3, #0]
 801952c:	fa00 f009 	lsl.w	r0, r0, r9
 8019530:	4310      	orrs	r0, r2
 8019532:	f84a 0b04 	str.w	r0, [sl], #4
 8019536:	f853 2b04 	ldr.w	r2, [r3], #4
 801953a:	459c      	cmp	ip, r3
 801953c:	fa22 f20e 	lsr.w	r2, r2, lr
 8019540:	d8f3      	bhi.n	801952a <__lshift+0x6e>
 8019542:	ebac 0304 	sub.w	r3, ip, r4
 8019546:	3b15      	subs	r3, #21
 8019548:	f023 0303 	bic.w	r3, r3, #3
 801954c:	3304      	adds	r3, #4
 801954e:	f104 0015 	add.w	r0, r4, #21
 8019552:	4560      	cmp	r0, ip
 8019554:	bf88      	it	hi
 8019556:	2304      	movhi	r3, #4
 8019558:	50ca      	str	r2, [r1, r3]
 801955a:	b10a      	cbz	r2, 8019560 <__lshift+0xa4>
 801955c:	f108 0602 	add.w	r6, r8, #2
 8019560:	3e01      	subs	r6, #1
 8019562:	4638      	mov	r0, r7
 8019564:	612e      	str	r6, [r5, #16]
 8019566:	4621      	mov	r1, r4
 8019568:	f7ff fd98 	bl	801909c <_Bfree>
 801956c:	4628      	mov	r0, r5
 801956e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019572:	f842 0f04 	str.w	r0, [r2, #4]!
 8019576:	3301      	adds	r3, #1
 8019578:	e7c5      	b.n	8019506 <__lshift+0x4a>
 801957a:	3904      	subs	r1, #4
 801957c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019580:	f841 2f04 	str.w	r2, [r1, #4]!
 8019584:	459c      	cmp	ip, r3
 8019586:	d8f9      	bhi.n	801957c <__lshift+0xc0>
 8019588:	e7ea      	b.n	8019560 <__lshift+0xa4>
 801958a:	bf00      	nop
 801958c:	08045fff 	.word	0x08045fff
 8019590:	08046070 	.word	0x08046070

08019594 <__mcmp>:
 8019594:	690a      	ldr	r2, [r1, #16]
 8019596:	4603      	mov	r3, r0
 8019598:	6900      	ldr	r0, [r0, #16]
 801959a:	1a80      	subs	r0, r0, r2
 801959c:	b530      	push	{r4, r5, lr}
 801959e:	d10e      	bne.n	80195be <__mcmp+0x2a>
 80195a0:	3314      	adds	r3, #20
 80195a2:	3114      	adds	r1, #20
 80195a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80195a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80195ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80195b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80195b4:	4295      	cmp	r5, r2
 80195b6:	d003      	beq.n	80195c0 <__mcmp+0x2c>
 80195b8:	d205      	bcs.n	80195c6 <__mcmp+0x32>
 80195ba:	f04f 30ff 	mov.w	r0, #4294967295
 80195be:	bd30      	pop	{r4, r5, pc}
 80195c0:	42a3      	cmp	r3, r4
 80195c2:	d3f3      	bcc.n	80195ac <__mcmp+0x18>
 80195c4:	e7fb      	b.n	80195be <__mcmp+0x2a>
 80195c6:	2001      	movs	r0, #1
 80195c8:	e7f9      	b.n	80195be <__mcmp+0x2a>
	...

080195cc <__mdiff>:
 80195cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195d0:	4689      	mov	r9, r1
 80195d2:	4606      	mov	r6, r0
 80195d4:	4611      	mov	r1, r2
 80195d6:	4648      	mov	r0, r9
 80195d8:	4614      	mov	r4, r2
 80195da:	f7ff ffdb 	bl	8019594 <__mcmp>
 80195de:	1e05      	subs	r5, r0, #0
 80195e0:	d112      	bne.n	8019608 <__mdiff+0x3c>
 80195e2:	4629      	mov	r1, r5
 80195e4:	4630      	mov	r0, r6
 80195e6:	f7ff fd19 	bl	801901c <_Balloc>
 80195ea:	4602      	mov	r2, r0
 80195ec:	b928      	cbnz	r0, 80195fa <__mdiff+0x2e>
 80195ee:	4b3f      	ldr	r3, [pc, #252]	@ (80196ec <__mdiff+0x120>)
 80195f0:	f240 2137 	movw	r1, #567	@ 0x237
 80195f4:	483e      	ldr	r0, [pc, #248]	@ (80196f0 <__mdiff+0x124>)
 80195f6:	f7fc fa2d 	bl	8015a54 <__assert_func>
 80195fa:	2301      	movs	r3, #1
 80195fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019600:	4610      	mov	r0, r2
 8019602:	b003      	add	sp, #12
 8019604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019608:	bfbc      	itt	lt
 801960a:	464b      	movlt	r3, r9
 801960c:	46a1      	movlt	r9, r4
 801960e:	4630      	mov	r0, r6
 8019610:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019614:	bfba      	itte	lt
 8019616:	461c      	movlt	r4, r3
 8019618:	2501      	movlt	r5, #1
 801961a:	2500      	movge	r5, #0
 801961c:	f7ff fcfe 	bl	801901c <_Balloc>
 8019620:	4602      	mov	r2, r0
 8019622:	b918      	cbnz	r0, 801962c <__mdiff+0x60>
 8019624:	4b31      	ldr	r3, [pc, #196]	@ (80196ec <__mdiff+0x120>)
 8019626:	f240 2145 	movw	r1, #581	@ 0x245
 801962a:	e7e3      	b.n	80195f4 <__mdiff+0x28>
 801962c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019630:	6926      	ldr	r6, [r4, #16]
 8019632:	60c5      	str	r5, [r0, #12]
 8019634:	f109 0310 	add.w	r3, r9, #16
 8019638:	f109 0514 	add.w	r5, r9, #20
 801963c:	f104 0e14 	add.w	lr, r4, #20
 8019640:	f100 0b14 	add.w	fp, r0, #20
 8019644:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019648:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801964c:	9301      	str	r3, [sp, #4]
 801964e:	46d9      	mov	r9, fp
 8019650:	f04f 0c00 	mov.w	ip, #0
 8019654:	9b01      	ldr	r3, [sp, #4]
 8019656:	f85e 0b04 	ldr.w	r0, [lr], #4
 801965a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801965e:	9301      	str	r3, [sp, #4]
 8019660:	fa1f f38a 	uxth.w	r3, sl
 8019664:	4619      	mov	r1, r3
 8019666:	b283      	uxth	r3, r0
 8019668:	1acb      	subs	r3, r1, r3
 801966a:	0c00      	lsrs	r0, r0, #16
 801966c:	4463      	add	r3, ip
 801966e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019672:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019676:	b29b      	uxth	r3, r3
 8019678:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801967c:	4576      	cmp	r6, lr
 801967e:	f849 3b04 	str.w	r3, [r9], #4
 8019682:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019686:	d8e5      	bhi.n	8019654 <__mdiff+0x88>
 8019688:	1b33      	subs	r3, r6, r4
 801968a:	3b15      	subs	r3, #21
 801968c:	f023 0303 	bic.w	r3, r3, #3
 8019690:	3415      	adds	r4, #21
 8019692:	3304      	adds	r3, #4
 8019694:	42a6      	cmp	r6, r4
 8019696:	bf38      	it	cc
 8019698:	2304      	movcc	r3, #4
 801969a:	441d      	add	r5, r3
 801969c:	445b      	add	r3, fp
 801969e:	461e      	mov	r6, r3
 80196a0:	462c      	mov	r4, r5
 80196a2:	4544      	cmp	r4, r8
 80196a4:	d30e      	bcc.n	80196c4 <__mdiff+0xf8>
 80196a6:	f108 0103 	add.w	r1, r8, #3
 80196aa:	1b49      	subs	r1, r1, r5
 80196ac:	f021 0103 	bic.w	r1, r1, #3
 80196b0:	3d03      	subs	r5, #3
 80196b2:	45a8      	cmp	r8, r5
 80196b4:	bf38      	it	cc
 80196b6:	2100      	movcc	r1, #0
 80196b8:	440b      	add	r3, r1
 80196ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80196be:	b191      	cbz	r1, 80196e6 <__mdiff+0x11a>
 80196c0:	6117      	str	r7, [r2, #16]
 80196c2:	e79d      	b.n	8019600 <__mdiff+0x34>
 80196c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80196c8:	46e6      	mov	lr, ip
 80196ca:	0c08      	lsrs	r0, r1, #16
 80196cc:	fa1c fc81 	uxtah	ip, ip, r1
 80196d0:	4471      	add	r1, lr
 80196d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80196d6:	b289      	uxth	r1, r1
 80196d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80196dc:	f846 1b04 	str.w	r1, [r6], #4
 80196e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80196e4:	e7dd      	b.n	80196a2 <__mdiff+0xd6>
 80196e6:	3f01      	subs	r7, #1
 80196e8:	e7e7      	b.n	80196ba <__mdiff+0xee>
 80196ea:	bf00      	nop
 80196ec:	08045fff 	.word	0x08045fff
 80196f0:	08046070 	.word	0x08046070

080196f4 <__ulp>:
 80196f4:	b082      	sub	sp, #8
 80196f6:	ed8d 0b00 	vstr	d0, [sp]
 80196fa:	9a01      	ldr	r2, [sp, #4]
 80196fc:	4b0f      	ldr	r3, [pc, #60]	@ (801973c <__ulp+0x48>)
 80196fe:	4013      	ands	r3, r2
 8019700:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8019704:	2b00      	cmp	r3, #0
 8019706:	dc08      	bgt.n	801971a <__ulp+0x26>
 8019708:	425b      	negs	r3, r3
 801970a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801970e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8019712:	da04      	bge.n	801971e <__ulp+0x2a>
 8019714:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8019718:	4113      	asrs	r3, r2
 801971a:	2200      	movs	r2, #0
 801971c:	e008      	b.n	8019730 <__ulp+0x3c>
 801971e:	f1a2 0314 	sub.w	r3, r2, #20
 8019722:	2b1e      	cmp	r3, #30
 8019724:	bfda      	itte	le
 8019726:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801972a:	40da      	lsrle	r2, r3
 801972c:	2201      	movgt	r2, #1
 801972e:	2300      	movs	r3, #0
 8019730:	4619      	mov	r1, r3
 8019732:	4610      	mov	r0, r2
 8019734:	ec41 0b10 	vmov	d0, r0, r1
 8019738:	b002      	add	sp, #8
 801973a:	4770      	bx	lr
 801973c:	7ff00000 	.word	0x7ff00000

08019740 <__b2d>:
 8019740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019744:	6906      	ldr	r6, [r0, #16]
 8019746:	f100 0814 	add.w	r8, r0, #20
 801974a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801974e:	1f37      	subs	r7, r6, #4
 8019750:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8019754:	4610      	mov	r0, r2
 8019756:	f7ff fd53 	bl	8019200 <__hi0bits>
 801975a:	f1c0 0320 	rsb	r3, r0, #32
 801975e:	280a      	cmp	r0, #10
 8019760:	600b      	str	r3, [r1, #0]
 8019762:	491b      	ldr	r1, [pc, #108]	@ (80197d0 <__b2d+0x90>)
 8019764:	dc15      	bgt.n	8019792 <__b2d+0x52>
 8019766:	f1c0 0c0b 	rsb	ip, r0, #11
 801976a:	fa22 f30c 	lsr.w	r3, r2, ip
 801976e:	45b8      	cmp	r8, r7
 8019770:	ea43 0501 	orr.w	r5, r3, r1
 8019774:	bf34      	ite	cc
 8019776:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801977a:	2300      	movcs	r3, #0
 801977c:	3015      	adds	r0, #21
 801977e:	fa02 f000 	lsl.w	r0, r2, r0
 8019782:	fa23 f30c 	lsr.w	r3, r3, ip
 8019786:	4303      	orrs	r3, r0
 8019788:	461c      	mov	r4, r3
 801978a:	ec45 4b10 	vmov	d0, r4, r5
 801978e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019792:	45b8      	cmp	r8, r7
 8019794:	bf3a      	itte	cc
 8019796:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801979a:	f1a6 0708 	subcc.w	r7, r6, #8
 801979e:	2300      	movcs	r3, #0
 80197a0:	380b      	subs	r0, #11
 80197a2:	d012      	beq.n	80197ca <__b2d+0x8a>
 80197a4:	f1c0 0120 	rsb	r1, r0, #32
 80197a8:	fa23 f401 	lsr.w	r4, r3, r1
 80197ac:	4082      	lsls	r2, r0
 80197ae:	4322      	orrs	r2, r4
 80197b0:	4547      	cmp	r7, r8
 80197b2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80197b6:	bf8c      	ite	hi
 80197b8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80197bc:	2200      	movls	r2, #0
 80197be:	4083      	lsls	r3, r0
 80197c0:	40ca      	lsrs	r2, r1
 80197c2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80197c6:	4313      	orrs	r3, r2
 80197c8:	e7de      	b.n	8019788 <__b2d+0x48>
 80197ca:	ea42 0501 	orr.w	r5, r2, r1
 80197ce:	e7db      	b.n	8019788 <__b2d+0x48>
 80197d0:	3ff00000 	.word	0x3ff00000

080197d4 <__d2b>:
 80197d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80197d8:	460f      	mov	r7, r1
 80197da:	2101      	movs	r1, #1
 80197dc:	ec59 8b10 	vmov	r8, r9, d0
 80197e0:	4616      	mov	r6, r2
 80197e2:	f7ff fc1b 	bl	801901c <_Balloc>
 80197e6:	4604      	mov	r4, r0
 80197e8:	b930      	cbnz	r0, 80197f8 <__d2b+0x24>
 80197ea:	4602      	mov	r2, r0
 80197ec:	4b23      	ldr	r3, [pc, #140]	@ (801987c <__d2b+0xa8>)
 80197ee:	4824      	ldr	r0, [pc, #144]	@ (8019880 <__d2b+0xac>)
 80197f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80197f4:	f7fc f92e 	bl	8015a54 <__assert_func>
 80197f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80197fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019800:	b10d      	cbz	r5, 8019806 <__d2b+0x32>
 8019802:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019806:	9301      	str	r3, [sp, #4]
 8019808:	f1b8 0300 	subs.w	r3, r8, #0
 801980c:	d023      	beq.n	8019856 <__d2b+0x82>
 801980e:	4668      	mov	r0, sp
 8019810:	9300      	str	r3, [sp, #0]
 8019812:	f7ff fd14 	bl	801923e <__lo0bits>
 8019816:	e9dd 1200 	ldrd	r1, r2, [sp]
 801981a:	b1d0      	cbz	r0, 8019852 <__d2b+0x7e>
 801981c:	f1c0 0320 	rsb	r3, r0, #32
 8019820:	fa02 f303 	lsl.w	r3, r2, r3
 8019824:	430b      	orrs	r3, r1
 8019826:	40c2      	lsrs	r2, r0
 8019828:	6163      	str	r3, [r4, #20]
 801982a:	9201      	str	r2, [sp, #4]
 801982c:	9b01      	ldr	r3, [sp, #4]
 801982e:	61a3      	str	r3, [r4, #24]
 8019830:	2b00      	cmp	r3, #0
 8019832:	bf0c      	ite	eq
 8019834:	2201      	moveq	r2, #1
 8019836:	2202      	movne	r2, #2
 8019838:	6122      	str	r2, [r4, #16]
 801983a:	b1a5      	cbz	r5, 8019866 <__d2b+0x92>
 801983c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019840:	4405      	add	r5, r0
 8019842:	603d      	str	r5, [r7, #0]
 8019844:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019848:	6030      	str	r0, [r6, #0]
 801984a:	4620      	mov	r0, r4
 801984c:	b003      	add	sp, #12
 801984e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019852:	6161      	str	r1, [r4, #20]
 8019854:	e7ea      	b.n	801982c <__d2b+0x58>
 8019856:	a801      	add	r0, sp, #4
 8019858:	f7ff fcf1 	bl	801923e <__lo0bits>
 801985c:	9b01      	ldr	r3, [sp, #4]
 801985e:	6163      	str	r3, [r4, #20]
 8019860:	3020      	adds	r0, #32
 8019862:	2201      	movs	r2, #1
 8019864:	e7e8      	b.n	8019838 <__d2b+0x64>
 8019866:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801986a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801986e:	6038      	str	r0, [r7, #0]
 8019870:	6918      	ldr	r0, [r3, #16]
 8019872:	f7ff fcc5 	bl	8019200 <__hi0bits>
 8019876:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801987a:	e7e5      	b.n	8019848 <__d2b+0x74>
 801987c:	08045fff 	.word	0x08045fff
 8019880:	08046070 	.word	0x08046070

08019884 <__ratio>:
 8019884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019888:	b085      	sub	sp, #20
 801988a:	e9cd 1000 	strd	r1, r0, [sp]
 801988e:	a902      	add	r1, sp, #8
 8019890:	f7ff ff56 	bl	8019740 <__b2d>
 8019894:	9800      	ldr	r0, [sp, #0]
 8019896:	a903      	add	r1, sp, #12
 8019898:	ec55 4b10 	vmov	r4, r5, d0
 801989c:	f7ff ff50 	bl	8019740 <__b2d>
 80198a0:	9b01      	ldr	r3, [sp, #4]
 80198a2:	6919      	ldr	r1, [r3, #16]
 80198a4:	9b00      	ldr	r3, [sp, #0]
 80198a6:	691b      	ldr	r3, [r3, #16]
 80198a8:	1ac9      	subs	r1, r1, r3
 80198aa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80198ae:	1a9b      	subs	r3, r3, r2
 80198b0:	ec5b ab10 	vmov	sl, fp, d0
 80198b4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	bfce      	itee	gt
 80198bc:	462a      	movgt	r2, r5
 80198be:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80198c2:	465a      	movle	r2, fp
 80198c4:	462f      	mov	r7, r5
 80198c6:	46d9      	mov	r9, fp
 80198c8:	bfcc      	ite	gt
 80198ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80198ce:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80198d2:	464b      	mov	r3, r9
 80198d4:	4652      	mov	r2, sl
 80198d6:	4620      	mov	r0, r4
 80198d8:	4639      	mov	r1, r7
 80198da:	f7e6 ffd7 	bl	800088c <__aeabi_ddiv>
 80198de:	ec41 0b10 	vmov	d0, r0, r1
 80198e2:	b005      	add	sp, #20
 80198e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080198e8 <__copybits>:
 80198e8:	3901      	subs	r1, #1
 80198ea:	b570      	push	{r4, r5, r6, lr}
 80198ec:	1149      	asrs	r1, r1, #5
 80198ee:	6914      	ldr	r4, [r2, #16]
 80198f0:	3101      	adds	r1, #1
 80198f2:	f102 0314 	add.w	r3, r2, #20
 80198f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80198fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80198fe:	1f05      	subs	r5, r0, #4
 8019900:	42a3      	cmp	r3, r4
 8019902:	d30c      	bcc.n	801991e <__copybits+0x36>
 8019904:	1aa3      	subs	r3, r4, r2
 8019906:	3b11      	subs	r3, #17
 8019908:	f023 0303 	bic.w	r3, r3, #3
 801990c:	3211      	adds	r2, #17
 801990e:	42a2      	cmp	r2, r4
 8019910:	bf88      	it	hi
 8019912:	2300      	movhi	r3, #0
 8019914:	4418      	add	r0, r3
 8019916:	2300      	movs	r3, #0
 8019918:	4288      	cmp	r0, r1
 801991a:	d305      	bcc.n	8019928 <__copybits+0x40>
 801991c:	bd70      	pop	{r4, r5, r6, pc}
 801991e:	f853 6b04 	ldr.w	r6, [r3], #4
 8019922:	f845 6f04 	str.w	r6, [r5, #4]!
 8019926:	e7eb      	b.n	8019900 <__copybits+0x18>
 8019928:	f840 3b04 	str.w	r3, [r0], #4
 801992c:	e7f4      	b.n	8019918 <__copybits+0x30>

0801992e <__any_on>:
 801992e:	f100 0214 	add.w	r2, r0, #20
 8019932:	6900      	ldr	r0, [r0, #16]
 8019934:	114b      	asrs	r3, r1, #5
 8019936:	4298      	cmp	r0, r3
 8019938:	b510      	push	{r4, lr}
 801993a:	db11      	blt.n	8019960 <__any_on+0x32>
 801993c:	dd0a      	ble.n	8019954 <__any_on+0x26>
 801993e:	f011 011f 	ands.w	r1, r1, #31
 8019942:	d007      	beq.n	8019954 <__any_on+0x26>
 8019944:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019948:	fa24 f001 	lsr.w	r0, r4, r1
 801994c:	fa00 f101 	lsl.w	r1, r0, r1
 8019950:	428c      	cmp	r4, r1
 8019952:	d10b      	bne.n	801996c <__any_on+0x3e>
 8019954:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019958:	4293      	cmp	r3, r2
 801995a:	d803      	bhi.n	8019964 <__any_on+0x36>
 801995c:	2000      	movs	r0, #0
 801995e:	bd10      	pop	{r4, pc}
 8019960:	4603      	mov	r3, r0
 8019962:	e7f7      	b.n	8019954 <__any_on+0x26>
 8019964:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019968:	2900      	cmp	r1, #0
 801996a:	d0f5      	beq.n	8019958 <__any_on+0x2a>
 801996c:	2001      	movs	r0, #1
 801996e:	e7f6      	b.n	801995e <__any_on+0x30>

08019970 <__ascii_wctomb>:
 8019970:	4603      	mov	r3, r0
 8019972:	4608      	mov	r0, r1
 8019974:	b141      	cbz	r1, 8019988 <__ascii_wctomb+0x18>
 8019976:	2aff      	cmp	r2, #255	@ 0xff
 8019978:	d904      	bls.n	8019984 <__ascii_wctomb+0x14>
 801997a:	228a      	movs	r2, #138	@ 0x8a
 801997c:	601a      	str	r2, [r3, #0]
 801997e:	f04f 30ff 	mov.w	r0, #4294967295
 8019982:	4770      	bx	lr
 8019984:	700a      	strb	r2, [r1, #0]
 8019986:	2001      	movs	r0, #1
 8019988:	4770      	bx	lr

0801998a <__ssputs_r>:
 801998a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801998e:	688e      	ldr	r6, [r1, #8]
 8019990:	461f      	mov	r7, r3
 8019992:	42be      	cmp	r6, r7
 8019994:	680b      	ldr	r3, [r1, #0]
 8019996:	4682      	mov	sl, r0
 8019998:	460c      	mov	r4, r1
 801999a:	4690      	mov	r8, r2
 801999c:	d82d      	bhi.n	80199fa <__ssputs_r+0x70>
 801999e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80199a2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80199a6:	d026      	beq.n	80199f6 <__ssputs_r+0x6c>
 80199a8:	6965      	ldr	r5, [r4, #20]
 80199aa:	6909      	ldr	r1, [r1, #16]
 80199ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80199b0:	eba3 0901 	sub.w	r9, r3, r1
 80199b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80199b8:	1c7b      	adds	r3, r7, #1
 80199ba:	444b      	add	r3, r9
 80199bc:	106d      	asrs	r5, r5, #1
 80199be:	429d      	cmp	r5, r3
 80199c0:	bf38      	it	cc
 80199c2:	461d      	movcc	r5, r3
 80199c4:	0553      	lsls	r3, r2, #21
 80199c6:	d527      	bpl.n	8019a18 <__ssputs_r+0x8e>
 80199c8:	4629      	mov	r1, r5
 80199ca:	f7fc f893 	bl	8015af4 <_malloc_r>
 80199ce:	4606      	mov	r6, r0
 80199d0:	b360      	cbz	r0, 8019a2c <__ssputs_r+0xa2>
 80199d2:	6921      	ldr	r1, [r4, #16]
 80199d4:	464a      	mov	r2, r9
 80199d6:	f7fe f912 	bl	8017bfe <memcpy>
 80199da:	89a3      	ldrh	r3, [r4, #12]
 80199dc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80199e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80199e4:	81a3      	strh	r3, [r4, #12]
 80199e6:	6126      	str	r6, [r4, #16]
 80199e8:	6165      	str	r5, [r4, #20]
 80199ea:	444e      	add	r6, r9
 80199ec:	eba5 0509 	sub.w	r5, r5, r9
 80199f0:	6026      	str	r6, [r4, #0]
 80199f2:	60a5      	str	r5, [r4, #8]
 80199f4:	463e      	mov	r6, r7
 80199f6:	42be      	cmp	r6, r7
 80199f8:	d900      	bls.n	80199fc <__ssputs_r+0x72>
 80199fa:	463e      	mov	r6, r7
 80199fc:	6820      	ldr	r0, [r4, #0]
 80199fe:	4632      	mov	r2, r6
 8019a00:	4641      	mov	r1, r8
 8019a02:	f7fd ffef 	bl	80179e4 <memmove>
 8019a06:	68a3      	ldr	r3, [r4, #8]
 8019a08:	1b9b      	subs	r3, r3, r6
 8019a0a:	60a3      	str	r3, [r4, #8]
 8019a0c:	6823      	ldr	r3, [r4, #0]
 8019a0e:	4433      	add	r3, r6
 8019a10:	6023      	str	r3, [r4, #0]
 8019a12:	2000      	movs	r0, #0
 8019a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a18:	462a      	mov	r2, r5
 8019a1a:	f000 fb93 	bl	801a144 <_realloc_r>
 8019a1e:	4606      	mov	r6, r0
 8019a20:	2800      	cmp	r0, #0
 8019a22:	d1e0      	bne.n	80199e6 <__ssputs_r+0x5c>
 8019a24:	6921      	ldr	r1, [r4, #16]
 8019a26:	4650      	mov	r0, sl
 8019a28:	f7fe ff62 	bl	80188f0 <_free_r>
 8019a2c:	230c      	movs	r3, #12
 8019a2e:	f8ca 3000 	str.w	r3, [sl]
 8019a32:	89a3      	ldrh	r3, [r4, #12]
 8019a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019a38:	81a3      	strh	r3, [r4, #12]
 8019a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8019a3e:	e7e9      	b.n	8019a14 <__ssputs_r+0x8a>

08019a40 <_svfiprintf_r>:
 8019a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a44:	4698      	mov	r8, r3
 8019a46:	898b      	ldrh	r3, [r1, #12]
 8019a48:	061b      	lsls	r3, r3, #24
 8019a4a:	b09d      	sub	sp, #116	@ 0x74
 8019a4c:	4607      	mov	r7, r0
 8019a4e:	460d      	mov	r5, r1
 8019a50:	4614      	mov	r4, r2
 8019a52:	d510      	bpl.n	8019a76 <_svfiprintf_r+0x36>
 8019a54:	690b      	ldr	r3, [r1, #16]
 8019a56:	b973      	cbnz	r3, 8019a76 <_svfiprintf_r+0x36>
 8019a58:	2140      	movs	r1, #64	@ 0x40
 8019a5a:	f7fc f84b 	bl	8015af4 <_malloc_r>
 8019a5e:	6028      	str	r0, [r5, #0]
 8019a60:	6128      	str	r0, [r5, #16]
 8019a62:	b930      	cbnz	r0, 8019a72 <_svfiprintf_r+0x32>
 8019a64:	230c      	movs	r3, #12
 8019a66:	603b      	str	r3, [r7, #0]
 8019a68:	f04f 30ff 	mov.w	r0, #4294967295
 8019a6c:	b01d      	add	sp, #116	@ 0x74
 8019a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a72:	2340      	movs	r3, #64	@ 0x40
 8019a74:	616b      	str	r3, [r5, #20]
 8019a76:	2300      	movs	r3, #0
 8019a78:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a7a:	2320      	movs	r3, #32
 8019a7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019a80:	f8cd 800c 	str.w	r8, [sp, #12]
 8019a84:	2330      	movs	r3, #48	@ 0x30
 8019a86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019c24 <_svfiprintf_r+0x1e4>
 8019a8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019a8e:	f04f 0901 	mov.w	r9, #1
 8019a92:	4623      	mov	r3, r4
 8019a94:	469a      	mov	sl, r3
 8019a96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019a9a:	b10a      	cbz	r2, 8019aa0 <_svfiprintf_r+0x60>
 8019a9c:	2a25      	cmp	r2, #37	@ 0x25
 8019a9e:	d1f9      	bne.n	8019a94 <_svfiprintf_r+0x54>
 8019aa0:	ebba 0b04 	subs.w	fp, sl, r4
 8019aa4:	d00b      	beq.n	8019abe <_svfiprintf_r+0x7e>
 8019aa6:	465b      	mov	r3, fp
 8019aa8:	4622      	mov	r2, r4
 8019aaa:	4629      	mov	r1, r5
 8019aac:	4638      	mov	r0, r7
 8019aae:	f7ff ff6c 	bl	801998a <__ssputs_r>
 8019ab2:	3001      	adds	r0, #1
 8019ab4:	f000 80a7 	beq.w	8019c06 <_svfiprintf_r+0x1c6>
 8019ab8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019aba:	445a      	add	r2, fp
 8019abc:	9209      	str	r2, [sp, #36]	@ 0x24
 8019abe:	f89a 3000 	ldrb.w	r3, [sl]
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	f000 809f 	beq.w	8019c06 <_svfiprintf_r+0x1c6>
 8019ac8:	2300      	movs	r3, #0
 8019aca:	f04f 32ff 	mov.w	r2, #4294967295
 8019ace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019ad2:	f10a 0a01 	add.w	sl, sl, #1
 8019ad6:	9304      	str	r3, [sp, #16]
 8019ad8:	9307      	str	r3, [sp, #28]
 8019ada:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019ade:	931a      	str	r3, [sp, #104]	@ 0x68
 8019ae0:	4654      	mov	r4, sl
 8019ae2:	2205      	movs	r2, #5
 8019ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ae8:	484e      	ldr	r0, [pc, #312]	@ (8019c24 <_svfiprintf_r+0x1e4>)
 8019aea:	f7e6 fb91 	bl	8000210 <memchr>
 8019aee:	9a04      	ldr	r2, [sp, #16]
 8019af0:	b9d8      	cbnz	r0, 8019b2a <_svfiprintf_r+0xea>
 8019af2:	06d0      	lsls	r0, r2, #27
 8019af4:	bf44      	itt	mi
 8019af6:	2320      	movmi	r3, #32
 8019af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019afc:	0711      	lsls	r1, r2, #28
 8019afe:	bf44      	itt	mi
 8019b00:	232b      	movmi	r3, #43	@ 0x2b
 8019b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019b06:	f89a 3000 	ldrb.w	r3, [sl]
 8019b0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b0c:	d015      	beq.n	8019b3a <_svfiprintf_r+0xfa>
 8019b0e:	9a07      	ldr	r2, [sp, #28]
 8019b10:	4654      	mov	r4, sl
 8019b12:	2000      	movs	r0, #0
 8019b14:	f04f 0c0a 	mov.w	ip, #10
 8019b18:	4621      	mov	r1, r4
 8019b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019b1e:	3b30      	subs	r3, #48	@ 0x30
 8019b20:	2b09      	cmp	r3, #9
 8019b22:	d94b      	bls.n	8019bbc <_svfiprintf_r+0x17c>
 8019b24:	b1b0      	cbz	r0, 8019b54 <_svfiprintf_r+0x114>
 8019b26:	9207      	str	r2, [sp, #28]
 8019b28:	e014      	b.n	8019b54 <_svfiprintf_r+0x114>
 8019b2a:	eba0 0308 	sub.w	r3, r0, r8
 8019b2e:	fa09 f303 	lsl.w	r3, r9, r3
 8019b32:	4313      	orrs	r3, r2
 8019b34:	9304      	str	r3, [sp, #16]
 8019b36:	46a2      	mov	sl, r4
 8019b38:	e7d2      	b.n	8019ae0 <_svfiprintf_r+0xa0>
 8019b3a:	9b03      	ldr	r3, [sp, #12]
 8019b3c:	1d19      	adds	r1, r3, #4
 8019b3e:	681b      	ldr	r3, [r3, #0]
 8019b40:	9103      	str	r1, [sp, #12]
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	bfbb      	ittet	lt
 8019b46:	425b      	neglt	r3, r3
 8019b48:	f042 0202 	orrlt.w	r2, r2, #2
 8019b4c:	9307      	strge	r3, [sp, #28]
 8019b4e:	9307      	strlt	r3, [sp, #28]
 8019b50:	bfb8      	it	lt
 8019b52:	9204      	strlt	r2, [sp, #16]
 8019b54:	7823      	ldrb	r3, [r4, #0]
 8019b56:	2b2e      	cmp	r3, #46	@ 0x2e
 8019b58:	d10a      	bne.n	8019b70 <_svfiprintf_r+0x130>
 8019b5a:	7863      	ldrb	r3, [r4, #1]
 8019b5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b5e:	d132      	bne.n	8019bc6 <_svfiprintf_r+0x186>
 8019b60:	9b03      	ldr	r3, [sp, #12]
 8019b62:	1d1a      	adds	r2, r3, #4
 8019b64:	681b      	ldr	r3, [r3, #0]
 8019b66:	9203      	str	r2, [sp, #12]
 8019b68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019b6c:	3402      	adds	r4, #2
 8019b6e:	9305      	str	r3, [sp, #20]
 8019b70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019c34 <_svfiprintf_r+0x1f4>
 8019b74:	7821      	ldrb	r1, [r4, #0]
 8019b76:	2203      	movs	r2, #3
 8019b78:	4650      	mov	r0, sl
 8019b7a:	f7e6 fb49 	bl	8000210 <memchr>
 8019b7e:	b138      	cbz	r0, 8019b90 <_svfiprintf_r+0x150>
 8019b80:	9b04      	ldr	r3, [sp, #16]
 8019b82:	eba0 000a 	sub.w	r0, r0, sl
 8019b86:	2240      	movs	r2, #64	@ 0x40
 8019b88:	4082      	lsls	r2, r0
 8019b8a:	4313      	orrs	r3, r2
 8019b8c:	3401      	adds	r4, #1
 8019b8e:	9304      	str	r3, [sp, #16]
 8019b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019b94:	4824      	ldr	r0, [pc, #144]	@ (8019c28 <_svfiprintf_r+0x1e8>)
 8019b96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019b9a:	2206      	movs	r2, #6
 8019b9c:	f7e6 fb38 	bl	8000210 <memchr>
 8019ba0:	2800      	cmp	r0, #0
 8019ba2:	d036      	beq.n	8019c12 <_svfiprintf_r+0x1d2>
 8019ba4:	4b21      	ldr	r3, [pc, #132]	@ (8019c2c <_svfiprintf_r+0x1ec>)
 8019ba6:	bb1b      	cbnz	r3, 8019bf0 <_svfiprintf_r+0x1b0>
 8019ba8:	9b03      	ldr	r3, [sp, #12]
 8019baa:	3307      	adds	r3, #7
 8019bac:	f023 0307 	bic.w	r3, r3, #7
 8019bb0:	3308      	adds	r3, #8
 8019bb2:	9303      	str	r3, [sp, #12]
 8019bb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019bb6:	4433      	add	r3, r6
 8019bb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8019bba:	e76a      	b.n	8019a92 <_svfiprintf_r+0x52>
 8019bbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8019bc0:	460c      	mov	r4, r1
 8019bc2:	2001      	movs	r0, #1
 8019bc4:	e7a8      	b.n	8019b18 <_svfiprintf_r+0xd8>
 8019bc6:	2300      	movs	r3, #0
 8019bc8:	3401      	adds	r4, #1
 8019bca:	9305      	str	r3, [sp, #20]
 8019bcc:	4619      	mov	r1, r3
 8019bce:	f04f 0c0a 	mov.w	ip, #10
 8019bd2:	4620      	mov	r0, r4
 8019bd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019bd8:	3a30      	subs	r2, #48	@ 0x30
 8019bda:	2a09      	cmp	r2, #9
 8019bdc:	d903      	bls.n	8019be6 <_svfiprintf_r+0x1a6>
 8019bde:	2b00      	cmp	r3, #0
 8019be0:	d0c6      	beq.n	8019b70 <_svfiprintf_r+0x130>
 8019be2:	9105      	str	r1, [sp, #20]
 8019be4:	e7c4      	b.n	8019b70 <_svfiprintf_r+0x130>
 8019be6:	fb0c 2101 	mla	r1, ip, r1, r2
 8019bea:	4604      	mov	r4, r0
 8019bec:	2301      	movs	r3, #1
 8019bee:	e7f0      	b.n	8019bd2 <_svfiprintf_r+0x192>
 8019bf0:	ab03      	add	r3, sp, #12
 8019bf2:	9300      	str	r3, [sp, #0]
 8019bf4:	462a      	mov	r2, r5
 8019bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8019c30 <_svfiprintf_r+0x1f0>)
 8019bf8:	a904      	add	r1, sp, #16
 8019bfa:	4638      	mov	r0, r7
 8019bfc:	f7fc ff2a 	bl	8016a54 <_printf_float>
 8019c00:	1c42      	adds	r2, r0, #1
 8019c02:	4606      	mov	r6, r0
 8019c04:	d1d6      	bne.n	8019bb4 <_svfiprintf_r+0x174>
 8019c06:	89ab      	ldrh	r3, [r5, #12]
 8019c08:	065b      	lsls	r3, r3, #25
 8019c0a:	f53f af2d 	bmi.w	8019a68 <_svfiprintf_r+0x28>
 8019c0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019c10:	e72c      	b.n	8019a6c <_svfiprintf_r+0x2c>
 8019c12:	ab03      	add	r3, sp, #12
 8019c14:	9300      	str	r3, [sp, #0]
 8019c16:	462a      	mov	r2, r5
 8019c18:	4b05      	ldr	r3, [pc, #20]	@ (8019c30 <_svfiprintf_r+0x1f0>)
 8019c1a:	a904      	add	r1, sp, #16
 8019c1c:	4638      	mov	r0, r7
 8019c1e:	f7fd f9b1 	bl	8016f84 <_printf_i>
 8019c22:	e7ed      	b.n	8019c00 <_svfiprintf_r+0x1c0>
 8019c24:	080460c9 	.word	0x080460c9
 8019c28:	080460d3 	.word	0x080460d3
 8019c2c:	08016a55 	.word	0x08016a55
 8019c30:	0801998b 	.word	0x0801998b
 8019c34:	080460cf 	.word	0x080460cf

08019c38 <__sfputc_r>:
 8019c38:	6893      	ldr	r3, [r2, #8]
 8019c3a:	3b01      	subs	r3, #1
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	b410      	push	{r4}
 8019c40:	6093      	str	r3, [r2, #8]
 8019c42:	da08      	bge.n	8019c56 <__sfputc_r+0x1e>
 8019c44:	6994      	ldr	r4, [r2, #24]
 8019c46:	42a3      	cmp	r3, r4
 8019c48:	db01      	blt.n	8019c4e <__sfputc_r+0x16>
 8019c4a:	290a      	cmp	r1, #10
 8019c4c:	d103      	bne.n	8019c56 <__sfputc_r+0x1e>
 8019c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c52:	f7fd be32 	b.w	80178ba <__swbuf_r>
 8019c56:	6813      	ldr	r3, [r2, #0]
 8019c58:	1c58      	adds	r0, r3, #1
 8019c5a:	6010      	str	r0, [r2, #0]
 8019c5c:	7019      	strb	r1, [r3, #0]
 8019c5e:	4608      	mov	r0, r1
 8019c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c64:	4770      	bx	lr

08019c66 <__sfputs_r>:
 8019c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c68:	4606      	mov	r6, r0
 8019c6a:	460f      	mov	r7, r1
 8019c6c:	4614      	mov	r4, r2
 8019c6e:	18d5      	adds	r5, r2, r3
 8019c70:	42ac      	cmp	r4, r5
 8019c72:	d101      	bne.n	8019c78 <__sfputs_r+0x12>
 8019c74:	2000      	movs	r0, #0
 8019c76:	e007      	b.n	8019c88 <__sfputs_r+0x22>
 8019c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c7c:	463a      	mov	r2, r7
 8019c7e:	4630      	mov	r0, r6
 8019c80:	f7ff ffda 	bl	8019c38 <__sfputc_r>
 8019c84:	1c43      	adds	r3, r0, #1
 8019c86:	d1f3      	bne.n	8019c70 <__sfputs_r+0xa>
 8019c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019c8c <_vfiprintf_r>:
 8019c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c90:	460d      	mov	r5, r1
 8019c92:	b09d      	sub	sp, #116	@ 0x74
 8019c94:	4614      	mov	r4, r2
 8019c96:	4698      	mov	r8, r3
 8019c98:	4606      	mov	r6, r0
 8019c9a:	b118      	cbz	r0, 8019ca4 <_vfiprintf_r+0x18>
 8019c9c:	6a03      	ldr	r3, [r0, #32]
 8019c9e:	b90b      	cbnz	r3, 8019ca4 <_vfiprintf_r+0x18>
 8019ca0:	f7fd fd28 	bl	80176f4 <__sinit>
 8019ca4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019ca6:	07d9      	lsls	r1, r3, #31
 8019ca8:	d405      	bmi.n	8019cb6 <_vfiprintf_r+0x2a>
 8019caa:	89ab      	ldrh	r3, [r5, #12]
 8019cac:	059a      	lsls	r2, r3, #22
 8019cae:	d402      	bmi.n	8019cb6 <_vfiprintf_r+0x2a>
 8019cb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019cb2:	f7fd ffa2 	bl	8017bfa <__retarget_lock_acquire_recursive>
 8019cb6:	89ab      	ldrh	r3, [r5, #12]
 8019cb8:	071b      	lsls	r3, r3, #28
 8019cba:	d501      	bpl.n	8019cc0 <_vfiprintf_r+0x34>
 8019cbc:	692b      	ldr	r3, [r5, #16]
 8019cbe:	b99b      	cbnz	r3, 8019ce8 <_vfiprintf_r+0x5c>
 8019cc0:	4629      	mov	r1, r5
 8019cc2:	4630      	mov	r0, r6
 8019cc4:	f7fd fe38 	bl	8017938 <__swsetup_r>
 8019cc8:	b170      	cbz	r0, 8019ce8 <_vfiprintf_r+0x5c>
 8019cca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019ccc:	07dc      	lsls	r4, r3, #31
 8019cce:	d504      	bpl.n	8019cda <_vfiprintf_r+0x4e>
 8019cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8019cd4:	b01d      	add	sp, #116	@ 0x74
 8019cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cda:	89ab      	ldrh	r3, [r5, #12]
 8019cdc:	0598      	lsls	r0, r3, #22
 8019cde:	d4f7      	bmi.n	8019cd0 <_vfiprintf_r+0x44>
 8019ce0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019ce2:	f7fd ff8b 	bl	8017bfc <__retarget_lock_release_recursive>
 8019ce6:	e7f3      	b.n	8019cd0 <_vfiprintf_r+0x44>
 8019ce8:	2300      	movs	r3, #0
 8019cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8019cec:	2320      	movs	r3, #32
 8019cee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019cf2:	f8cd 800c 	str.w	r8, [sp, #12]
 8019cf6:	2330      	movs	r3, #48	@ 0x30
 8019cf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019ea8 <_vfiprintf_r+0x21c>
 8019cfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019d00:	f04f 0901 	mov.w	r9, #1
 8019d04:	4623      	mov	r3, r4
 8019d06:	469a      	mov	sl, r3
 8019d08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019d0c:	b10a      	cbz	r2, 8019d12 <_vfiprintf_r+0x86>
 8019d0e:	2a25      	cmp	r2, #37	@ 0x25
 8019d10:	d1f9      	bne.n	8019d06 <_vfiprintf_r+0x7a>
 8019d12:	ebba 0b04 	subs.w	fp, sl, r4
 8019d16:	d00b      	beq.n	8019d30 <_vfiprintf_r+0xa4>
 8019d18:	465b      	mov	r3, fp
 8019d1a:	4622      	mov	r2, r4
 8019d1c:	4629      	mov	r1, r5
 8019d1e:	4630      	mov	r0, r6
 8019d20:	f7ff ffa1 	bl	8019c66 <__sfputs_r>
 8019d24:	3001      	adds	r0, #1
 8019d26:	f000 80a7 	beq.w	8019e78 <_vfiprintf_r+0x1ec>
 8019d2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d2c:	445a      	add	r2, fp
 8019d2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8019d30:	f89a 3000 	ldrb.w	r3, [sl]
 8019d34:	2b00      	cmp	r3, #0
 8019d36:	f000 809f 	beq.w	8019e78 <_vfiprintf_r+0x1ec>
 8019d3a:	2300      	movs	r3, #0
 8019d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8019d40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019d44:	f10a 0a01 	add.w	sl, sl, #1
 8019d48:	9304      	str	r3, [sp, #16]
 8019d4a:	9307      	str	r3, [sp, #28]
 8019d4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019d50:	931a      	str	r3, [sp, #104]	@ 0x68
 8019d52:	4654      	mov	r4, sl
 8019d54:	2205      	movs	r2, #5
 8019d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d5a:	4853      	ldr	r0, [pc, #332]	@ (8019ea8 <_vfiprintf_r+0x21c>)
 8019d5c:	f7e6 fa58 	bl	8000210 <memchr>
 8019d60:	9a04      	ldr	r2, [sp, #16]
 8019d62:	b9d8      	cbnz	r0, 8019d9c <_vfiprintf_r+0x110>
 8019d64:	06d1      	lsls	r1, r2, #27
 8019d66:	bf44      	itt	mi
 8019d68:	2320      	movmi	r3, #32
 8019d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d6e:	0713      	lsls	r3, r2, #28
 8019d70:	bf44      	itt	mi
 8019d72:	232b      	movmi	r3, #43	@ 0x2b
 8019d74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d78:	f89a 3000 	ldrb.w	r3, [sl]
 8019d7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d7e:	d015      	beq.n	8019dac <_vfiprintf_r+0x120>
 8019d80:	9a07      	ldr	r2, [sp, #28]
 8019d82:	4654      	mov	r4, sl
 8019d84:	2000      	movs	r0, #0
 8019d86:	f04f 0c0a 	mov.w	ip, #10
 8019d8a:	4621      	mov	r1, r4
 8019d8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d90:	3b30      	subs	r3, #48	@ 0x30
 8019d92:	2b09      	cmp	r3, #9
 8019d94:	d94b      	bls.n	8019e2e <_vfiprintf_r+0x1a2>
 8019d96:	b1b0      	cbz	r0, 8019dc6 <_vfiprintf_r+0x13a>
 8019d98:	9207      	str	r2, [sp, #28]
 8019d9a:	e014      	b.n	8019dc6 <_vfiprintf_r+0x13a>
 8019d9c:	eba0 0308 	sub.w	r3, r0, r8
 8019da0:	fa09 f303 	lsl.w	r3, r9, r3
 8019da4:	4313      	orrs	r3, r2
 8019da6:	9304      	str	r3, [sp, #16]
 8019da8:	46a2      	mov	sl, r4
 8019daa:	e7d2      	b.n	8019d52 <_vfiprintf_r+0xc6>
 8019dac:	9b03      	ldr	r3, [sp, #12]
 8019dae:	1d19      	adds	r1, r3, #4
 8019db0:	681b      	ldr	r3, [r3, #0]
 8019db2:	9103      	str	r1, [sp, #12]
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	bfbb      	ittet	lt
 8019db8:	425b      	neglt	r3, r3
 8019dba:	f042 0202 	orrlt.w	r2, r2, #2
 8019dbe:	9307      	strge	r3, [sp, #28]
 8019dc0:	9307      	strlt	r3, [sp, #28]
 8019dc2:	bfb8      	it	lt
 8019dc4:	9204      	strlt	r2, [sp, #16]
 8019dc6:	7823      	ldrb	r3, [r4, #0]
 8019dc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8019dca:	d10a      	bne.n	8019de2 <_vfiprintf_r+0x156>
 8019dcc:	7863      	ldrb	r3, [r4, #1]
 8019dce:	2b2a      	cmp	r3, #42	@ 0x2a
 8019dd0:	d132      	bne.n	8019e38 <_vfiprintf_r+0x1ac>
 8019dd2:	9b03      	ldr	r3, [sp, #12]
 8019dd4:	1d1a      	adds	r2, r3, #4
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	9203      	str	r2, [sp, #12]
 8019dda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019dde:	3402      	adds	r4, #2
 8019de0:	9305      	str	r3, [sp, #20]
 8019de2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019eb8 <_vfiprintf_r+0x22c>
 8019de6:	7821      	ldrb	r1, [r4, #0]
 8019de8:	2203      	movs	r2, #3
 8019dea:	4650      	mov	r0, sl
 8019dec:	f7e6 fa10 	bl	8000210 <memchr>
 8019df0:	b138      	cbz	r0, 8019e02 <_vfiprintf_r+0x176>
 8019df2:	9b04      	ldr	r3, [sp, #16]
 8019df4:	eba0 000a 	sub.w	r0, r0, sl
 8019df8:	2240      	movs	r2, #64	@ 0x40
 8019dfa:	4082      	lsls	r2, r0
 8019dfc:	4313      	orrs	r3, r2
 8019dfe:	3401      	adds	r4, #1
 8019e00:	9304      	str	r3, [sp, #16]
 8019e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e06:	4829      	ldr	r0, [pc, #164]	@ (8019eac <_vfiprintf_r+0x220>)
 8019e08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019e0c:	2206      	movs	r2, #6
 8019e0e:	f7e6 f9ff 	bl	8000210 <memchr>
 8019e12:	2800      	cmp	r0, #0
 8019e14:	d03f      	beq.n	8019e96 <_vfiprintf_r+0x20a>
 8019e16:	4b26      	ldr	r3, [pc, #152]	@ (8019eb0 <_vfiprintf_r+0x224>)
 8019e18:	bb1b      	cbnz	r3, 8019e62 <_vfiprintf_r+0x1d6>
 8019e1a:	9b03      	ldr	r3, [sp, #12]
 8019e1c:	3307      	adds	r3, #7
 8019e1e:	f023 0307 	bic.w	r3, r3, #7
 8019e22:	3308      	adds	r3, #8
 8019e24:	9303      	str	r3, [sp, #12]
 8019e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e28:	443b      	add	r3, r7
 8019e2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e2c:	e76a      	b.n	8019d04 <_vfiprintf_r+0x78>
 8019e2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8019e32:	460c      	mov	r4, r1
 8019e34:	2001      	movs	r0, #1
 8019e36:	e7a8      	b.n	8019d8a <_vfiprintf_r+0xfe>
 8019e38:	2300      	movs	r3, #0
 8019e3a:	3401      	adds	r4, #1
 8019e3c:	9305      	str	r3, [sp, #20]
 8019e3e:	4619      	mov	r1, r3
 8019e40:	f04f 0c0a 	mov.w	ip, #10
 8019e44:	4620      	mov	r0, r4
 8019e46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019e4a:	3a30      	subs	r2, #48	@ 0x30
 8019e4c:	2a09      	cmp	r2, #9
 8019e4e:	d903      	bls.n	8019e58 <_vfiprintf_r+0x1cc>
 8019e50:	2b00      	cmp	r3, #0
 8019e52:	d0c6      	beq.n	8019de2 <_vfiprintf_r+0x156>
 8019e54:	9105      	str	r1, [sp, #20]
 8019e56:	e7c4      	b.n	8019de2 <_vfiprintf_r+0x156>
 8019e58:	fb0c 2101 	mla	r1, ip, r1, r2
 8019e5c:	4604      	mov	r4, r0
 8019e5e:	2301      	movs	r3, #1
 8019e60:	e7f0      	b.n	8019e44 <_vfiprintf_r+0x1b8>
 8019e62:	ab03      	add	r3, sp, #12
 8019e64:	9300      	str	r3, [sp, #0]
 8019e66:	462a      	mov	r2, r5
 8019e68:	4b12      	ldr	r3, [pc, #72]	@ (8019eb4 <_vfiprintf_r+0x228>)
 8019e6a:	a904      	add	r1, sp, #16
 8019e6c:	4630      	mov	r0, r6
 8019e6e:	f7fc fdf1 	bl	8016a54 <_printf_float>
 8019e72:	4607      	mov	r7, r0
 8019e74:	1c78      	adds	r0, r7, #1
 8019e76:	d1d6      	bne.n	8019e26 <_vfiprintf_r+0x19a>
 8019e78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e7a:	07d9      	lsls	r1, r3, #31
 8019e7c:	d405      	bmi.n	8019e8a <_vfiprintf_r+0x1fe>
 8019e7e:	89ab      	ldrh	r3, [r5, #12]
 8019e80:	059a      	lsls	r2, r3, #22
 8019e82:	d402      	bmi.n	8019e8a <_vfiprintf_r+0x1fe>
 8019e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e86:	f7fd feb9 	bl	8017bfc <__retarget_lock_release_recursive>
 8019e8a:	89ab      	ldrh	r3, [r5, #12]
 8019e8c:	065b      	lsls	r3, r3, #25
 8019e8e:	f53f af1f 	bmi.w	8019cd0 <_vfiprintf_r+0x44>
 8019e92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019e94:	e71e      	b.n	8019cd4 <_vfiprintf_r+0x48>
 8019e96:	ab03      	add	r3, sp, #12
 8019e98:	9300      	str	r3, [sp, #0]
 8019e9a:	462a      	mov	r2, r5
 8019e9c:	4b05      	ldr	r3, [pc, #20]	@ (8019eb4 <_vfiprintf_r+0x228>)
 8019e9e:	a904      	add	r1, sp, #16
 8019ea0:	4630      	mov	r0, r6
 8019ea2:	f7fd f86f 	bl	8016f84 <_printf_i>
 8019ea6:	e7e4      	b.n	8019e72 <_vfiprintf_r+0x1e6>
 8019ea8:	080460c9 	.word	0x080460c9
 8019eac:	080460d3 	.word	0x080460d3
 8019eb0:	08016a55 	.word	0x08016a55
 8019eb4:	08019c67 	.word	0x08019c67
 8019eb8:	080460cf 	.word	0x080460cf

08019ebc <__sflush_r>:
 8019ebc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ec4:	0716      	lsls	r6, r2, #28
 8019ec6:	4605      	mov	r5, r0
 8019ec8:	460c      	mov	r4, r1
 8019eca:	d454      	bmi.n	8019f76 <__sflush_r+0xba>
 8019ecc:	684b      	ldr	r3, [r1, #4]
 8019ece:	2b00      	cmp	r3, #0
 8019ed0:	dc02      	bgt.n	8019ed8 <__sflush_r+0x1c>
 8019ed2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019ed4:	2b00      	cmp	r3, #0
 8019ed6:	dd48      	ble.n	8019f6a <__sflush_r+0xae>
 8019ed8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019eda:	2e00      	cmp	r6, #0
 8019edc:	d045      	beq.n	8019f6a <__sflush_r+0xae>
 8019ede:	2300      	movs	r3, #0
 8019ee0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019ee4:	682f      	ldr	r7, [r5, #0]
 8019ee6:	6a21      	ldr	r1, [r4, #32]
 8019ee8:	602b      	str	r3, [r5, #0]
 8019eea:	d030      	beq.n	8019f4e <__sflush_r+0x92>
 8019eec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019eee:	89a3      	ldrh	r3, [r4, #12]
 8019ef0:	0759      	lsls	r1, r3, #29
 8019ef2:	d505      	bpl.n	8019f00 <__sflush_r+0x44>
 8019ef4:	6863      	ldr	r3, [r4, #4]
 8019ef6:	1ad2      	subs	r2, r2, r3
 8019ef8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019efa:	b10b      	cbz	r3, 8019f00 <__sflush_r+0x44>
 8019efc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019efe:	1ad2      	subs	r2, r2, r3
 8019f00:	2300      	movs	r3, #0
 8019f02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019f04:	6a21      	ldr	r1, [r4, #32]
 8019f06:	4628      	mov	r0, r5
 8019f08:	47b0      	blx	r6
 8019f0a:	1c43      	adds	r3, r0, #1
 8019f0c:	89a3      	ldrh	r3, [r4, #12]
 8019f0e:	d106      	bne.n	8019f1e <__sflush_r+0x62>
 8019f10:	6829      	ldr	r1, [r5, #0]
 8019f12:	291d      	cmp	r1, #29
 8019f14:	d82b      	bhi.n	8019f6e <__sflush_r+0xb2>
 8019f16:	4a2a      	ldr	r2, [pc, #168]	@ (8019fc0 <__sflush_r+0x104>)
 8019f18:	40ca      	lsrs	r2, r1
 8019f1a:	07d6      	lsls	r6, r2, #31
 8019f1c:	d527      	bpl.n	8019f6e <__sflush_r+0xb2>
 8019f1e:	2200      	movs	r2, #0
 8019f20:	6062      	str	r2, [r4, #4]
 8019f22:	04d9      	lsls	r1, r3, #19
 8019f24:	6922      	ldr	r2, [r4, #16]
 8019f26:	6022      	str	r2, [r4, #0]
 8019f28:	d504      	bpl.n	8019f34 <__sflush_r+0x78>
 8019f2a:	1c42      	adds	r2, r0, #1
 8019f2c:	d101      	bne.n	8019f32 <__sflush_r+0x76>
 8019f2e:	682b      	ldr	r3, [r5, #0]
 8019f30:	b903      	cbnz	r3, 8019f34 <__sflush_r+0x78>
 8019f32:	6560      	str	r0, [r4, #84]	@ 0x54
 8019f34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019f36:	602f      	str	r7, [r5, #0]
 8019f38:	b1b9      	cbz	r1, 8019f6a <__sflush_r+0xae>
 8019f3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019f3e:	4299      	cmp	r1, r3
 8019f40:	d002      	beq.n	8019f48 <__sflush_r+0x8c>
 8019f42:	4628      	mov	r0, r5
 8019f44:	f7fe fcd4 	bl	80188f0 <_free_r>
 8019f48:	2300      	movs	r3, #0
 8019f4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8019f4c:	e00d      	b.n	8019f6a <__sflush_r+0xae>
 8019f4e:	2301      	movs	r3, #1
 8019f50:	4628      	mov	r0, r5
 8019f52:	47b0      	blx	r6
 8019f54:	4602      	mov	r2, r0
 8019f56:	1c50      	adds	r0, r2, #1
 8019f58:	d1c9      	bne.n	8019eee <__sflush_r+0x32>
 8019f5a:	682b      	ldr	r3, [r5, #0]
 8019f5c:	2b00      	cmp	r3, #0
 8019f5e:	d0c6      	beq.n	8019eee <__sflush_r+0x32>
 8019f60:	2b1d      	cmp	r3, #29
 8019f62:	d001      	beq.n	8019f68 <__sflush_r+0xac>
 8019f64:	2b16      	cmp	r3, #22
 8019f66:	d11e      	bne.n	8019fa6 <__sflush_r+0xea>
 8019f68:	602f      	str	r7, [r5, #0]
 8019f6a:	2000      	movs	r0, #0
 8019f6c:	e022      	b.n	8019fb4 <__sflush_r+0xf8>
 8019f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f72:	b21b      	sxth	r3, r3
 8019f74:	e01b      	b.n	8019fae <__sflush_r+0xf2>
 8019f76:	690f      	ldr	r7, [r1, #16]
 8019f78:	2f00      	cmp	r7, #0
 8019f7a:	d0f6      	beq.n	8019f6a <__sflush_r+0xae>
 8019f7c:	0793      	lsls	r3, r2, #30
 8019f7e:	680e      	ldr	r6, [r1, #0]
 8019f80:	bf08      	it	eq
 8019f82:	694b      	ldreq	r3, [r1, #20]
 8019f84:	600f      	str	r7, [r1, #0]
 8019f86:	bf18      	it	ne
 8019f88:	2300      	movne	r3, #0
 8019f8a:	eba6 0807 	sub.w	r8, r6, r7
 8019f8e:	608b      	str	r3, [r1, #8]
 8019f90:	f1b8 0f00 	cmp.w	r8, #0
 8019f94:	dde9      	ble.n	8019f6a <__sflush_r+0xae>
 8019f96:	6a21      	ldr	r1, [r4, #32]
 8019f98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019f9a:	4643      	mov	r3, r8
 8019f9c:	463a      	mov	r2, r7
 8019f9e:	4628      	mov	r0, r5
 8019fa0:	47b0      	blx	r6
 8019fa2:	2800      	cmp	r0, #0
 8019fa4:	dc08      	bgt.n	8019fb8 <__sflush_r+0xfc>
 8019fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019fae:	81a3      	strh	r3, [r4, #12]
 8019fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8019fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019fb8:	4407      	add	r7, r0
 8019fba:	eba8 0800 	sub.w	r8, r8, r0
 8019fbe:	e7e7      	b.n	8019f90 <__sflush_r+0xd4>
 8019fc0:	20400001 	.word	0x20400001

08019fc4 <_fflush_r>:
 8019fc4:	b538      	push	{r3, r4, r5, lr}
 8019fc6:	690b      	ldr	r3, [r1, #16]
 8019fc8:	4605      	mov	r5, r0
 8019fca:	460c      	mov	r4, r1
 8019fcc:	b913      	cbnz	r3, 8019fd4 <_fflush_r+0x10>
 8019fce:	2500      	movs	r5, #0
 8019fd0:	4628      	mov	r0, r5
 8019fd2:	bd38      	pop	{r3, r4, r5, pc}
 8019fd4:	b118      	cbz	r0, 8019fde <_fflush_r+0x1a>
 8019fd6:	6a03      	ldr	r3, [r0, #32]
 8019fd8:	b90b      	cbnz	r3, 8019fde <_fflush_r+0x1a>
 8019fda:	f7fd fb8b 	bl	80176f4 <__sinit>
 8019fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fe2:	2b00      	cmp	r3, #0
 8019fe4:	d0f3      	beq.n	8019fce <_fflush_r+0xa>
 8019fe6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019fe8:	07d0      	lsls	r0, r2, #31
 8019fea:	d404      	bmi.n	8019ff6 <_fflush_r+0x32>
 8019fec:	0599      	lsls	r1, r3, #22
 8019fee:	d402      	bmi.n	8019ff6 <_fflush_r+0x32>
 8019ff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019ff2:	f7fd fe02 	bl	8017bfa <__retarget_lock_acquire_recursive>
 8019ff6:	4628      	mov	r0, r5
 8019ff8:	4621      	mov	r1, r4
 8019ffa:	f7ff ff5f 	bl	8019ebc <__sflush_r>
 8019ffe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a000:	07da      	lsls	r2, r3, #31
 801a002:	4605      	mov	r5, r0
 801a004:	d4e4      	bmi.n	8019fd0 <_fflush_r+0xc>
 801a006:	89a3      	ldrh	r3, [r4, #12]
 801a008:	059b      	lsls	r3, r3, #22
 801a00a:	d4e1      	bmi.n	8019fd0 <_fflush_r+0xc>
 801a00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a00e:	f7fd fdf5 	bl	8017bfc <__retarget_lock_release_recursive>
 801a012:	e7dd      	b.n	8019fd0 <_fflush_r+0xc>

0801a014 <__swhatbuf_r>:
 801a014:	b570      	push	{r4, r5, r6, lr}
 801a016:	460c      	mov	r4, r1
 801a018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a01c:	2900      	cmp	r1, #0
 801a01e:	b096      	sub	sp, #88	@ 0x58
 801a020:	4615      	mov	r5, r2
 801a022:	461e      	mov	r6, r3
 801a024:	da0d      	bge.n	801a042 <__swhatbuf_r+0x2e>
 801a026:	89a3      	ldrh	r3, [r4, #12]
 801a028:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a02c:	f04f 0100 	mov.w	r1, #0
 801a030:	bf14      	ite	ne
 801a032:	2340      	movne	r3, #64	@ 0x40
 801a034:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a038:	2000      	movs	r0, #0
 801a03a:	6031      	str	r1, [r6, #0]
 801a03c:	602b      	str	r3, [r5, #0]
 801a03e:	b016      	add	sp, #88	@ 0x58
 801a040:	bd70      	pop	{r4, r5, r6, pc}
 801a042:	466a      	mov	r2, sp
 801a044:	f000 f848 	bl	801a0d8 <_fstat_r>
 801a048:	2800      	cmp	r0, #0
 801a04a:	dbec      	blt.n	801a026 <__swhatbuf_r+0x12>
 801a04c:	9901      	ldr	r1, [sp, #4]
 801a04e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a052:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a056:	4259      	negs	r1, r3
 801a058:	4159      	adcs	r1, r3
 801a05a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a05e:	e7eb      	b.n	801a038 <__swhatbuf_r+0x24>

0801a060 <__smakebuf_r>:
 801a060:	898b      	ldrh	r3, [r1, #12]
 801a062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a064:	079d      	lsls	r5, r3, #30
 801a066:	4606      	mov	r6, r0
 801a068:	460c      	mov	r4, r1
 801a06a:	d507      	bpl.n	801a07c <__smakebuf_r+0x1c>
 801a06c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a070:	6023      	str	r3, [r4, #0]
 801a072:	6123      	str	r3, [r4, #16]
 801a074:	2301      	movs	r3, #1
 801a076:	6163      	str	r3, [r4, #20]
 801a078:	b003      	add	sp, #12
 801a07a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a07c:	ab01      	add	r3, sp, #4
 801a07e:	466a      	mov	r2, sp
 801a080:	f7ff ffc8 	bl	801a014 <__swhatbuf_r>
 801a084:	9f00      	ldr	r7, [sp, #0]
 801a086:	4605      	mov	r5, r0
 801a088:	4639      	mov	r1, r7
 801a08a:	4630      	mov	r0, r6
 801a08c:	f7fb fd32 	bl	8015af4 <_malloc_r>
 801a090:	b948      	cbnz	r0, 801a0a6 <__smakebuf_r+0x46>
 801a092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a096:	059a      	lsls	r2, r3, #22
 801a098:	d4ee      	bmi.n	801a078 <__smakebuf_r+0x18>
 801a09a:	f023 0303 	bic.w	r3, r3, #3
 801a09e:	f043 0302 	orr.w	r3, r3, #2
 801a0a2:	81a3      	strh	r3, [r4, #12]
 801a0a4:	e7e2      	b.n	801a06c <__smakebuf_r+0xc>
 801a0a6:	89a3      	ldrh	r3, [r4, #12]
 801a0a8:	6020      	str	r0, [r4, #0]
 801a0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a0ae:	81a3      	strh	r3, [r4, #12]
 801a0b0:	9b01      	ldr	r3, [sp, #4]
 801a0b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a0b6:	b15b      	cbz	r3, 801a0d0 <__smakebuf_r+0x70>
 801a0b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a0bc:	4630      	mov	r0, r6
 801a0be:	f000 f81d 	bl	801a0fc <_isatty_r>
 801a0c2:	b128      	cbz	r0, 801a0d0 <__smakebuf_r+0x70>
 801a0c4:	89a3      	ldrh	r3, [r4, #12]
 801a0c6:	f023 0303 	bic.w	r3, r3, #3
 801a0ca:	f043 0301 	orr.w	r3, r3, #1
 801a0ce:	81a3      	strh	r3, [r4, #12]
 801a0d0:	89a3      	ldrh	r3, [r4, #12]
 801a0d2:	431d      	orrs	r5, r3
 801a0d4:	81a5      	strh	r5, [r4, #12]
 801a0d6:	e7cf      	b.n	801a078 <__smakebuf_r+0x18>

0801a0d8 <_fstat_r>:
 801a0d8:	b538      	push	{r3, r4, r5, lr}
 801a0da:	4d07      	ldr	r5, [pc, #28]	@ (801a0f8 <_fstat_r+0x20>)
 801a0dc:	2300      	movs	r3, #0
 801a0de:	4604      	mov	r4, r0
 801a0e0:	4608      	mov	r0, r1
 801a0e2:	4611      	mov	r1, r2
 801a0e4:	602b      	str	r3, [r5, #0]
 801a0e6:	f7eb fe93 	bl	8005e10 <_fstat>
 801a0ea:	1c43      	adds	r3, r0, #1
 801a0ec:	d102      	bne.n	801a0f4 <_fstat_r+0x1c>
 801a0ee:	682b      	ldr	r3, [r5, #0]
 801a0f0:	b103      	cbz	r3, 801a0f4 <_fstat_r+0x1c>
 801a0f2:	6023      	str	r3, [r4, #0]
 801a0f4:	bd38      	pop	{r3, r4, r5, pc}
 801a0f6:	bf00      	nop
 801a0f8:	2000dd9c 	.word	0x2000dd9c

0801a0fc <_isatty_r>:
 801a0fc:	b538      	push	{r3, r4, r5, lr}
 801a0fe:	4d06      	ldr	r5, [pc, #24]	@ (801a118 <_isatty_r+0x1c>)
 801a100:	2300      	movs	r3, #0
 801a102:	4604      	mov	r4, r0
 801a104:	4608      	mov	r0, r1
 801a106:	602b      	str	r3, [r5, #0]
 801a108:	f7eb fe92 	bl	8005e30 <_isatty>
 801a10c:	1c43      	adds	r3, r0, #1
 801a10e:	d102      	bne.n	801a116 <_isatty_r+0x1a>
 801a110:	682b      	ldr	r3, [r5, #0]
 801a112:	b103      	cbz	r3, 801a116 <_isatty_r+0x1a>
 801a114:	6023      	str	r3, [r4, #0]
 801a116:	bd38      	pop	{r3, r4, r5, pc}
 801a118:	2000dd9c 	.word	0x2000dd9c

0801a11c <_calloc_r>:
 801a11c:	b570      	push	{r4, r5, r6, lr}
 801a11e:	fba1 5402 	umull	r5, r4, r1, r2
 801a122:	b934      	cbnz	r4, 801a132 <_calloc_r+0x16>
 801a124:	4629      	mov	r1, r5
 801a126:	f7fb fce5 	bl	8015af4 <_malloc_r>
 801a12a:	4606      	mov	r6, r0
 801a12c:	b928      	cbnz	r0, 801a13a <_calloc_r+0x1e>
 801a12e:	4630      	mov	r0, r6
 801a130:	bd70      	pop	{r4, r5, r6, pc}
 801a132:	220c      	movs	r2, #12
 801a134:	6002      	str	r2, [r0, #0]
 801a136:	2600      	movs	r6, #0
 801a138:	e7f9      	b.n	801a12e <_calloc_r+0x12>
 801a13a:	462a      	mov	r2, r5
 801a13c:	4621      	mov	r1, r4
 801a13e:	f7fd fc6b 	bl	8017a18 <memset>
 801a142:	e7f4      	b.n	801a12e <_calloc_r+0x12>

0801a144 <_realloc_r>:
 801a144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a148:	4607      	mov	r7, r0
 801a14a:	4614      	mov	r4, r2
 801a14c:	460d      	mov	r5, r1
 801a14e:	b921      	cbnz	r1, 801a15a <_realloc_r+0x16>
 801a150:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a154:	4611      	mov	r1, r2
 801a156:	f7fb bccd 	b.w	8015af4 <_malloc_r>
 801a15a:	b92a      	cbnz	r2, 801a168 <_realloc_r+0x24>
 801a15c:	f7fe fbc8 	bl	80188f0 <_free_r>
 801a160:	4625      	mov	r5, r4
 801a162:	4628      	mov	r0, r5
 801a164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a168:	f000 f81a 	bl	801a1a0 <_malloc_usable_size_r>
 801a16c:	4284      	cmp	r4, r0
 801a16e:	4606      	mov	r6, r0
 801a170:	d802      	bhi.n	801a178 <_realloc_r+0x34>
 801a172:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a176:	d8f4      	bhi.n	801a162 <_realloc_r+0x1e>
 801a178:	4621      	mov	r1, r4
 801a17a:	4638      	mov	r0, r7
 801a17c:	f7fb fcba 	bl	8015af4 <_malloc_r>
 801a180:	4680      	mov	r8, r0
 801a182:	b908      	cbnz	r0, 801a188 <_realloc_r+0x44>
 801a184:	4645      	mov	r5, r8
 801a186:	e7ec      	b.n	801a162 <_realloc_r+0x1e>
 801a188:	42b4      	cmp	r4, r6
 801a18a:	4622      	mov	r2, r4
 801a18c:	4629      	mov	r1, r5
 801a18e:	bf28      	it	cs
 801a190:	4632      	movcs	r2, r6
 801a192:	f7fd fd34 	bl	8017bfe <memcpy>
 801a196:	4629      	mov	r1, r5
 801a198:	4638      	mov	r0, r7
 801a19a:	f7fe fba9 	bl	80188f0 <_free_r>
 801a19e:	e7f1      	b.n	801a184 <_realloc_r+0x40>

0801a1a0 <_malloc_usable_size_r>:
 801a1a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a1a4:	1f18      	subs	r0, r3, #4
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	bfbc      	itt	lt
 801a1aa:	580b      	ldrlt	r3, [r1, r0]
 801a1ac:	18c0      	addlt	r0, r0, r3
 801a1ae:	4770      	bx	lr

0801a1b0 <_init>:
 801a1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1b2:	bf00      	nop
 801a1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1b6:	bc08      	pop	{r3}
 801a1b8:	469e      	mov	lr, r3
 801a1ba:	4770      	bx	lr

0801a1bc <_fini>:
 801a1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1be:	bf00      	nop
 801a1c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1c2:	bc08      	pop	{r3}
 801a1c4:	469e      	mov	lr, r3
 801a1c6:	4770      	bx	lr
