#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar  6 13:45:32 2018
# Process ID: 12001
# Current directory: /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado
# Command line: vivado
# Log file: /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado/vivado.log
# Journal file: /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado/lab4_vivado.xpr
add_files -norecurse /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/data_path.vhd
add_files -norecurse /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/alu.vhd
add_files -norecurse /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/register.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/register.vhd
remove_files  /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/data_path.vhd
remove_files  /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/register.vhd
remove_files  /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/alu.vhd
launch_simulation
source test.tcl
create_bd_design "BRAM"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property screensize {144 252} [get_bd_cells blk_mem_gen_0]
report_ip_status
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
set_property CONFIG.MASTER_TYPE [get_property CONFIG.MASTER_TYPE [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]] [get_bd_intf_ports BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
validate_bd_design
make_wrapper -files [get_files /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado/lab4_vivado.srcs/sources_1/bd/BRAM/BRAM.bd] -top
import_files -force -norecurse /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/lab4_vivado/lab4_vivado.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd
add_files -norecurse {/media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/alu.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/data_path.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/test.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/multiplier.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/register.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/memory.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/processor_memory.vhd /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/shifter.vhd}
save_bd_design
remove_files  /media/ad/Area51/workspace/assignments/col216/assignments/arm_processor/test.vhd
close_sim
