use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.vga_lib.all;

entity VGA_sync_gen_tb is
end VGA_sync_gen_tb;

architecture TB of VGA_sync_gen_tb is
	signal clk : std_logic := '0';
	signal rst : std_logic := '0';
	signal Hcount, Vcount : std_logic_vector(9 downto 0);
	signal Horiz_Sync, Vert_Sync, Video_On : std_logic;
begin
	UUT : entity work.VGA_sync_gen
		port map (
		);
end TB;