****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 00:44:58 2023
****************************************


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[25]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0009 &   0.1673 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/Q (DFFARX1_HVT)
                                                     0.0293   1.0000            0.0807 &   0.2480 r
  I_PCI_TOP/n8854 (net)        2   6.0167 
  I_PCI_TOP/HFSBUF_8_228/A (NBUFFX16_RVT)  -0.0072   0.0293   1.0000  -0.0054  -0.0052 &   0.2428 r
  I_PCI_TOP/HFSBUF_8_228/Y (NBUFFX16_RVT)            0.0210   1.0000            0.0229 &   0.2656 r
  I_PCI_TOP/pad_out[25] (net)
                               1  36.8326 
  pad_out[25] (out)                         0.0000   0.0210   1.0000   0.0000   0.0045 &   0.2702 r
  pad_out[25] (net)            1 
  data arrival time                                                                        0.2702

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2702
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0798


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[17]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0009 &   0.1672 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/Q (DFFARX1_HVT)
                                                     0.0297   1.0000            0.0810 &   0.2482 r
  I_PCI_TOP/n8825 (net)        2   6.1317 
  I_PCI_TOP/U2395/A (NBUFFX32_LVT)         -0.0064   0.0297   1.0000  -0.0034  -0.0033 &   0.2449 r
  I_PCI_TOP/U2395/Y (NBUFFX32_LVT)                   0.0203   1.0000            0.0208 &   0.2657 r
  I_PCI_TOP/pad_out[17] (net)
                               1  36.7533 
  pad_out[17] (out)                         0.0000   0.0203   1.0000   0.0000   0.0049 &   0.2706 r
  pad_out[17] (net)            1 
  data arrival time                                                                        0.2706

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2706
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0794


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[1] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0007 &   0.1671 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/Q (DFFARX1_HVT)
                                                     0.0268   1.0000            0.0785 &   0.2457 r
  I_PCI_TOP/pad_out[1] (net)   2   5.1246 
  ZBUF_4_inst_54906/A (NBUFFX16_LVT)       -0.0022   0.0268   1.0000  -0.0004  -0.0003 &   0.2454 r
  ZBUF_4_inst_54906/Y (NBUFFX16_LVT)                 0.0205   1.0000            0.0204 &   0.2657 r
  pad_out[1] (net)             1  36.1927 
  pad_out[1] (out)                          0.0000   0.0205   1.0000   0.0000   0.0053 &   0.2710 r
  data arrival time                                                                        0.2710

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2710
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0790


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[11]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0003 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/Q (DFFARX1_HVT)
                                                     0.0256   1.0000            0.0776 &   0.2442 r
  I_PCI_TOP/pad_out[11] (net)
                               2   4.7184 
  HFSBUF_11_240/A (NBUFFX16_RVT)           -0.0012   0.0256   1.0000  -0.0002  -0.0001 &   0.2442 r
  HFSBUF_11_240/Y (NBUFFX16_RVT)                     0.0207   1.0000            0.0220 &   0.2661 r
  pad_out[11] (net)            1  35.6015 
  pad_out[11] (out)                         0.0000   0.0207   1.0000   0.0000   0.0056 &   0.2717 r
  data arrival time                                                                        0.2717

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0783


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[23]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1674 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/Q (DFFARX1_HVT)
                                                     0.0288   1.0000            0.0803 &   0.2476 r
  I_PCI_TOP/dftopt4 (net)      2   5.8319 
  I_PCI_TOP/U2871/A (NBUFFX32_LVT)         -0.0052   0.0288   1.0000  -0.0020  -0.0020 &   0.2457 r
  I_PCI_TOP/U2871/Y (NBUFFX32_LVT)                   0.0204   1.0000            0.0207 &   0.2664 r
  I_PCI_TOP/pad_out[23] (net)
                               1  38.1335 
  pad_out[23] (out)                         0.0000   0.0204   1.0000   0.0000   0.0055 &   0.2719 r
  pad_out[23] (net)            1 
  data arrival time                                                                        0.2719

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2719
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0781


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[5] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/Q (DFFARX1_HVT)
                                                     0.0281   1.0000            0.0797 &   0.2466 r
  I_PCI_TOP/n8827 (net)        2   5.5814 
  I_PCI_TOP/U2518/A (NBUFFX32_LVT)         -0.0029   0.0281   1.0000  -0.0005  -0.0004 &   0.2462 r
  I_PCI_TOP/U2518/Y (NBUFFX32_LVT)                   0.0202   1.0000            0.0205 &   0.2667 r
  I_PCI_TOP/pad_out[5] (net)   1  37.0219 
  pad_out[5] (out)                          0.0000   0.0202   1.0000   0.0000   0.0054 &   0.2722 r
  pad_out[5] (net)             1 
  data arrival time                                                                        0.2722

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0778


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[29]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0009 &   0.1673 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/Q (DFFARX1_HVT)
                                                     0.0275   1.0000            0.0792 &   0.2465 r
  I_PCI_TOP/pad_out[29] (net)
                               2   5.3834 
  HFSBUF_11_234/A (NBUFFX16_RVT)            0.0000   0.0275   1.0000   0.0000   0.0001 &   0.2466 r
  HFSBUF_11_234/Y (NBUFFX16_RVT)                     0.0195   1.0000            0.0225 &   0.2691 r
  pad_out[29] (net)            1  33.8067 
  pad_out[29] (out)                         0.0000   0.0195   1.0000   0.0000   0.0031 &   0.2722 r
  data arrival time                                                                        0.2722

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0778


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[7] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0004 &   0.1668 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/Q (DFFARX1_HVT)
                                                     0.0268   1.0000            0.0786 &   0.2454 r
  I_PCI_TOP/pad_out[7] (net)   2   5.1453 
  HFSBUF_11_250/A (NBUFFX16_RVT)           -0.0037   0.0268   1.0000  -0.0007  -0.0006 &   0.2448 r
  HFSBUF_11_250/Y (NBUFFX16_RVT)                     0.0210   1.0000            0.0223 &   0.2671 r
  pad_out[7] (net)             1  36.6369 
  pad_out[7] (out)                          0.0000   0.0210   1.0000   0.0000   0.0055 &   0.2726 r
  data arrival time                                                                        0.2726

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0774


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[9] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0004 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/Q (DFFARX1_HVT)
                                                     0.0274   1.0000            0.0791 &   0.2458 r
  I_PCI_TOP/pad_out[9] (net)   2   5.3414 
  HFSBUF_11_258/A (NBUFFX16_RVT)           -0.0030   0.0274   1.0000  -0.0006  -0.0004 &   0.2454 r
  HFSBUF_11_258/Y (NBUFFX16_RVT)                     0.0210   1.0000            0.0224 &   0.2678 r
  pad_out[9] (net)             1  36.5815 
  pad_out[9] (out)                          0.0000   0.0210   1.0000   0.0000   0.0053 &   0.2731 r
  data arrival time                                                                        0.2731

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2731
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0769


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[21]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1673 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/Q (DFFARX1_HVT)
                                                     0.0292   1.0000            0.0806 &   0.2479 r
  I_PCI_TOP/n8831 (net)        2   5.9755 
  I_PCI_TOP/U2647/A (NBUFFX32_LVT)          0.0000   0.0292   1.0000   0.0000   0.0001 &   0.2481 r
  I_PCI_TOP/U2647/Y (NBUFFX32_LVT)                   0.0200   1.0000            0.0207 &   0.2688 r
  I_PCI_TOP/pad_out[21] (net)
                               1  36.7876 
  pad_out[21] (out)                         0.0000   0.0200   1.0000   0.0000   0.0045 &   0.2733 r
  pad_out[21] (net)            1 
  data arrival time                                                                        0.2733

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2733
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0767


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[15]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0008 &   0.1672 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/Q (DFFARX1_HVT)
                                                     0.0276   1.0000            0.0792 &   0.2465 r
  I_PCI_TOP/pad_out[15] (net)
                               2   5.4174 
  HFSBUF_11_257/A (NBUFFX16_RVT)           -0.0033   0.0276   1.0000  -0.0006  -0.0005 &   0.2460 r
  HFSBUF_11_257/Y (NBUFFX16_RVT)                     0.0210   1.0000            0.0224 &   0.2684 r
  pad_out[15] (net)            1  36.1443 
  pad_out[15] (out)                         0.0000   0.0210   1.0000   0.0000   0.0052 &   0.2736 r
  data arrival time                                                                        0.2736

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0764


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[3] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/Q (DFFARX1_HVT)
                                                     0.0280   1.0000            0.0796 &   0.2466 r
  I_PCI_TOP/pad_out[3] (net)   2   5.5523 
  HFSBUF_11_251/A (NBUFFX16_RVT)           -0.0030   0.0280   1.0000  -0.0006  -0.0005 &   0.2461 r
  HFSBUF_11_251/Y (NBUFFX16_RVT)                     0.0212   1.0000            0.0225 &   0.2686 r
  pad_out[3] (net)             1  37.0649 
  pad_out[3] (out)                          0.0000   0.0212   1.0000   0.0000   0.0055 &   0.2741 r
  data arrival time                                                                        0.2741

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0759


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[31]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/Q (DFFARX1_HVT)
                                                     0.0290   1.0000            0.0804 &   0.2474 r
  I_PCI_TOP/pad_out[31] (net)
                               2   5.8922 
  ZBUF_4_inst_24034/A (NBUFFX16_RVT)       -0.0043   0.0290   1.0000  -0.0009  -0.0007 &   0.2466 r
  ZBUF_4_inst_24034/Y (NBUFFX16_RVT)                 0.0211   1.0000            0.0226 &   0.2693 r
  pad_out[31] (net)            1  35.9666 
  pad_out[31] (out)                         0.0000   0.0211   1.0000   0.0000   0.0050 &   0.2743 r
  data arrival time                                                                        0.2743

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2743
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0757


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[19]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/Q (DFFARX1_HVT)
                                                     0.0312   1.0000            0.0822 &   0.2492 r
  I_PCI_TOP/n8824 (net)        2   6.6490 
  I_PCI_TOP/U2359/A (NBUFFX32_LVT)         -0.0039   0.0312   1.0000  -0.0007  -0.0005 &   0.2487 r
  I_PCI_TOP/U2359/Y (NBUFFX32_LVT)                   0.0208   1.0000            0.0209 &   0.2696 r
  I_PCI_TOP/pad_out[19] (net)
                               1  37.0318 
  pad_out[19] (out)                         0.0000   0.0208   1.0000   0.0000   0.0054 &   0.2750 r
  pad_out[19] (net)            1 
  data arrival time                                                                        0.2750

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0750


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[6] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/Q (DFFARX1_HVT)
                                                     0.0268   1.0000            0.0786 &   0.2455 r
  I_PCI_TOP/pad_out[6] (net)   2   5.1427 
  HFSBUF_11_227/A (NBUFFX16_RVT)           -0.0068   0.0268   1.0000  -0.0039  -0.0038 &   0.2416 r
  HFSBUF_11_227/Y (NBUFFX16_RVT)                     0.0224   1.0000            0.0222 &   0.2638 r
  pad_out[6] (net)             1  45.0643 
  pad_out[6] (out)                         -0.0014   0.0224   1.0000  -0.0002   0.0114 &   0.2752 r
  data arrival time                                                                        0.2752

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2752
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0748


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[27]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/Q (DFFARX1_HVT)
                                                     0.0292   1.0000            0.0806 &   0.2475 r
  I_PCI_TOP/pad_out[27] (net)
                               2   5.9938 
  HFSBUF_11_229/A (NBUFFX16_RVT)           -0.0045   0.0292   1.0000  -0.0008  -0.0006 &   0.2469 r
  HFSBUF_11_229/Y (NBUFFX16_RVT)                     0.0220   1.0000            0.0228 &   0.2697 r
  pad_out[27] (net)            1  39.4888 
  pad_out[27] (out)                        -0.0012   0.0220   1.0000  -0.0002   0.0063 &   0.2760 r
  data arrival time                                                                        0.2760

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0740


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[8] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0003 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/Q (DFFARX1_HVT)
                                                     0.0265   1.0000            0.0783 &   0.2450 r
  I_PCI_TOP/pad_out[8] (net)   2   5.0379 
  ZBUF_4_inst_54903/A (NBUFFX16_LVT)       -0.0041   0.0265   1.0000  -0.0007  -0.0006 &   0.2444 r
  ZBUF_4_inst_54903/Y (NBUFFX16_LVT)                 0.0213   1.0000            0.0199 &   0.2643 r
  pad_out[8] (net)             1  43.4769 
  pad_out[8] (out)                          0.0000   0.0213   1.0000   0.0000   0.0128 &   0.2770 r
  data arrival time                                                                        0.2770

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2770
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0730


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[24]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1674 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/Q (DFFARX1_HVT)
                                                     0.0292   1.0000            0.0806 &   0.2480 r
  I_PCI_TOP/pad_out[24] (net)
                               2   5.9843 
  HFSBUF_11_248/A (NBUFFX16_RVT)           -0.0067   0.0292   1.0000  -0.0041  -0.0039 &   0.2440 r
  HFSBUF_11_248/Y (NBUFFX16_RVT)                     0.0230   1.0000            0.0226 &   0.2667 r
  pad_out[24] (net)            1  45.9915 
  pad_out[24] (out)                        -0.0027   0.0230   1.0000  -0.0011   0.0105 &   0.2772 r
  data arrival time                                                                        0.2772

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2772
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0728


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[18]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/Q (DFFARX1_HVT)
                                                     0.0273   1.0000            0.0790 &   0.2460 r
  I_PCI_TOP/pad_out[18] (net)
                               2   5.3109 
  HFSBUF_11_246/A (NBUFFX16_RVT)           -0.0034   0.0273   1.0000  -0.0006  -0.0005 &   0.2455 r
  HFSBUF_11_246/Y (NBUFFX16_RVT)                     0.0225   1.0000            0.0224 &   0.2679 r
  pad_out[18] (net)            1  45.9423 
  pad_out[18] (out)                        -0.0032   0.0225   1.0000  -0.0018   0.0099 &   0.2778 r
  data arrival time                                                                        0.2778

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2778
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0722


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[0] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0007 &   0.1671 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/Q (DFFARX1_HVT)
                                                     0.0268   1.0000            0.0786 &   0.2457 r
  I_PCI_TOP/pad_out[0] (net)   2   5.1443 
  HFSBUF_11_231/A (NBUFFX16_RVT)           -0.0026   0.0268   1.0000  -0.0005  -0.0003 &   0.2453 r
  HFSBUF_11_231/Y (NBUFFX16_RVT)                     0.0221   1.0000            0.0219 &   0.2672 r
  pad_out[0] (net)             1  41.9560 
  pad_out[0] (out)                          0.0000   0.0221   1.0000   0.0000   0.0112 &   0.2784 r
  data arrival time                                                                        0.2784

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2784
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0716


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[22]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1673 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/Q (DFFARX1_HVT)
                                                     0.0210   1.0000            0.0723 &   0.2397 f
  I_PCI_TOP/n8828 (net)        1   2.5425 
  I_PCI_TOP/HFSINV_40_256/A (INVX2_HVT)    -0.0027   0.0210   1.0000  -0.0005  -0.0005 &   0.2392 f
  I_PCI_TOP/HFSINV_40_256/Y (INVX2_HVT)              0.0246   1.0000            0.0204 &   0.2596 r
  I_PCI_TOP/pad_out[22] (net)
                               2  10.9980 
  HFSINV_13_255/A (INVX16_HVT)             -0.0032   0.0246   1.0000  -0.0030  -0.0028 &   0.2568 r
  HFSINV_13_255/Y (INVX16_HVT)                       0.0255   1.0000            0.0123 &   0.2691 f
  pad_out[22] (net)            1  41.9015 
  pad_out[22] (out)                        -0.0008   0.0255   1.0000  -0.0001   0.0096 &   0.2787 f
  data arrival time                                                                        0.2787

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0713


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[30]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1673 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/Q (DFFARX1_HVT)
                                                     0.0290   1.0000            0.0804 &   0.2477 r
  I_PCI_TOP/pad_out[30] (net)
                               2   5.9000 
  HFSBUF_11_235/A (NBUFFX16_RVT)           -0.0052   0.0290   1.0000  -0.0018  -0.0017 &   0.2461 r
  HFSBUF_11_235/Y (NBUFFX16_RVT)                     0.0224   1.0000            0.0222 &   0.2683 r
  pad_out[30] (net)            1  40.7405 
  pad_out[30] (out)                         0.0000   0.0224   1.0000   0.0000   0.0105 &   0.2788 r
  data arrival time                                                                        0.2788

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2788
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0712


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[14]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0003 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/Q (DFFARX1_HVT)
                                                     0.0262   1.0000            0.0781 &   0.2447 r
  I_PCI_TOP/pad_out[14] (net)
                               2   4.9296 
  HFSBUF_11_241/A (NBUFFX16_RVT)           -0.0028   0.0262   1.0000  -0.0005  -0.0004 &   0.2443 r
  HFSBUF_11_241/Y (NBUFFX16_RVT)                     0.0217   1.0000            0.0218 &   0.2661 r
  pad_out[14] (net)            1  45.1511 
  pad_out[14] (out)                         0.0000   0.0217   1.0000   0.0000   0.0137 &   0.2798 r
  data arrival time                                                                        0.2798

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2798
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0702


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[12]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/Q (DFFARX1_HVT)
                                                     0.0284   1.0000            0.0799 &   0.2468 r
  I_PCI_TOP/pad_out[12] (net)
                               2   5.7057 
  HFSBUF_11_233/A (NBUFFX16_RVT)           -0.0045   0.0284   1.0000  -0.0008  -0.0007 &   0.2461 r
  HFSBUF_11_233/Y (NBUFFX16_RVT)                     0.0225   1.0000            0.0222 &   0.2683 r
  pad_out[12] (net)            1  43.2026 
  pad_out[12] (out)                         0.0000   0.0225   1.0000   0.0000   0.0119 &   0.2802 r
  data arrival time                                                                        0.2802

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0698


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[2] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/Q (DFFARX1_HVT)
                                                     0.0241   1.0000            0.0763 &   0.2432 r
  I_PCI_TOP/pad_out[2] (net)   2   4.1875 
  HFSBUF_11_236/A (NBUFFX16_RVT)           -0.0026   0.0241   1.0000  -0.0005  -0.0004 &   0.2428 r
  HFSBUF_11_236/Y (NBUFFX16_RVT)                     0.0208   1.0000            0.0214 &   0.2642 r
  pad_out[2] (net)             1  48.1763 
  pad_out[2] (out)                          0.0000   0.0208   1.0000   0.0000   0.0163 &   0.2805 r
  data arrival time                                                                        0.2805

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2805
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0695


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[4] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1668 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/Q (DFFARX1_HVT)
                                                     0.0282   1.0000            0.0798 &   0.2466 r
  I_PCI_TOP/pad_out[4] (net)   2   5.6422 
  HFSBUF_11_247/A (NBUFFX16_RVT)           -0.0017   0.0282   1.0000  -0.0003  -0.0001 &   0.2465 r
  HFSBUF_11_247/Y (NBUFFX16_RVT)                     0.0225   1.0000            0.0222 &   0.2687 r
  pad_out[4] (net)             1  44.5329 
  pad_out[4] (out)                          0.0000   0.0225   1.0000   0.0000   0.0122 &   0.2810 r
  data arrival time                                                                        0.2810

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0690


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[10]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0003 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/Q (DFFARX1_HVT)
                                                     0.0263   1.0000            0.0782 &   0.2449 r
  I_PCI_TOP/pad_out[10] (net)
                               2   4.9651 
  HFSBUF_11_249/A (NBUFFX16_RVT)           -0.0011   0.0263   1.0000  -0.0002  -0.0001 &   0.2448 r
  HFSBUF_11_249/Y (NBUFFX16_RVT)                     0.0216   1.0000            0.0218 &   0.2666 r
  pad_out[10] (net)            1  46.2275 
  pad_out[10] (out)                         0.0000   0.0216   1.0000   0.0000   0.0145 &   0.2811 r
  data arrival time                                                                        0.2811

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2811
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0689


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[16]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0006 &   0.1670 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/Q (DFFARX1_HVT)
                                                     0.0280   1.0000            0.0796 &   0.2466 r
  I_PCI_TOP/pad_out[16] (net)
                               2   5.5643 
  HFSBUF_11_237/A (NBUFFX16_RVT)           -0.0049   0.0280   1.0000  -0.0008  -0.0007 &   0.2459 r
  HFSBUF_11_237/Y (NBUFFX16_RVT)                     0.0224   1.0000            0.0224 &   0.2683 r
  pad_out[16] (net)            1  48.7919 
  pad_out[16] (out)                        -0.0026   0.0224   1.0000  -0.0008   0.0136 &   0.2819 r
  data arrival time                                                                        0.2819

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2819
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0681


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[13]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0003 &   0.1667 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/Q (DFFARX1_HVT)
                                                     0.0291   1.0000            0.0805 &   0.2472 r
  I_PCI_TOP/pad_out[13] (net)
                               2   5.9592 
  HFSBUF_11_253/A (NBUFFX2_HVT)            -0.0025   0.0291   1.0000  -0.0004  -0.0002 &   0.2470 r
  HFSBUF_11_253/Y (NBUFFX2_HVT)                      0.0139   1.0000            0.0219 &   0.2689 r
  ZBUF_4_89 (net)              1   1.9574 
  ZBUF_4_inst_54907/A (NBUFFX16_LVT)        0.0000   0.0139   1.0000   0.0000   0.0000 &   0.2689 r
  ZBUF_4_inst_54907/Y (NBUFFX16_LVT)                 0.0175   1.0000            0.0190 &   0.2878 r
  pad_out[13] (net)            1  36.5476 
  pad_out[13] (out)                         0.0000   0.0175   1.0000   0.0000   0.0044 &   0.2923 r
  data arrival time                                                                        0.2923

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0577


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[26]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/CLK (DFFARX1_HVT)
                                            0.0000   0.0194   1.0000   0.0000   0.0010 &   0.1674 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/Q (DFFARX1_HVT)
                                                     0.0307   1.0000            0.0818 &   0.2492 r
  I_PCI_TOP/pad_out[26] (net)
                               2   6.5031 
  HFSBUF_11_242/A (NBUFFX2_HVT)            -0.0100   0.0307   1.0000  -0.0082  -0.0079 &   0.2413 r
  HFSBUF_11_242/Y (NBUFFX2_HVT)                      0.0147   1.0000            0.0227 &   0.2639 r
  ZBUF_4_33 (net)              1   2.3649 
  ZBUF_4_inst_54094/A (NBUFFX16_RVT)        0.0000   0.0147   1.0000   0.0000   0.0000 &   0.2640 r
  ZBUF_4_inst_54094/Y (NBUFFX16_RVT)                 0.0197   1.0000            0.0203 &   0.2843 r
  pad_out[26] (net)            1  42.7261 
  pad_out[26] (out)                        -0.0018   0.0197   1.0000  -0.0003   0.0100 &   0.2943 r
  data arrival time                                                                        0.2943

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0557


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[28]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/Q (DFFARX1_HVT)
                                                     0.0188   1.0000            0.0713 &   0.2382 r
  I_PCI_TOP/n8838 (net)        1   2.3495 
  I_PCI_TOP/HFSINV_40_245/A (INVX0_HVT)    -0.0015   0.0188   1.0000  -0.0003  -0.0002 &   0.2380 r
  I_PCI_TOP/HFSINV_40_245/Y (INVX0_HVT)              0.0285   1.0000            0.0225 &   0.2605 f
  I_PCI_TOP/pad_out[28] (net)
                               2   3.1408 
  HFSINV_13_244/A (INVX0_HVT)              -0.0066   0.0285   1.0000  -0.0063  -0.0063 &   0.2542 f
  HFSINV_13_244/Y (INVX0_HVT)                        0.0220   1.0000            0.0177 &   0.2719 r
  ZBUF_4_87 (net)              1   2.2271 
  ZBUF_4_inst_54905/A (NBUFFX16_LVT)        0.0000   0.0220   1.0000   0.0000   0.0000 &   0.2720 r
  ZBUF_4_inst_54905/Y (NBUFFX16_LVT)                 0.0207   1.0000            0.0197 &   0.2916 r
  pad_out[28] (net)            1  43.6552 
  pad_out[28] (out)                        -0.0021   0.0207   1.0000  -0.0006   0.0097 &   0.3013 r
  data arrival time                                                                        0.3013

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.3013
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0487


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[20]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0040                     0.0019 &   0.0019 r
  pclk (net)                   2   4.2830 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0040   1.0000   0.0000   0.0001 &   0.0020 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0094   1.0000            0.0314 &   0.0334 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   0.5777 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0094   1.0000   0.0000   0.0000 &   0.0334 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0096   1.0000            0.0205 &   0.0539 r
  occ_int2/ctsbuf_net_1221066 (net)
                               1   1.9665 
  occ_int2/cts_buf_592331829/A (NBUFFX16_LVT)
                                            0.0000   0.0096   1.0000   0.0000   0.0000 &   0.0539 r
  occ_int2/cts_buf_592331829/Y (NBUFFX16_LVT)        0.0152   1.0000            0.0175 &   0.0715 r
  occ_int2/clk[2] (net)        2  30.6122 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0017   0.0152   1.0000  -0.0004   0.0081 &   0.0796 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0187   1.0000            0.0391 &   0.1187 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ctsbuf_net_121055 (net)
                               3   6.5965 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/A (NBUFFX16_LVT)
                                            0.0000   0.0187   1.0000   0.0000   0.0001 &   0.1188 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33432/Y (NBUFFX16_LVT)
                                                     0.0167   1.0000            0.0191 &   0.1379 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts1 (net)
                               3  30.7714 
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/A (NBUFFX16_LVT)
                                            0.0000   0.0167   1.0000   0.0000   0.0053 &   0.1432 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588231788/Y (NBUFFX16_LVT)
                                                     0.0193   1.0000            0.0231 &   0.1664 r
  I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/ENCLK (net)
                              68  63.1893 
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/CLK (DFFARX1_HVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0005 &   0.1669 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/Q (DFFARX1_HVT)
                                                     0.0316   1.0000            0.0825 &   0.2494 r
  I_PCI_TOP/pad_out[20] (net)
                               2   6.7961 
  HFSBUF_11_230/A (NBUFFX2_HVT)            -0.0051   0.0316   1.0000  -0.0018  -0.0016 &   0.2478 r
  HFSBUF_11_230/Y (NBUFFX2_HVT)                      0.0152   1.0000            0.0233 &   0.2711 r
  ZBUF_4_86 (net)              1   2.7291 
  ZBUF_4_inst_54904/A (NBUFFX16_LVT)        0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2712 r
  ZBUF_4_inst_54904/Y (NBUFFX16_LVT)                 0.0188   1.0000            0.0187 &   0.2898 r
  pad_out[20] (net)            1  45.2341 
  pad_out[20] (out)                         0.0000   0.0188   1.0000   0.0000   0.0119 &   0.3018 r
  data arrival time                                                                        0.3018

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.3018
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0482


1
