#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 31 11:18:16 2017
# Process ID: 12380
# Current directory: C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1
# Command line: vivado.exe -log ex3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex3_wrapper.tcl
# Log file: C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/ex3_wrapper.vds
# Journal file: C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ex3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Element not found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/users/fmcta/Desktop/Filipe/UA_4_ano/SEG/restlet-jse-2.2.2/src/org.restlet.test/org/restlet/test/component/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/fmcta'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/fmcta/hamming'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Hamming:1.0'. The one found in IP location 'c:/users/fmcta' will take precedence over the same IP in location c:/users/fmcta/hamming
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:calculator:1.0'. The one found in IP location 'c:/users/fmcta/Desktop/aula3_Ex5/35-calculator/35-calculator.srcs' will take precedence over the same IP in location c:/users/fmcta/Desktop/aula5_ex1/35-calculator/35-calculator.srcs
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:01:26 . Memory (MB): peak = 216.305 ; gain = 6.094
Command: synth_design -top ex3_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:01:34 . Memory (MB): peak = 295.727 ; gain = 85.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex3_wrapper' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'ex3' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:14' bound to instance 'ex3_i' of component 'ex3' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ex3' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:26]
INFO: [Synth 8-3491] module 'ex3_BinToBCD16_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_BinToBCD16_0_0_stub.vhdl:5' bound to instance 'BinToBCD16_0' of component 'ex3_BinToBCD16_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ex3_BinToBCD16_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_BinToBCD16_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ex3_EightDispControl_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_EightDispControl_0_0_stub.vhdl:5' bound to instance 'EightDispControl_0' of component 'ex3_EightDispControl_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:130]
INFO: [Synth 8-638] synthesizing module 'ex3_EightDispControl_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_EightDispControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ex3_Hamming_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_Hamming_0_0_stub.vhdl:5' bound to instance 'Hamming_0' of component 'ex3_Hamming_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ex3_Hamming_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_Hamming_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex3_addr_select_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_addr_select_0_0_stub.vhdl:5' bound to instance 'addr_select_0' of component 'ex3_addr_select_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:149]
INFO: [Synth 8-638] synthesizing module 'ex3_addr_select_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_addr_select_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ex3_blk_mem_gen_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'ex3_blk_mem_gen_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ex3_blk_mem_gen_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ex3_clock_divider_1hz_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_clock_divider_1hz_0_0_stub.vhdl:5' bound to instance 'clock_divider_1hz_0' of component 'ex3_clock_divider_1hz_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ex3_clock_divider_1hz_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_clock_divider_1hz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ex3_xlconstant_0_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'ex3_xlconstant_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ex3_xlconstant_0_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ex3_xlconstant_1_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'ex3_xlconstant_1_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ex3_xlconstant_1_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ex3_xlconstant_2_0' declared at 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'ex3_xlconstant_2_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:174]
INFO: [Synth 8-638] synthesizing module 'ex3_xlconstant_2_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/realtime/ex3_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'ex3' (1#1) [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ex3_wrapper' (2#1) [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 334.070 ; gain = 123.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 334.070 ; gain = 123.859
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_BinToBCD16_0_0' instantiated as 'ex3_i/BinToBCD16_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_EightDispControl_0_0' instantiated as 'ex3_i/EightDispControl_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:130]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_Hamming_0_0' instantiated as 'ex3_i/Hamming_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_addr_select_0_0' instantiated as 'ex3_i/addr_select_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:149]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_blk_mem_gen_0_0' instantiated as 'ex3_i/blk_mem_gen_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_clock_divider_1hz_0_0' instantiated as 'ex3_i/clock_divider_1hz_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:160]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_xlconstant_0_0' instantiated as 'ex3_i/xlconstant_0' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_xlconstant_1_0' instantiated as 'ex3_i/xlconstant_1' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:170]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex3_xlconstant_2_0' instantiated as 'ex3_i/xlconstant_2' [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/hdl/ex3.vhd:174]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp/ex3_blk_mem_gen_0_0_in_context.xdc] for cell 'ex3_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp/ex3_blk_mem_gen_0_0_in_context.xdc] for cell 'ex3_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_2/ex3_Hamming_0_0_in_context.xdc] for cell 'ex3_i/Hamming_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_2/ex3_Hamming_0_0_in_context.xdc] for cell 'ex3_i/Hamming_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_3/ex3_BinToBCD16_0_0_in_context.xdc] for cell 'ex3_i/BinToBCD16_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_3/ex3_BinToBCD16_0_0_in_context.xdc] for cell 'ex3_i/BinToBCD16_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_4/ex3_addr_select_0_0_in_context.xdc] for cell 'ex3_i/addr_select_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_4/ex3_addr_select_0_0_in_context.xdc] for cell 'ex3_i/addr_select_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_5/ex3_EightDispControl_0_0_in_context.xdc] for cell 'ex3_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_5/ex3_EightDispControl_0_0_in_context.xdc] for cell 'ex3_i/EightDispControl_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_6/ex3_clock_divider_1hz_0_0_in_context.xdc] for cell 'ex3_i/clock_divider_1hz_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_6/ex3_clock_divider_1hz_0_0_in_context.xdc] for cell 'ex3_i/clock_divider_1hz_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_7/ex3_xlconstant_0_0_in_context.xdc] for cell 'ex3_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_7/ex3_xlconstant_0_0_in_context.xdc] for cell 'ex3_i/xlconstant_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_8/ex3_xlconstant_1_0_in_context.xdc] for cell 'ex3_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_8/ex3_xlconstant_1_0_in_context.xdc] for cell 'ex3_i/xlconstant_1'
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_9/ex3_xlconstant_2_0_in_context.xdc] for cell 'ex3_i/xlconstant_2'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/.Xil/Vivado-12380-FilipePc/dcp_9/ex3_xlconstant_2_0_in_context.xdc] for cell 'ex3_i/xlconstant_2'
Parsing XDC File [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:325]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:326]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:332]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:335]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:338]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:338]
Finished Parsing XDC File [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex3_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 588.000 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ex3_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:46 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:46 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ex3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/Hamming_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/addr_select_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/clock_divider_1hz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex3_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:46 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:46 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:46 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex3_i/addr_select_0/clk' to pin 'ex3_i/clock_divider_1hz_0/bbstub_divided_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:57 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:57 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:57 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |ex3_BinToBCD16_0_0        |         1|
|2     |ex3_EightDispControl_0_0  |         1|
|3     |ex3_Hamming_0_0           |         1|
|4     |ex3_addr_select_0_0       |         1|
|5     |ex3_blk_mem_gen_0_0       |         1|
|6     |ex3_clock_divider_1hz_0_0 |         1|
|7     |ex3_xlconstant_0_0        |         1|
|8     |ex3_xlconstant_1_0        |         1|
|9     |ex3_xlconstant_2_0        |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |ex3_BinToBCD16_0_0_bbox        |     1|
|2     |ex3_EightDispControl_0_0_bbox  |     1|
|3     |ex3_Hamming_0_0_bbox           |     1|
|4     |ex3_addr_select_0_0_bbox       |     1|
|5     |ex3_blk_mem_gen_0_0_bbox       |     1|
|6     |ex3_clock_divider_1hz_0_0_bbox |     1|
|7     |ex3_xlconstant_0_0_bbox        |     1|
|8     |ex3_xlconstant_1_0_bbox        |     1|
|9     |ex3_xlconstant_2_0_bbox        |     1|
|10    |IBUF                           |     1|
|11    |OBUF                           |    15|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    98|
|2     |  ex3_i  |ex3    |    82|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 588.000 ; gain = 111.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:58 . Memory (MB): peak = 588.000 ; gain = 377.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 113 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.199 ; gain = 382.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.runs/synth_1/ex3_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 599.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 11:20:16 2017...
