{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698911552460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698911552464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 10:52:32 2023 " "Processing started: Thu Nov 02 10:52:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698911552464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911552464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_1s -c lab_1s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_1s -c lab_1s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911552464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698911552755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1s_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_1s_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_1s_tb " "Found entity 1: lab_1s_tb" {  } { { "lab_1s_tb.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_1s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_1s " "Found entity 1: lab_1s" {  } { { "lab_1s.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div_tb " "Found entity 1: cnt_div_tb" {  } { { "cnt_div_tb.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/cnt_div_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rg " "Found entity 1: led_rg" {  } { { "led_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_drv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_drv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_drv_tb " "Found entity 1: led_drv_tb" {  } { { "led_drv_tb.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_drv " "Found entity 1: led_drv" {  } { { "led_drv.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698911558678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911558678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_1s " "Elaborating entity \"lab_1s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698911558700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg rst_rg:rst_rg " "Elaborating entity \"rst_rg\" for hierarchy \"rst_rg:rst_rg\"" {  } { { "lab_1s.sv" "rst_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698911558715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div cnt_div:cnt_div " "Elaborating entity \"cnt_div\" for hierarchy \"cnt_div:cnt_div\"" {  } { { "lab_1s.sv" "cnt_div" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698911558717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_drv led_drv:led_drv " "Elaborating entity \"led_drv\" for hierarchy \"led_drv:led_drv\"" {  } { { "lab_1s.sv" "led_drv" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698911558723 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 led_drv.sv(7) " "Net \"mem.data_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698911558724 "|lab_1s|led_drv:led_drv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 led_drv.sv(7) " "Net \"mem.waddr_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698911558724 "|lab_1s|led_drv:led_drv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 led_drv.sv(7) " "Net \"mem.we_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698911558724 "|lab_1s|led_drv:led_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_rg led_rg:led_rg " "Elaborating entity \"led_rg\" for hierarchy \"led_rg:led_rg\"" {  } { { "lab_1s.sv" "led_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/lab_1s.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698911558727 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1698911558843 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1698911558843 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_drv:led_drv\|mem " "RAM logic \"led_drv:led_drv\|mem\" is uninferred due to inappropriate RAM size" {  } { { "led_drv.sv" "mem" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s/led_drv.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698911558880 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698911558880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698911559150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698911559742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698911559742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698911559876 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698911559876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698911559876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698911559876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698911559883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 10:52:39 2023 " "Processing ended: Thu Nov 02 10:52:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698911559883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698911559883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698911559883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698911559883 ""}
