INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DeLL/Desktop/System_Verilog/UART_DV/UART_DV.srcs/sources_1/new/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uarttx
INFO: [VRFC 10-311] analyzing module uartrx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DeLL/Desktop/System_Verilog/UART_DV/UART_DV.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
