input: Ivan

source: |
  transfer:
    out 2
    in 1
    store *3
    iret

  print:
    movh
    store *3
    load 16
    store *4

    ei
    char:
        load *3
        load *4
        dec
        store *4
        jne char
    di
    load *3
    cmp 0
    je skip
    store **2+

    skip: ret

  _start:
    func transfer
    store *0
    timer 7

    call hello

    load 5
    store *1
    load 12
    store *2

    call name_req
    waiting_for_chars:
        load 1
        call print
        cmp 1
        je waiting_for_chars

    load **1+
    loop:
        call print
        load **1+
        cmp 0
        jne loop

    load '!'
    call print
    load 0
    call print
    halt

  name_req:
    load 'W'
    call print
    load 'h'
    call print
    load 'a'
    call print
    load 't'
    call print
    load ' '
    call print

    load 'i'
    call print
    load 's'
    call print
    load ' '
    call print

    load 'y'
    call print
    load 'o'
    call print
    load 'u'
    call print
    load 'r'
    call print
    load ' '
    call print

    load 'n'
    call print
    load 'a'
    call print
    load 'm'
    call print
    load 'e'
    call print
    load '?'
    call print
    load 0
    call print
    load 10
    call print

    ret

  hello:
    load 'H'
    store *5
    load 'e'
    store *6
    load 'l'
    store *7
    load 'l'
    store *8
    load 'o'
    store *9
    load ','
    store *10
    load ' '
    store *11

    ret



machine_code: |-
  [{"_start": 20},
   {"index": 0, "opcode": "out", "arg": 2},
   {"index": 1, "opcode": "in", "arg": 1},
   {"index": 2, "opcode": "store", "arg": "*3"},
   {"index": 3, "opcode": "iret"},
   {"index": 4, "opcode": "movh"},
   {"index": 5, "opcode": "store", "arg": "*3"},
   {"index": 6, "opcode": "load", "arg": 16},
   {"index": 7, "opcode": "store", "arg": "*4"},
   {"index": 8, "opcode": "ei"},
   {"index": 9, "opcode": "load", "arg": "*3"},
   {"index": 10, "opcode": "load", "arg": "*4"},
   {"index": 11, "opcode": "dec"},
   {"index": 12, "opcode": "store", "arg": "*4"},
   {"index": 13, "opcode": "jne", "arg": 9},
   {"index": 14, "opcode": "di"},
   {"index": 15, "opcode": "load", "arg": "*3"},
   {"index": 16, "opcode": "cmp", "arg": 0},
   {"index": 17, "opcode": "je", "arg": 19},
   {"index": 18, "opcode": "store", "arg": "**2+"},
   {"index": 19, "opcode": "ret"},
   {"index": 20, "opcode": "func", "arg": 0},
   {"index": 21, "opcode": "store", "arg": "*0"},
   {"index": 22, "opcode": "timer", "arg": 7},
   {"index": 23, "opcode": "call", "arg": 84},
   {"index": 24, "opcode": "load", "arg": 5},
   {"index": 25, "opcode": "store", "arg": "*1"},
   {"index": 26, "opcode": "load", "arg": 12},
   {"index": 27, "opcode": "store", "arg": "*2"},
   {"index": 28, "opcode": "call", "arg": 43},
   {"index": 29, "opcode": "load", "arg": 1},
   {"index": 30, "opcode": "call", "arg": 4},
   {"index": 31, "opcode": "cmp", "arg": 1},
   {"index": 32, "opcode": "je", "arg": 29},
   {"index": 33, "opcode": "load", "arg": "**1+"},
   {"index": 34, "opcode": "call", "arg": 4},
   {"index": 35, "opcode": "load", "arg": "**1+"},
   {"index": 36, "opcode": "cmp", "arg": 0},
   {"index": 37, "opcode": "jne", "arg": 34},
   {"index": 38, "opcode": "load", "arg": 33},
   {"index": 39, "opcode": "call", "arg": 4},
   {"index": 40, "opcode": "load", "arg": 0},
   {"index": 41, "opcode": "call", "arg": 4},
   {"index": 42, "opcode": "halt"},
   {"index": 43, "opcode": "load", "arg": 87},
   {"index": 44, "opcode": "call", "arg": 4},
   {"index": 45, "opcode": "load", "arg": 104},
   {"index": 46, "opcode": "call", "arg": 4},
   {"index": 47, "opcode": "load", "arg": 97},
   {"index": 48, "opcode": "call", "arg": 4},
   {"index": 49, "opcode": "load", "arg": 116},
   {"index": 50, "opcode": "call", "arg": 4},
   {"index": 51, "opcode": "load", "arg": 32},
   {"index": 52, "opcode": "call", "arg": 4},
   {"index": 53, "opcode": "load", "arg": 105},
   {"index": 54, "opcode": "call", "arg": 4},
   {"index": 55, "opcode": "load", "arg": 115},
   {"index": 56, "opcode": "call", "arg": 4},
   {"index": 57, "opcode": "load", "arg": 32},
   {"index": 58, "opcode": "call", "arg": 4},
   {"index": 59, "opcode": "load", "arg": 121},
   {"index": 60, "opcode": "call", "arg": 4},
   {"index": 61, "opcode": "load", "arg": 111},
   {"index": 62, "opcode": "call", "arg": 4},
   {"index": 63, "opcode": "load", "arg": 117},
   {"index": 64, "opcode": "call", "arg": 4},
   {"index": 65, "opcode": "load", "arg": 114},
   {"index": 66, "opcode": "call", "arg": 4},
   {"index": 67, "opcode": "load", "arg": 32},
   {"index": 68, "opcode": "call", "arg": 4},
   {"index": 69, "opcode": "load", "arg": 110},
   {"index": 70, "opcode": "call", "arg": 4},
   {"index": 71, "opcode": "load", "arg": 97},
   {"index": 72, "opcode": "call", "arg": 4},
   {"index": 73, "opcode": "load", "arg": 109},
   {"index": 74, "opcode": "call", "arg": 4},
   {"index": 75, "opcode": "load", "arg": 101},
   {"index": 76, "opcode": "call", "arg": 4},
   {"index": 77, "opcode": "load", "arg": 63},
   {"index": 78, "opcode": "call", "arg": 4},
   {"index": 79, "opcode": "load", "arg": 0},
   {"index": 80, "opcode": "call", "arg": 4},
   {"index": 81, "opcode": "load", "arg": 10},
   {"index": 82, "opcode": "call", "arg": 4},
   {"index": 83, "opcode": "ret"},
   {"index": 84, "opcode": "load", "arg": 72},
   {"index": 85, "opcode": "store", "arg": "*5"},
   {"index": 86, "opcode": "load", "arg": 101},
   {"index": 87, "opcode": "store", "arg": "*6"},
   {"index": 88, "opcode": "load", "arg": 108},
   {"index": 89, "opcode": "store", "arg": "*7"},
   {"index": 90, "opcode": "load", "arg": 108},
   {"index": 91, "opcode": "store", "arg": "*8"},
   {"index": 92, "opcode": "load", "arg": 111},
   {"index": 93, "opcode": "store", "arg": "*9"},
   {"index": 94, "opcode": "load", "arg": 44},
   {"index": 95, "opcode": "store", "arg": "*10"},
   {"index": 96, "opcode": "load", "arg": 32},
   {"index": 97, "opcode": "store", "arg": "*11"},
   {"index": 98, "opcode": "ret"}]

output: |
  What is your name?
  Hello, Ivan!
  
  ticks_count: 13805
  instructions_count: 6148


out_processor: |
  DEBUG: [20: func 0] - TICK: 0 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [21: store *0] - TICK: 1 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [22: timer 7] - TICK: 2 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [23: call 84] - TICK: 3 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [23: call 84] - TICK: 4 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [23: call 84] - TICK: 5 | ACC: 23 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 23 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [23: call 84] - TICK: 6 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [84: load 72] - TICK: 7 | ACC: 72 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [85: store *5] - TICK: 8 | ACC: 72 | BUF: 0 | STACK: -1 | ADDR: 5 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [86: load 101] - TICK: 9 | ACC: 101 | BUF: 0 | STACK: -1 | ADDR: 5 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [87: store *6] - TICK: 10 | ACC: 101 | BUF: 0 | STACK: -1 | ADDR: 6 | ALU_OUT: 101 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [88: load 108] - TICK: 11 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 6 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [89: store *7] - TICK: 12 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 7 | ALU_OUT: 108 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [90: load 108] - TICK: 13 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 7 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [91: store *8] - TICK: 14 | ACC: 108 | BUF: 0 | STACK: -1 | ADDR: 8 | ALU_OUT: 108 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [92: load 111] - TICK: 15 | ACC: 111 | BUF: 0 | STACK: -1 | ADDR: 8 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [93: store *9] - TICK: 16 | ACC: 111 | BUF: 0 | STACK: -1 | ADDR: 9 | ALU_OUT: 111 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [94: load 44] - TICK: 17 | ACC: 44 | BUF: 0 | STACK: -1 | ADDR: 9 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [95: store *10] - TICK: 18 | ACC: 44 | BUF: 0 | STACK: -1 | ADDR: 10 | ALU_OUT: 44 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [96: load 32] - TICK: 19 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: 10 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [97: store *11] - TICK: 20 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: 11 | ALU_OUT: 32 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [98: ret ] - TICK: 21 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [98: ret ] - TICK: 22 | ACC: 32 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 23 | MEM_OUT: 23 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [98: ret ] - TICK: 23 | ACC: 32 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [24: load 5] - TICK: 24 | ACC: 5 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [25: store *1] - TICK: 25 | ACC: 5 | BUF: 0 | STACK: 0 | ADDR: 1 | ALU_OUT: 5 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: load 12] - TICK: 26 | ACC: 12 | BUF: 0 | STACK: 0 | ADDR: 1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: store *2] - TICK: 27 | ACC: 12 | BUF: 0 | STACK: 0 | ADDR: 2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 43] - TICK: 28 | ACC: 12 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 43] - TICK: 29 | ACC: 12 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 43] - TICK: 30 | ACC: 28 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 28 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: call 43] - TICK: 31 | ACC: 12 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [43: load 87] - TICK: 32 | ACC: 87 | BUF: 12 | STACK: -1 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [44: call 4] - TICK: 33 | ACC: 87 | BUF: 12 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [44: call 4] - TICK: 34 | ACC: 87 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 87 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [44: call 4] - TICK: 35 | ACC: 44 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 44 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [44: call 4] - TICK: 36 | ACC: 87 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 87 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [4: movh ] - TICK: 37 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: -2 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: store *3] - TICK: 38 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: load 16] - TICK: 39 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: store *4] - TICK: 40 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: ei ] - TICK: 41 | ACC: 16 | BUF: 87 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *3] - TICK: 42 | ACC: 1459617792 | BUF: 87 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *3] - TICK: 43 | ACC: 1459617792 | BUF: 87 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 44 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 45 | ACC: 10 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 46 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 47 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 48 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 49 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 50 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 51 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *3] - TICK: 52 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 53 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 54 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 55 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 56 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 57 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 10 | MEM_OUT: 10 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [3: iret ] - TICK: 58 | ACC: 1459617792 | BUF: 1459617792 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: load *4] - TICK: 59 | ACC: 16 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: dec ] - TICK: 60 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: store *4] - TICK: 61 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 62 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 63 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *3] - TICK: 64 | ACC: 1459617792 | BUF: 1459617792 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *3] - TICK: 65 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 66 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 67 | ACC: 10 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 68 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 69 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 70 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 71 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 72 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 73 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *3] - TICK: 74 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 75 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 76 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 77 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 78 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 79 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 10 | MEM_OUT: 10 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [3: iret ] - TICK: 80 | ACC: 1459617792 | BUF: 1459617792 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: load *4] - TICK: 81 | ACC: 15 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: dec ] - TICK: 82 | ACC: 14 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: store *4] - TICK: 83 | ACC: 14 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 84 | ACC: 14 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 85 | ACC: 14 | BUF: 1459617792 | STACK: -2 | ADDR: 4 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *3] - TICK: 86 | ACC: 1459617792 | BUF: 1459617792 | STACK: -2 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *3] - TICK: 87 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 88 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 89 | ACC: 10 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 90 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 91 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 92 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *3] - TICK: 93 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 94 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 95 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *3] - TICK: 96 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: 3 | ALU_OUT: 1459617792 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 97 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: -4 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 98 | ACC: 1459617792 | BUF: 1459617792 | STACK: -4 | ADDR: -4 | ALU_OUT: 1459617792 | MEM_OUT: 1459617792 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 99 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -4 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 100 | ACC: 1459617792 | BUF: 1459617792 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7

