{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1416933387581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory_control_ISSI EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"memory_control_ISSI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1416933387581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416933387612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416933387612 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1416933387659 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1416933387675 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416933388144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416933388144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1416933388144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416933388144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416933388144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416933388144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1416933388144 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1416933388378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory_control_ISSI.sdc " "Synopsys Design Constraints File file not found: 'memory_control_ISSI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1416933388378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1416933388378 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~76\|combout " "Node \"inst2\|display_s~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~75\|dataa " "Node \"inst2\|display_s~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~75\|combout " "Node \"inst2\|display_s~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~76\|datab " "Node \"inst2\|display_s~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~78\|combout " "Node \"inst2\|display_s~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~77\|dataa " "Node \"inst2\|display_s~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~77\|combout " "Node \"inst2\|display_s~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~78\|datab " "Node \"inst2\|display_s~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~80\|combout " "Node \"inst2\|display_s~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~79\|dataa " "Node \"inst2\|display_s~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~79\|combout " "Node \"inst2\|display_s~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~80\|datab " "Node \"inst2\|display_s~80\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~82\|combout " "Node \"inst2\|display_s~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~81\|dataa " "Node \"inst2\|display_s~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~81\|combout " "Node \"inst2\|display_s~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~82\|datab " "Node \"inst2\|display_s~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~68\|combout " "Node \"inst2\|display_s~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~66\|dataa " "Node \"inst2\|display_s~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~66\|combout " "Node \"inst2\|display_s~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~68\|datab " "Node \"inst2\|display_s~68\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~70\|combout " "Node \"inst2\|display_s~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~69\|dataa " "Node \"inst2\|display_s~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~69\|combout " "Node \"inst2\|display_s~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~70\|datab " "Node \"inst2\|display_s~70\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~72\|combout " "Node \"inst2\|display_s~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~71\|dataa " "Node \"inst2\|display_s~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~71\|combout " "Node \"inst2\|display_s~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~72\|datab " "Node \"inst2\|display_s~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~74\|combout " "Node \"inst2\|display_s~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~73\|dataa " "Node \"inst2\|display_s~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~73\|combout " "Node \"inst2\|display_s~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~74\|datab " "Node \"inst2\|display_s~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~59\|combout " "Node \"inst2\|display_s~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~57\|dataa " "Node \"inst2\|display_s~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~57\|combout " "Node \"inst2\|display_s~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~59\|datab " "Node \"inst2\|display_s~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~61\|combout " "Node \"inst2\|display_s~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~60\|dataa " "Node \"inst2\|display_s~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~60\|combout " "Node \"inst2\|display_s~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~61\|datab " "Node \"inst2\|display_s~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~63\|combout " "Node \"inst2\|display_s~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~62\|dataa " "Node \"inst2\|display_s~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~62\|combout " "Node \"inst2\|display_s~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~63\|datab " "Node \"inst2\|display_s~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~65\|combout " "Node \"inst2\|display_s~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~64\|dataa " "Node \"inst2\|display_s~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~64\|combout " "Node \"inst2\|display_s~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~65\|datab " "Node \"inst2\|display_s~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~50\|combout " "Node \"inst2\|display_s~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~48\|dataa " "Node \"inst2\|display_s~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~48\|combout " "Node \"inst2\|display_s~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~50\|datab " "Node \"inst2\|display_s~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~52\|combout " "Node \"inst2\|display_s~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~51\|dataa " "Node \"inst2\|display_s~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~51\|combout " "Node \"inst2\|display_s~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~52\|datab " "Node \"inst2\|display_s~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~54\|combout " "Node \"inst2\|display_s~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~53\|dataa " "Node \"inst2\|display_s~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~53\|combout " "Node \"inst2\|display_s~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~54\|datab " "Node \"inst2\|display_s~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~56\|combout " "Node \"inst2\|display_s~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~55\|dataa " "Node \"inst2\|display_s~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~55\|combout " "Node \"inst2\|display_s~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~56\|datab " "Node \"inst2\|display_s~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~41\|combout " "Node \"inst2\|display_s~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~39\|dataa " "Node \"inst2\|display_s~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~39\|combout " "Node \"inst2\|display_s~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~41\|datab " "Node \"inst2\|display_s~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~43\|combout " "Node \"inst2\|display_s~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~42\|dataa " "Node \"inst2\|display_s~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~42\|combout " "Node \"inst2\|display_s~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~43\|datab " "Node \"inst2\|display_s~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~45\|combout " "Node \"inst2\|display_s~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~44\|dataa " "Node \"inst2\|display_s~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~44\|combout " "Node \"inst2\|display_s~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~45\|datab " "Node \"inst2\|display_s~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~47\|combout " "Node \"inst2\|display_s~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~46\|dataa " "Node \"inst2\|display_s~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~46\|combout " "Node \"inst2\|display_s~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~47\|datab " "Node \"inst2\|display_s~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~32\|combout " "Node \"inst2\|display_s~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~31\|datab " "Node \"inst2\|display_s~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~31\|combout " "Node \"inst2\|display_s~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~32\|dataa " "Node \"inst2\|display_s~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~34\|combout " "Node \"inst2\|display_s~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~33\|dataa " "Node \"inst2\|display_s~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~33\|combout " "Node \"inst2\|display_s~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~34\|datab " "Node \"inst2\|display_s~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~36\|combout " "Node \"inst2\|display_s~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~35\|dataa " "Node \"inst2\|display_s~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~35\|combout " "Node \"inst2\|display_s~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~36\|datab " "Node \"inst2\|display_s~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~38\|combout " "Node \"inst2\|display_s~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~37\|dataa " "Node \"inst2\|display_s~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~37\|combout " "Node \"inst2\|display_s~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~38\|datab " "Node \"inst2\|display_s~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~23\|combout " "Node \"inst2\|display_s~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~21\|dataa " "Node \"inst2\|display_s~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~21\|combout " "Node \"inst2\|display_s~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~23\|datab " "Node \"inst2\|display_s~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~25\|combout " "Node \"inst2\|display_s~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~24\|dataa " "Node \"inst2\|display_s~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~24\|combout " "Node \"inst2\|display_s~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~25\|datab " "Node \"inst2\|display_s~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~27\|combout " "Node \"inst2\|display_s~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~26\|dataa " "Node \"inst2\|display_s~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~26\|combout " "Node \"inst2\|display_s~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~27\|datab " "Node \"inst2\|display_s~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~29\|combout " "Node \"inst2\|display_s~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~28\|dataa " "Node \"inst2\|display_s~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~28\|combout " "Node \"inst2\|display_s~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~29\|datab " "Node \"inst2\|display_s~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~14\|combout " "Node \"inst2\|display_s~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~12\|dataa " "Node \"inst2\|display_s~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~12\|combout " "Node \"inst2\|display_s~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~14\|datab " "Node \"inst2\|display_s~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~16\|combout " "Node \"inst2\|display_s~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~15\|datab " "Node \"inst2\|display_s~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~15\|combout " "Node \"inst2\|display_s~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~16\|dataa " "Node \"inst2\|display_s~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~18\|combout " "Node \"inst2\|display_s~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~17\|dataa " "Node \"inst2\|display_s~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~17\|combout " "Node \"inst2\|display_s~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~18\|datab " "Node \"inst2\|display_s~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~20\|combout " "Node \"inst2\|display_s~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~19\|dataa " "Node \"inst2\|display_s~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~19\|combout " "Node \"inst2\|display_s~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|display_s~20\|datab " "Node \"inst2\|display_s~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datac  to: combout " "Cell: inst2\|WrE~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416933388394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datad  to: combout " "Cell: inst2\|WrE~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416933388394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1416933388394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 32 32 200 48 "clk_50MHz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 168 32 200 184 "key2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|k1_s  " "Automatically promoted node anuncio:inst2\|k1_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~1 " "Destination node anuncio:inst2\|k1_s~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~2 " "Destination node anuncio:inst2\|k1_s~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG7 " "Destination node LEDG7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG7 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG7" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 856 -216 -40 872 "LEDG7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|WrE~0  " "Automatically promoted node anuncio:inst2\|WrE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M0 " "Destination node ADD_M0" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M0" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 360 1608 1784 376 "ADD_M0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M1 " "Destination node ADD_M1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M1" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 376 1608 1784 392 "ADD_M1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M2 " "Destination node ADD_M2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M2" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 392 1608 1784 408 "ADD_M2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M3 " "Destination node ADD_M3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M3" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 408 1608 1784 424 "ADD_M3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M4 " "Destination node ADD_M4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M4 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M4" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 424 1608 1784 440 "ADD_M4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M5 " "Destination node ADD_M5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M5" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 440 1608 1784 456 "ADD_M5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M6 " "Destination node ADD_M6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M6 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M6" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 456 1608 1784 472 "ADD_M6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M7 " "Destination node ADD_M7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M7 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M7" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 472 1608 1784 488 "ADD_M7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M8 " "Destination node ADD_M8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M8 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M8" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 488 1608 1784 504 "ADD_M8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M9 " "Destination node ADD_M9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M9 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M9" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 504 1608 1784 520 "ADD_M9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1416933388409 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|LedR_o\[7\]~1  " "Automatically promoted node anuncio:inst2\|LedR_o\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|estado\[1\]  " "Automatically promoted node anuncio:inst2\|estado\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~0 " "Destination node anuncio:inst2\|WrE~0" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~1 " "Destination node anuncio:inst2\|WrE~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~2 " "Destination node anuncio:inst2\|WrE~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~3 " "Destination node anuncio:inst2\|k1_s~3" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[0\]~0 " "Destination node anuncio:inst2\|LedR_o\[0\]~0" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[7\]~1 " "Destination node anuncio:inst2\|LedR_o\[7\]~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[1\]~2 " "Destination node anuncio:inst2\|LedR_o\[1\]~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[2\]~3 " "Destination node anuncio:inst2\|LedR_o\[2\]~3" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[3\]~4 " "Destination node anuncio:inst2\|LedR_o\[3\]~4" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[4\]~5 " "Destination node anuncio:inst2\|LedR_o\[4\]~5" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[4]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416933388425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1416933388425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1416933388425 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416933388425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1416933388503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1416933388519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1416933388519 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1416933388519 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD0 " "Node \"ADD0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD1 " "Node \"ADD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD2 " "Node \"ADD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C_E " "Node \"C_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "L_B_IN " "Node \"L_B_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_B_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O_E " "Node \"O_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RD_Q " "Node \"RD_Q\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RD_Q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "U_B_IN " "Node \"U_B_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "U_B_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WR_Q " "Node \"WR_Q\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WR_Q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "W_E " "Node \"W_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "W_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1416933388581 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1416933388581 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416933388581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1416933389972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416933390175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1416933390175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1416933391534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416933391534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1416933391612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1416933392690 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1416933392690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416933393253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1416933393253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1416933393253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1416933393269 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416933393269 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "121 " "Found 121 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M0 0 " "Pin \"ADD_M0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M1 0 " "Pin \"ADD_M1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M2 0 " "Pin \"ADD_M2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M3 0 " "Pin \"ADD_M3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M4 0 " "Pin \"ADD_M4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M5 0 " "Pin \"ADD_M5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M6 0 " "Pin \"ADD_M6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M7 0 " "Pin \"ADD_M7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M8 0 " "Pin \"ADD_M8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M9 0 " "Pin \"ADD_M9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M10 0 " "Pin \"ADD_M10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M11 0 " "Pin \"ADD_M11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M12 0 " "Pin \"ADD_M12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M13 0 " "Pin \"ADD_M13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M14 0 " "Pin \"ADD_M14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M15 0 " "Pin \"ADD_M15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M16 0 " "Pin \"ADD_M16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M17 0 " "Pin \"ADD_M17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[15\] 0 " "Pin \"DATA_M\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[14\] 0 " "Pin \"DATA_M\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[13\] 0 " "Pin \"DATA_M\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[12\] 0 " "Pin \"DATA_M\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[11\] 0 " "Pin \"DATA_M\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[10\] 0 " "Pin \"DATA_M\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[9\] 0 " "Pin \"DATA_M\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[8\] 0 " "Pin \"DATA_M\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[7\] 0 " "Pin \"DATA_M\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[6\] 0 " "Pin \"DATA_M\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[5\] 0 " "Pin \"DATA_M\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[4\] 0 " "Pin \"DATA_M\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[3\] 0 " "Pin \"DATA_M\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[2\] 0 " "Pin \"DATA_M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[1\] 0 " "Pin \"DATA_M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[0\] 0 " "Pin \"DATA_M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_E_M 0 " "Pin \"C_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_E_M 0 " "Pin \"W_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O_E_M 0 " "Pin \"O_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L_B_M 0 " "Pin \"L_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_B_M 0 " "Pin \"U_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG4 0 " "Pin \"LEDG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG5 0 " "Pin \"LEDG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG6 0 " "Pin \"LEDG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7 0 " "Pin \"LEDG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR16 0 " "Pin \"LEDR16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR17 0 " "Pin \"LEDR17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR2 0 " "Pin \"LEDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR3 0 " "Pin \"LEDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR4 0 " "Pin \"LEDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR5 0 " "Pin \"LEDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR6 0 " "Pin \"LEDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7 0 " "Pin \"LEDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR8 0 " "Pin \"LEDR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR9 0 " "Pin \"LEDR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR10 0 " "Pin \"LEDR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR11 0 " "Pin \"LEDR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR12 0 " "Pin \"LEDR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR13 0 " "Pin \"LEDR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR14 0 " "Pin \"LEDR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15 0 " "Pin \"LEDR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_0 0 " "Pin \"HEX0_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_1 0 " "Pin \"HEX0_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_2 0 " "Pin \"HEX0_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_3 0 " "Pin \"HEX0_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_4 0 " "Pin \"HEX0_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_5 0 " "Pin \"HEX0_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_6 0 " "Pin \"HEX0_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_0 0 " "Pin \"HEX1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_1 0 " "Pin \"HEX4_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_2 0 " "Pin \"HEX4_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_3 0 " "Pin \"HEX4_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_4 0 " "Pin \"HEX4_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_5 0 " "Pin \"HEX4_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_6 0 " "Pin \"HEX4_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_0 0 " "Pin \"HEX5_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_1 0 " "Pin \"HEX5_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_2 0 " "Pin \"HEX5_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_3 0 " "Pin \"HEX5_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_4 0 " "Pin \"HEX5_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_5 0 " "Pin \"HEX5_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_6 0 " "Pin \"HEX5_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_0 0 " "Pin \"HEX6_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_1 0 " "Pin \"HEX6_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_2 0 " "Pin \"HEX6_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_3 0 " "Pin \"HEX6_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_4 0 " "Pin \"HEX6_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_5 0 " "Pin \"HEX6_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_6 0 " "Pin \"HEX6_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_0 0 " "Pin \"HEX7_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_1 0 " "Pin \"HEX7_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_2 0 " "Pin \"HEX7_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_3 0 " "Pin \"HEX7_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_4 0 " "Pin \"HEX7_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_5 0 " "Pin \"HEX7_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_6 0 " "Pin \"HEX7_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_2 0 " "Pin \"HEX1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_3 0 " "Pin \"HEX1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_4 0 " "Pin \"HEX1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_5 0 " "Pin \"HEX1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_6 0 " "Pin \"HEX1_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_0 0 " "Pin \"HEX2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_1 0 " "Pin \"HEX2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_2 0 " "Pin \"HEX2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_3 0 " "Pin \"HEX2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_4 0 " "Pin \"HEX2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_5 0 " "Pin \"HEX2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_6 0 " "Pin \"HEX2_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_0 0 " "Pin \"HEX3_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_1 0 " "Pin \"HEX3_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_2 0 " "Pin \"HEX3_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_3 0 " "Pin \"HEX3_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_4 0 " "Pin \"HEX3_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_5 0 " "Pin \"HEX3_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_6 0 " "Pin \"HEX3_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_0 0 " "Pin \"HEX4_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_1 0 " "Pin \"HEX1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416933393284 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1416933393284 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416933393456 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416933393487 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416933393659 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416933393940 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1416933394065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.fit.smsg " "Generated suppressed messages file C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1416933394159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 177 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416933394331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 17:36:34 2014 " "Processing ended: Tue Nov 25 17:36:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416933394331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416933394331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416933394331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1416933394331 ""}
