// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ufunc_call_f4_ufunc_call_f4,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=32078,HLS_SYN_LUT=48916,HLS_VERSION=2020_2}" *)

module ufunc_call_f4 (
        ap_clk,
        ap_rst_n,
        in1_s_TDATA,
        in1_s_TVALID,
        in1_s_TREADY,
        in1_s_TKEEP,
        in1_s_TSTRB,
        in1_s_TUSER,
        in1_s_TLAST,
        in1_s_TID,
        in1_s_TDEST,
        in2_s_TDATA,
        in2_s_TVALID,
        in2_s_TREADY,
        in2_s_TKEEP,
        in2_s_TSTRB,
        in2_s_TUSER,
        in2_s_TLAST,
        in2_s_TID,
        in2_s_TDEST,
        out1_s_TDATA,
        out1_s_TVALID,
        out1_s_TREADY,
        out1_s_TKEEP,
        out1_s_TSTRB,
        out1_s_TUSER,
        out1_s_TLAST,
        out1_s_TID,
        out1_s_TDEST,
        out2_s_TDATA,
        out2_s_TVALID,
        out2_s_TREADY,
        out2_s_TKEEP,
        out2_s_TSTRB,
        out2_s_TUSER,
        out2_s_TLAST,
        out2_s_TID,
        out2_s_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state76 = 4'd8;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in1_s_TDATA;
input   in1_s_TVALID;
output   in1_s_TREADY;
input  [3:0] in1_s_TKEEP;
input  [3:0] in1_s_TSTRB;
input  [0:0] in1_s_TUSER;
input  [0:0] in1_s_TLAST;
input  [0:0] in1_s_TID;
input  [0:0] in1_s_TDEST;
input  [31:0] in2_s_TDATA;
input   in2_s_TVALID;
output   in2_s_TREADY;
input  [3:0] in2_s_TKEEP;
input  [3:0] in2_s_TSTRB;
input  [0:0] in2_s_TUSER;
input  [0:0] in2_s_TLAST;
input  [0:0] in2_s_TID;
input  [0:0] in2_s_TDEST;
output  [31:0] out1_s_TDATA;
output   out1_s_TVALID;
input   out1_s_TREADY;
output  [3:0] out1_s_TKEEP;
output  [3:0] out1_s_TSTRB;
output  [0:0] out1_s_TUSER;
output  [0:0] out1_s_TLAST;
output  [0:0] out1_s_TID;
output  [0:0] out1_s_TDEST;
output  [31:0] out2_s_TDATA;
output   out2_s_TVALID;
input   out2_s_TREADY;
output  [3:0] out2_s_TKEEP;
output  [3:0] out2_s_TSTRB;
output  [0:0] out2_s_TUSER;
output  [0:0] out2_s_TLAST;
output  [0:0] out2_s_TID;
output  [0:0] out2_s_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [7:0] args;
wire   [3:0] is_binary_address0;
reg    is_binary_ce0;
wire   [0:0] is_binary_q0;
wire   [3:0] returns_pair_address0;
reg    returns_pair_ce0;
wire   [0:0] returns_pair_q0;
reg   [31:0] in2;
reg    in1_s_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    in2_s_TDATA_blk_n;
reg   [0:0] is_binary_load_reg_588;
reg    out1_s_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    out2_s_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] returns_pair_load_reg_592;
reg    ap_enable_reg_pp0_iter2;
wire   [31:0] grp_fu_370_p2;
reg   [31:0] reg_408;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state4_io;
reg    ap_block_state16_pp0_stage0_iter2;
reg    ap_block_state16_io;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_state19_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_state21_pp0_stage0_iter7;
wire    ap_block_state22_pp0_stage0_iter8;
wire    ap_block_state23_pp0_stage0_iter9;
wire    ap_block_state24_pp0_stage0_iter10;
wire    ap_block_state25_pp0_stage0_iter11;
wire    ap_block_state26_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state28_pp0_stage0_iter14;
wire    ap_block_state29_pp0_stage0_iter15;
wire    ap_block_state30_pp0_stage0_iter16;
wire    ap_block_state31_pp0_stage0_iter17;
wire    ap_block_state32_pp0_stage0_iter18;
wire    ap_block_state33_pp0_stage0_iter19;
wire    ap_block_state34_pp0_stage0_iter20;
wire    ap_block_state35_pp0_stage0_iter21;
wire    ap_block_state36_pp0_stage0_iter22;
wire    ap_block_state37_pp0_stage0_iter23;
wire    ap_block_state38_pp0_stage0_iter24;
wire    ap_block_state39_pp0_stage0_iter25;
wire    ap_block_state40_pp0_stage0_iter26;
wire    ap_block_state41_pp0_stage0_iter27;
wire    ap_block_state42_pp0_stage0_iter28;
wire    ap_block_state43_pp0_stage0_iter29;
wire    ap_block_state44_pp0_stage0_iter30;
wire    ap_block_state45_pp0_stage0_iter31;
wire    ap_block_state46_pp0_stage0_iter32;
wire    ap_block_state47_pp0_stage0_iter33;
wire    ap_block_state48_pp0_stage0_iter34;
wire    ap_block_state49_pp0_stage0_iter35;
wire    ap_block_state50_pp0_stage0_iter36;
wire    ap_block_state51_pp0_stage0_iter37;
wire    ap_block_state52_pp0_stage0_iter38;
wire    ap_block_state53_pp0_stage0_iter39;
wire    ap_block_state54_pp0_stage0_iter40;
wire    ap_block_state55_pp0_stage0_iter41;
wire    ap_block_state56_pp0_stage0_iter42;
wire    ap_block_state57_pp0_stage0_iter43;
wire    ap_block_state58_pp0_stage0_iter44;
wire    ap_block_state59_pp0_stage0_iter45;
wire    ap_block_state60_pp0_stage0_iter46;
wire    ap_block_state61_pp0_stage0_iter47;
wire    ap_block_state62_pp0_stage0_iter48;
wire    ap_block_state63_pp0_stage0_iter49;
wire    ap_block_state64_pp0_stage0_iter50;
wire    ap_block_state65_pp0_stage0_iter51;
wire    ap_block_state66_pp0_stage0_iter52;
wire    ap_block_state67_pp0_stage0_iter53;
wire    ap_block_state68_pp0_stage0_iter54;
wire    ap_block_state69_pp0_stage0_iter55;
wire    ap_block_state70_pp0_stage0_iter56;
wire    ap_block_state71_pp0_stage0_iter57;
wire    ap_block_state72_pp0_stage0_iter58;
wire    ap_block_state73_pp0_stage0_iter59;
wire    ap_block_state5_pp0_stage0_iter60;
wire    ap_block_state6_pp0_stage0_iter61;
wire    ap_block_state7_pp0_stage0_iter62;
wire    ap_block_state8_pp0_stage0_iter63;
wire    ap_block_state9_pp0_stage0_iter64;
wire    ap_block_state10_pp0_stage0_iter65;
wire    ap_block_state11_pp0_stage0_iter66;
wire    ap_block_state12_pp0_stage0_iter67;
wire    ap_block_state13_pp0_stage0_iter68;
wire    ap_block_state14_pp0_stage0_iter69;
wire    ap_block_state15_pp0_stage0_iter70;
reg    ap_block_state74_pp0_stage0_iter71;
reg    ap_block_state75_pp0_stage0_iter72;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] args_read_reg_574;
wire    ap_CS_fsm_state2;
reg   [3:0] ref_tmp_keep_reg_596;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter1_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter2_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter3_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter4_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter5_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter6_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter7_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter8_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter9_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter10_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter11_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter12_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter13_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter14_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter15_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter16_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter17_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter18_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter19_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter20_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter21_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter22_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter23_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter24_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter25_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter26_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter27_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter28_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter29_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter30_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter31_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter32_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter33_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter34_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter35_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter36_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter37_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter38_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter39_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter40_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter41_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter42_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter43_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter44_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter45_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter46_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter47_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter48_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter49_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter50_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter51_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter52_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter53_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter54_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter55_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter56_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter57_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter58_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter59_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter60_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter61_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter62_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter63_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter64_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter65_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter66_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter67_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter68_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter69_reg;
reg   [3:0] ref_tmp_keep_reg_596_pp0_iter70_reg;
wire   [0:0] in1_c_last_V_fu_437_p1;
reg   [0:0] in1_c_last_V_reg_602;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter1_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter2_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter3_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter4_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter5_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter6_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter7_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter8_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter9_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter10_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter11_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter12_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter13_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter14_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter15_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter16_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter17_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter18_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter19_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter20_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter21_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter22_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter23_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter24_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter25_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter26_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter27_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter28_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter29_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter30_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter31_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter32_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter33_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter34_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter35_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter36_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter37_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter38_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter39_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter40_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter41_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter42_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter43_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter44_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter45_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter46_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter47_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter48_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter49_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter50_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter51_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter52_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter53_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter54_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter55_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter56_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter57_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter58_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter59_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter60_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter61_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter62_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter63_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter64_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter65_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter66_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter67_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter68_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter69_reg;
reg   [0:0] in1_c_last_V_reg_602_pp0_iter70_reg;
wire   [31:0] ufunc_in_first_fu_441_p1;
reg   [31:0] ufunc_in_first_reg_608;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter1_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter2_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter3_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter4_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter5_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter6_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter7_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter8_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter9_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter10_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter11_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter12_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter13_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter14_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter15_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter16_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter17_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter18_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter19_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter20_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter21_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter22_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter23_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter24_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter25_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter26_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter27_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter28_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter29_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter30_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter31_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter32_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter33_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter34_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter35_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter36_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter37_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter38_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter39_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter40_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter41_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter42_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter43_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter44_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter45_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter46_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter47_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter48_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter49_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter50_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter51_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter52_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter53_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter54_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter55_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter56_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter57_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter58_reg;
reg   [31:0] ufunc_in_first_reg_608_pp0_iter59_reg;
reg   [0:0] p_Result_s_reg_621;
reg   [0:0] p_Result_s_reg_621_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter9_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter10_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter11_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter12_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter13_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter14_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter15_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter16_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter17_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter18_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter19_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter20_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter21_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter22_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter23_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter24_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter25_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter26_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter27_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter28_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter29_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter30_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter31_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter32_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter33_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter34_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter35_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter36_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter37_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter38_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter39_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter40_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter41_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter42_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter43_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter44_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter45_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter46_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter47_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter48_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter49_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter50_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter51_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter52_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter53_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter54_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter55_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter56_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter57_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter58_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter59_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter60_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter61_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter62_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter63_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter64_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter65_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter66_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter67_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter68_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter69_reg;
reg   [0:0] p_Result_s_reg_621_pp0_iter70_reg;
wire   [7:0] tmp_fu_463_p4;
reg   [7:0] tmp_reg_626;
wire   [31:0] absx_fu_485_p1;
reg   [31:0] absx_reg_631;
reg   [31:0] absx_reg_631_pp0_iter1_reg;
reg   [31:0] absx_reg_631_pp0_iter2_reg;
reg   [31:0] absx_reg_631_pp0_iter3_reg;
reg   [31:0] absx_reg_631_pp0_iter4_reg;
reg   [31:0] absx_reg_631_pp0_iter5_reg;
reg   [31:0] absx_reg_631_pp0_iter6_reg;
reg   [31:0] absx_reg_631_pp0_iter7_reg;
reg   [31:0] absx_reg_631_pp0_iter8_reg;
reg   [31:0] absx_reg_631_pp0_iter9_reg;
reg   [31:0] absx_reg_631_pp0_iter10_reg;
reg   [31:0] absx_reg_631_pp0_iter11_reg;
reg   [31:0] absx_reg_631_pp0_iter12_reg;
reg   [31:0] absx_reg_631_pp0_iter13_reg;
reg   [31:0] absx_reg_631_pp0_iter14_reg;
reg   [31:0] absx_reg_631_pp0_iter15_reg;
wire   [0:0] icmp_ln824_fu_490_p2;
reg   [0:0] icmp_ln824_reg_638;
reg   [0:0] icmp_ln824_reg_638_pp0_iter1_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter2_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter3_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter4_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter5_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter6_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter7_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter8_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter9_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter10_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter11_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter12_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter13_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter14_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter15_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter16_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter17_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter18_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter19_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter20_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter21_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter22_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter23_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter24_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter25_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter26_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter27_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter28_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter29_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter30_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter31_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter32_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter33_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter34_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter35_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter36_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter37_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter38_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter39_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter40_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter41_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter42_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter43_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter44_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter45_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter46_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter47_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter48_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter49_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter50_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter51_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter52_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter53_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter54_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter55_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter56_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter57_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter58_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter59_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter60_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter61_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter62_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter63_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter64_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter65_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter66_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter67_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter68_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter69_reg;
reg   [0:0] icmp_ln824_reg_638_pp0_iter70_reg;
wire   [0:0] icmp_ln824_1_fu_496_p2;
reg   [0:0] icmp_ln824_1_reg_642;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter1_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter2_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter3_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter4_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter5_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter6_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter7_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter8_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter9_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter10_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter11_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter12_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter13_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter14_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter15_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter16_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter17_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter18_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter19_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter20_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter21_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter22_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter23_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter24_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter25_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter26_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter27_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter28_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter29_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter30_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter31_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter32_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter33_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter34_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter35_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter36_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter37_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter38_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter39_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter40_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter41_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter42_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter43_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter44_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter45_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter46_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter47_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter48_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter49_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter50_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter51_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter52_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter53_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter54_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter55_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter56_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter57_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter58_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter59_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter60_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter61_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter62_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter63_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter64_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter65_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter66_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter67_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter68_reg;
reg   [0:0] icmp_ln824_1_reg_642_pp0_iter69_reg;
reg   [31:0] out2_c_data_V_1_reg_647;
wire   [31:0] ufunc_in_second_fu_506_p1;
wire   [0:0] grp_fu_388_p2;
reg   [0:0] tmp_2_reg_660;
reg   [0:0] tmp_2_reg_660_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter6_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter7_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter8_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter9_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter10_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter11_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter12_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter13_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter14_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter15_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter16_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter17_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter18_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter19_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter20_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter21_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter22_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter23_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter24_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter25_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter26_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter27_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter28_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter29_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter30_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter31_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter32_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter33_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter34_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter35_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter36_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter37_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter38_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter39_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter40_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter41_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter42_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter43_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter44_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter45_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter46_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter47_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter48_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter49_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter50_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter51_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter52_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter53_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter54_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter55_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter56_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter57_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter58_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter59_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter60_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter61_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter62_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter63_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter64_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter65_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter66_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter67_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter68_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter69_reg;
reg   [0:0] tmp_2_reg_660_pp0_iter70_reg;
wire   [0:0] octant1_fu_513_p2;
reg   [0:0] octant1_reg_664;
reg   [0:0] octant1_reg_664_pp0_iter2_reg;
reg   [0:0] octant1_reg_664_pp0_iter3_reg;
reg   [0:0] octant1_reg_664_pp0_iter4_reg;
reg   [0:0] octant1_reg_664_pp0_iter5_reg;
reg   [0:0] octant1_reg_664_pp0_iter6_reg;
reg   [0:0] octant1_reg_664_pp0_iter7_reg;
reg   [0:0] octant1_reg_664_pp0_iter8_reg;
reg   [0:0] octant1_reg_664_pp0_iter9_reg;
reg   [0:0] octant1_reg_664_pp0_iter10_reg;
reg   [0:0] octant1_reg_664_pp0_iter11_reg;
reg   [0:0] octant1_reg_664_pp0_iter12_reg;
reg   [0:0] octant1_reg_664_pp0_iter13_reg;
reg   [0:0] octant1_reg_664_pp0_iter14_reg;
reg   [0:0] octant1_reg_664_pp0_iter15_reg;
reg   [0:0] octant1_reg_664_pp0_iter16_reg;
reg   [0:0] octant1_reg_664_pp0_iter17_reg;
reg   [0:0] octant1_reg_664_pp0_iter18_reg;
reg   [0:0] octant1_reg_664_pp0_iter19_reg;
reg   [0:0] octant1_reg_664_pp0_iter20_reg;
reg   [0:0] octant1_reg_664_pp0_iter21_reg;
reg   [0:0] octant1_reg_664_pp0_iter22_reg;
reg   [0:0] octant1_reg_664_pp0_iter23_reg;
reg   [0:0] octant1_reg_664_pp0_iter24_reg;
reg   [0:0] octant1_reg_664_pp0_iter25_reg;
reg   [0:0] octant1_reg_664_pp0_iter26_reg;
reg   [0:0] octant1_reg_664_pp0_iter27_reg;
reg   [0:0] octant1_reg_664_pp0_iter28_reg;
reg   [0:0] octant1_reg_664_pp0_iter29_reg;
reg   [0:0] octant1_reg_664_pp0_iter30_reg;
reg   [0:0] octant1_reg_664_pp0_iter31_reg;
reg   [0:0] octant1_reg_664_pp0_iter32_reg;
reg   [0:0] octant1_reg_664_pp0_iter33_reg;
reg   [0:0] octant1_reg_664_pp0_iter34_reg;
reg   [0:0] octant1_reg_664_pp0_iter35_reg;
reg   [0:0] octant1_reg_664_pp0_iter36_reg;
reg   [0:0] octant1_reg_664_pp0_iter37_reg;
reg   [0:0] octant1_reg_664_pp0_iter38_reg;
reg   [0:0] octant1_reg_664_pp0_iter39_reg;
reg   [0:0] octant1_reg_664_pp0_iter40_reg;
reg   [0:0] octant1_reg_664_pp0_iter41_reg;
reg   [0:0] octant1_reg_664_pp0_iter42_reg;
reg   [0:0] octant1_reg_664_pp0_iter43_reg;
reg   [0:0] octant1_reg_664_pp0_iter44_reg;
reg   [0:0] octant1_reg_664_pp0_iter45_reg;
reg   [0:0] octant1_reg_664_pp0_iter46_reg;
reg   [0:0] octant1_reg_664_pp0_iter47_reg;
reg   [0:0] octant1_reg_664_pp0_iter48_reg;
reg   [0:0] octant1_reg_664_pp0_iter49_reg;
reg   [0:0] octant1_reg_664_pp0_iter50_reg;
reg   [0:0] octant1_reg_664_pp0_iter51_reg;
reg   [0:0] octant1_reg_664_pp0_iter52_reg;
reg   [0:0] octant1_reg_664_pp0_iter53_reg;
reg   [0:0] octant1_reg_664_pp0_iter54_reg;
reg   [0:0] octant1_reg_664_pp0_iter55_reg;
reg   [0:0] octant1_reg_664_pp0_iter56_reg;
reg   [0:0] octant1_reg_664_pp0_iter57_reg;
reg   [0:0] octant1_reg_664_pp0_iter58_reg;
reg   [0:0] octant1_reg_664_pp0_iter59_reg;
reg   [0:0] octant1_reg_664_pp0_iter60_reg;
reg   [0:0] octant1_reg_664_pp0_iter61_reg;
reg   [0:0] octant1_reg_664_pp0_iter62_reg;
reg   [0:0] octant1_reg_664_pp0_iter63_reg;
reg   [0:0] octant1_reg_664_pp0_iter64_reg;
reg   [0:0] octant1_reg_664_pp0_iter65_reg;
reg   [0:0] octant1_reg_664_pp0_iter66_reg;
reg   [0:0] octant1_reg_664_pp0_iter67_reg;
reg   [0:0] octant1_reg_664_pp0_iter68_reg;
reg   [0:0] octant1_reg_664_pp0_iter69_reg;
reg   [0:0] octant1_reg_664_pp0_iter70_reg;
wire   [31:0] grp_atan_generic_float_s_fu_352_ap_return;
reg   [31:0] res_reg_670;
reg   [31:0] res_reg_670_pp0_iter66_reg;
reg   [31:0] res_reg_670_pp0_iter67_reg;
reg   [31:0] res_reg_670_pp0_iter68_reg;
reg   [31:0] res_reg_670_pp0_iter69_reg;
reg   [31:0] res_reg_670_pp0_iter70_reg;
wire   [31:0] grp_fu_403_p2;
reg   [31:0] out_first_7_reg_676;
wire   [31:0] grp_fu_393_p2;
reg   [31:0] out_first_5_reg_681;
wire   [31:0] grp_sin_or_cos_float_s_fu_357_ap_return;
reg   [31:0] out_first_4_reg_686;
wire   [31:0] grp_fu_398_p2;
reg   [31:0] out_first_8_reg_691;
wire   [31:0] grp_fu_374_p2;
reg   [31:0] res_1_reg_696;
wire   [30:0] select_ln639_fu_518_p3;
wire   [31:0] grp_fu_379_p2;
reg   [31:0] out_first_3_reg_706;
wire   [31:0] din_fu_525_p3;
reg   [31:0] din_reg_711;
wire   [31:0] grp_fu_383_p2;
reg   [31:0] z_reg_716;
reg    ap_enable_reg_pp0_iter16;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
wire   [31:0] grp_sinh_cosh_range_redux_cordic_float_s_fu_346_d;
wire   [31:0] grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_return;
reg    grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_ce;
reg    ap_block_state3_pp0_stage0_iter0_ignore_call0;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call0;
reg    ap_block_state16_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state24_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state26_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state28_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state29_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state30_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state31_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state32_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state34_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state35_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state36_pp0_stage0_iter22_ignore_call0;
wire    ap_block_state37_pp0_stage0_iter23_ignore_call0;
wire    ap_block_state38_pp0_stage0_iter24_ignore_call0;
wire    ap_block_state39_pp0_stage0_iter25_ignore_call0;
wire    ap_block_state40_pp0_stage0_iter26_ignore_call0;
wire    ap_block_state41_pp0_stage0_iter27_ignore_call0;
wire    ap_block_state42_pp0_stage0_iter28_ignore_call0;
wire    ap_block_state43_pp0_stage0_iter29_ignore_call0;
wire    ap_block_state44_pp0_stage0_iter30_ignore_call0;
wire    ap_block_state45_pp0_stage0_iter31_ignore_call0;
wire    ap_block_state46_pp0_stage0_iter32_ignore_call0;
wire    ap_block_state47_pp0_stage0_iter33_ignore_call0;
wire    ap_block_state48_pp0_stage0_iter34_ignore_call0;
wire    ap_block_state49_pp0_stage0_iter35_ignore_call0;
wire    ap_block_state50_pp0_stage0_iter36_ignore_call0;
wire    ap_block_state51_pp0_stage0_iter37_ignore_call0;
wire    ap_block_state52_pp0_stage0_iter38_ignore_call0;
wire    ap_block_state53_pp0_stage0_iter39_ignore_call0;
wire    ap_block_state54_pp0_stage0_iter40_ignore_call0;
wire    ap_block_state55_pp0_stage0_iter41_ignore_call0;
wire    ap_block_state56_pp0_stage0_iter42_ignore_call0;
wire    ap_block_state57_pp0_stage0_iter43_ignore_call0;
wire    ap_block_state58_pp0_stage0_iter44_ignore_call0;
wire    ap_block_state59_pp0_stage0_iter45_ignore_call0;
wire    ap_block_state60_pp0_stage0_iter46_ignore_call0;
wire    ap_block_state61_pp0_stage0_iter47_ignore_call0;
wire    ap_block_state62_pp0_stage0_iter48_ignore_call0;
wire    ap_block_state63_pp0_stage0_iter49_ignore_call0;
wire    ap_block_state64_pp0_stage0_iter50_ignore_call0;
wire    ap_block_state65_pp0_stage0_iter51_ignore_call0;
wire    ap_block_state66_pp0_stage0_iter52_ignore_call0;
wire    ap_block_state67_pp0_stage0_iter53_ignore_call0;
wire    ap_block_state68_pp0_stage0_iter54_ignore_call0;
wire    ap_block_state69_pp0_stage0_iter55_ignore_call0;
wire    ap_block_state70_pp0_stage0_iter56_ignore_call0;
wire    ap_block_state71_pp0_stage0_iter57_ignore_call0;
wire    ap_block_state72_pp0_stage0_iter58_ignore_call0;
wire    ap_block_state73_pp0_stage0_iter59_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter60_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter61_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter62_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter63_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter64_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter65_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter66_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter67_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter68_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter69_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter70_ignore_call0;
reg    ap_block_state74_pp0_stage0_iter71_ignore_call0;
reg    ap_block_state75_pp0_stage0_iter72_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp139;
reg    grp_atan_generic_float_s_fu_352_ap_ce;
reg    ap_predicate_op294_call_state31;
reg    ap_block_state3_pp0_stage0_iter0_ignore_call3;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call3;
reg    ap_block_state16_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state18_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state19_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state20_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state21_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state22_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state23_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state24_pp0_stage0_iter10_ignore_call3;
wire    ap_block_state25_pp0_stage0_iter11_ignore_call3;
wire    ap_block_state26_pp0_stage0_iter12_ignore_call3;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call3;
wire    ap_block_state28_pp0_stage0_iter14_ignore_call3;
wire    ap_block_state29_pp0_stage0_iter15_ignore_call3;
wire    ap_block_state30_pp0_stage0_iter16_ignore_call3;
wire    ap_block_state31_pp0_stage0_iter17_ignore_call3;
wire    ap_block_state32_pp0_stage0_iter18_ignore_call3;
wire    ap_block_state33_pp0_stage0_iter19_ignore_call3;
wire    ap_block_state34_pp0_stage0_iter20_ignore_call3;
wire    ap_block_state35_pp0_stage0_iter21_ignore_call3;
wire    ap_block_state36_pp0_stage0_iter22_ignore_call3;
wire    ap_block_state37_pp0_stage0_iter23_ignore_call3;
wire    ap_block_state38_pp0_stage0_iter24_ignore_call3;
wire    ap_block_state39_pp0_stage0_iter25_ignore_call3;
wire    ap_block_state40_pp0_stage0_iter26_ignore_call3;
wire    ap_block_state41_pp0_stage0_iter27_ignore_call3;
wire    ap_block_state42_pp0_stage0_iter28_ignore_call3;
wire    ap_block_state43_pp0_stage0_iter29_ignore_call3;
wire    ap_block_state44_pp0_stage0_iter30_ignore_call3;
wire    ap_block_state45_pp0_stage0_iter31_ignore_call3;
wire    ap_block_state46_pp0_stage0_iter32_ignore_call3;
wire    ap_block_state47_pp0_stage0_iter33_ignore_call3;
wire    ap_block_state48_pp0_stage0_iter34_ignore_call3;
wire    ap_block_state49_pp0_stage0_iter35_ignore_call3;
wire    ap_block_state50_pp0_stage0_iter36_ignore_call3;
wire    ap_block_state51_pp0_stage0_iter37_ignore_call3;
wire    ap_block_state52_pp0_stage0_iter38_ignore_call3;
wire    ap_block_state53_pp0_stage0_iter39_ignore_call3;
wire    ap_block_state54_pp0_stage0_iter40_ignore_call3;
wire    ap_block_state55_pp0_stage0_iter41_ignore_call3;
wire    ap_block_state56_pp0_stage0_iter42_ignore_call3;
wire    ap_block_state57_pp0_stage0_iter43_ignore_call3;
wire    ap_block_state58_pp0_stage0_iter44_ignore_call3;
wire    ap_block_state59_pp0_stage0_iter45_ignore_call3;
wire    ap_block_state60_pp0_stage0_iter46_ignore_call3;
wire    ap_block_state61_pp0_stage0_iter47_ignore_call3;
wire    ap_block_state62_pp0_stage0_iter48_ignore_call3;
wire    ap_block_state63_pp0_stage0_iter49_ignore_call3;
wire    ap_block_state64_pp0_stage0_iter50_ignore_call3;
wire    ap_block_state65_pp0_stage0_iter51_ignore_call3;
wire    ap_block_state66_pp0_stage0_iter52_ignore_call3;
wire    ap_block_state67_pp0_stage0_iter53_ignore_call3;
wire    ap_block_state68_pp0_stage0_iter54_ignore_call3;
wire    ap_block_state69_pp0_stage0_iter55_ignore_call3;
wire    ap_block_state70_pp0_stage0_iter56_ignore_call3;
wire    ap_block_state71_pp0_stage0_iter57_ignore_call3;
wire    ap_block_state72_pp0_stage0_iter58_ignore_call3;
wire    ap_block_state73_pp0_stage0_iter59_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter60_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter61_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter62_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter63_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter64_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter65_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter66_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter67_ignore_call3;
wire    ap_block_state13_pp0_stage0_iter68_ignore_call3;
wire    ap_block_state14_pp0_stage0_iter69_ignore_call3;
wire    ap_block_state15_pp0_stage0_iter70_ignore_call3;
reg    ap_block_state74_pp0_stage0_iter71_ignore_call3;
reg    ap_block_state75_pp0_stage0_iter72_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp294;
wire    grp_sin_or_cos_float_s_fu_357_ap_start;
wire    grp_sin_or_cos_float_s_fu_357_ap_done;
wire    grp_sin_or_cos_float_s_fu_357_ap_idle;
wire    grp_sin_or_cos_float_s_fu_357_ap_ready;
reg    grp_sin_or_cos_float_s_fu_357_ap_ce;
reg    ap_block_pp0_stage0_11001_ignoreCallOp362;
reg   [30:0] ap_phi_mux_data_V_phi_fu_310_p6;
wire   [30:0] trunc_ln654_fu_540_p1;
reg   [30:0] ap_phi_reg_pp0_iter71_data_V_reg_306;
wire   [30:0] ap_phi_reg_pp0_iter0_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter1_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter2_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter3_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter4_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter5_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter6_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter7_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter8_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter9_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter10_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter11_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter12_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter13_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter14_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter15_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter16_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter17_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter18_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter19_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter20_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter21_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter22_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter23_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter24_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter25_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter26_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter27_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter28_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter29_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter30_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter31_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter32_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter33_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter34_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter35_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter36_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter37_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter38_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter39_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter40_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter41_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter42_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter43_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter44_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter45_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter46_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter47_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter48_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter49_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter50_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter51_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter52_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter53_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter54_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter55_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter56_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter57_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter58_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter59_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter60_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter61_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter62_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter63_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter64_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter65_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter66_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter67_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter68_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter69_data_V_reg_306;
reg   [30:0] ap_phi_reg_pp0_iter70_data_V_reg_306;
reg   [31:0] ap_phi_mux_ufunc_out_first_10_phi_fu_322_p22;
wire   [31:0] ap_phi_reg_pp0_iter0_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter1_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter2_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter3_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter4_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter5_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter6_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter7_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter8_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter9_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter10_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter11_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter12_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter13_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter14_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter15_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter16_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter17_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter18_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter19_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter20_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter21_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter22_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter23_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter24_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter25_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter26_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter27_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter28_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter29_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter30_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter31_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter32_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter33_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter34_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter35_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter36_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter37_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter38_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter39_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter40_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter41_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter42_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter43_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter44_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter45_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter46_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter47_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter48_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter49_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter50_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter51_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter52_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter53_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter54_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter55_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter56_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter57_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter58_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter59_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter60_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter61_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter62_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter63_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter64_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter65_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter66_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter67_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter68_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter69_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter70_ufunc_out_first_10_reg_319;
reg   [31:0] ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319;
wire   [31:0] out_first_6_fu_552_p1;
reg    grp_sin_or_cos_float_s_fu_357_ap_start_reg;
wire   [63:0] idxprom_fu_414_p1;
wire    ap_CS_fsm_state76;
wire    regslice_both_out1_s_V_data_V_U_apdone_blk;
wire    regslice_both_out2_s_V_data_V_U_apdone_blk;
reg    ap_block_state76;
reg   [31:0] out2_c_data_V_fu_176;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_383_p0;
reg   [31:0] grp_fu_383_p1;
wire   [31:0] grp_fu_388_p0;
wire   [30:0] p_Result_1_fu_477_p1;
wire   [31:0] zext_ln368_fu_481_p1;
wire   [22:0] tmp_3_fu_473_p1;
wire   [31:0] select_ln654_fu_531_p3;
wire   [31:0] bitcast_ln654_fu_536_p1;
wire   [31:0] p_Result_2_fu_545_p3;
reg   [1:0] grp_fu_370_opcode;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_370_ce;
reg    grp_fu_374_ce;
reg    grp_fu_379_ce;
reg    grp_fu_383_ce;
reg    grp_fu_388_ce;
reg    ap_predicate_op148_fcmp_state3;
reg    grp_fu_393_ce;
reg    grp_fu_398_ce;
reg    grp_fu_403_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_in1_s_V_data_V_U_apdone_blk;
wire   [31:0] in1_s_TDATA_int_regslice;
wire    in1_s_TVALID_int_regslice;
reg    in1_s_TREADY_int_regslice;
wire    regslice_both_in1_s_V_data_V_U_ack_in;
wire    regslice_both_in1_s_V_keep_V_U_apdone_blk;
wire   [3:0] in1_s_TKEEP_int_regslice;
wire    regslice_both_in1_s_V_keep_V_U_vld_out;
wire    regslice_both_in1_s_V_keep_V_U_ack_in;
wire    regslice_both_in1_s_V_strb_V_U_apdone_blk;
wire   [3:0] in1_s_TSTRB_int_regslice;
wire    regslice_both_in1_s_V_strb_V_U_vld_out;
wire    regslice_both_in1_s_V_strb_V_U_ack_in;
wire    regslice_both_in1_s_V_user_V_U_apdone_blk;
wire   [0:0] in1_s_TUSER_int_regslice;
wire    regslice_both_in1_s_V_user_V_U_vld_out;
wire    regslice_both_in1_s_V_user_V_U_ack_in;
wire    regslice_both_in1_s_V_last_V_U_apdone_blk;
wire   [0:0] in1_s_TLAST_int_regslice;
wire    regslice_both_in1_s_V_last_V_U_vld_out;
wire    regslice_both_in1_s_V_last_V_U_ack_in;
wire    regslice_both_in1_s_V_id_V_U_apdone_blk;
wire   [0:0] in1_s_TID_int_regslice;
wire    regslice_both_in1_s_V_id_V_U_vld_out;
wire    regslice_both_in1_s_V_id_V_U_ack_in;
wire    regslice_both_in1_s_V_dest_V_U_apdone_blk;
wire   [0:0] in1_s_TDEST_int_regslice;
wire    regslice_both_in1_s_V_dest_V_U_vld_out;
wire    regslice_both_in1_s_V_dest_V_U_ack_in;
wire    regslice_both_in2_s_V_data_V_U_apdone_blk;
wire   [31:0] in2_s_TDATA_int_regslice;
wire    in2_s_TVALID_int_regslice;
reg    in2_s_TREADY_int_regslice;
wire    regslice_both_in2_s_V_data_V_U_ack_in;
wire    regslice_both_in2_s_V_keep_V_U_apdone_blk;
wire   [3:0] in2_s_TKEEP_int_regslice;
wire    regslice_both_in2_s_V_keep_V_U_vld_out;
wire    regslice_both_in2_s_V_keep_V_U_ack_in;
wire    regslice_both_in2_s_V_strb_V_U_apdone_blk;
wire   [3:0] in2_s_TSTRB_int_regslice;
wire    regslice_both_in2_s_V_strb_V_U_vld_out;
wire    regslice_both_in2_s_V_strb_V_U_ack_in;
wire    regslice_both_in2_s_V_user_V_U_apdone_blk;
wire   [0:0] in2_s_TUSER_int_regslice;
wire    regslice_both_in2_s_V_user_V_U_vld_out;
wire    regslice_both_in2_s_V_user_V_U_ack_in;
wire    regslice_both_in2_s_V_last_V_U_apdone_blk;
wire   [0:0] in2_s_TLAST_int_regslice;
wire    regslice_both_in2_s_V_last_V_U_vld_out;
wire    regslice_both_in2_s_V_last_V_U_ack_in;
wire    regslice_both_in2_s_V_id_V_U_apdone_blk;
wire   [0:0] in2_s_TID_int_regslice;
wire    regslice_both_in2_s_V_id_V_U_vld_out;
wire    regslice_both_in2_s_V_id_V_U_ack_in;
wire    regslice_both_in2_s_V_dest_V_U_apdone_blk;
wire   [0:0] in2_s_TDEST_int_regslice;
wire    regslice_both_in2_s_V_dest_V_U_vld_out;
wire    regslice_both_in2_s_V_dest_V_U_ack_in;
wire   [31:0] out1_s_TDATA_int_regslice;
reg    out1_s_TVALID_int_regslice;
wire    out1_s_TREADY_int_regslice;
wire    regslice_both_out1_s_V_data_V_U_vld_out;
wire    regslice_both_out1_s_V_keep_V_U_apdone_blk;
wire    regslice_both_out1_s_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_keep_V_U_vld_out;
wire    regslice_both_out1_s_V_strb_V_U_apdone_blk;
wire    regslice_both_out1_s_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_strb_V_U_vld_out;
wire    regslice_both_out1_s_V_user_V_U_apdone_blk;
wire    regslice_both_out1_s_V_user_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_user_V_U_vld_out;
wire    regslice_both_out1_s_V_last_V_U_apdone_blk;
wire    regslice_both_out1_s_V_last_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_last_V_U_vld_out;
wire    regslice_both_out1_s_V_id_V_U_apdone_blk;
wire    regslice_both_out1_s_V_id_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_id_V_U_vld_out;
wire    regslice_both_out1_s_V_dest_V_U_apdone_blk;
wire    regslice_both_out1_s_V_dest_V_U_ack_in_dummy;
wire    regslice_both_out1_s_V_dest_V_U_vld_out;
reg    out2_s_TVALID_int_regslice;
wire    out2_s_TREADY_int_regslice;
wire    regslice_both_out2_s_V_data_V_U_vld_out;
wire    regslice_both_out2_s_V_keep_V_U_apdone_blk;
wire    regslice_both_out2_s_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_keep_V_U_vld_out;
wire    regslice_both_out2_s_V_strb_V_U_apdone_blk;
wire    regslice_both_out2_s_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_strb_V_U_vld_out;
wire    regslice_both_out2_s_V_user_V_U_apdone_blk;
wire    regslice_both_out2_s_V_user_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_user_V_U_vld_out;
wire    regslice_both_out2_s_V_last_V_U_apdone_blk;
wire    regslice_both_out2_s_V_last_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_last_V_U_vld_out;
wire    regslice_both_out2_s_V_id_V_U_apdone_blk;
wire    regslice_both_out2_s_V_id_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_id_V_U_vld_out;
wire    regslice_both_out2_s_V_dest_V_U_apdone_blk;
wire    regslice_both_out2_s_V_dest_V_U_ack_in_dummy;
wire    regslice_both_out2_s_V_dest_V_U_vld_out;
reg    ap_condition_2079;
reg    ap_condition_1780;
reg    ap_condition_1986;
reg    ap_condition_748;
reg    ap_condition_2307;
reg    ap_condition_846;
reg    ap_condition_109;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 in2 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_357_ap_start_reg = 1'b0;
end

ufunc_call_f4_is_binary #(
    .DataWidth( 1 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
is_binary_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(is_binary_address0),
    .ce0(is_binary_ce0),
    .q0(is_binary_q0)
);

ufunc_call_f4_returns_pair #(
    .DataWidth( 1 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
returns_pair_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(returns_pair_address0),
    .ce0(returns_pair_ce0),
    .q0(returns_pair_q0)
);

ufunc_call_f4_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .args(args),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

ufunc_call_f4_sinh_cosh_range_redux_cordic_float_s grp_sinh_cosh_range_redux_cordic_float_s_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .d(grp_sinh_cosh_range_redux_cordic_float_s_fu_346_d),
    .ap_return(grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_return),
    .ap_ce(grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_ce)
);

ufunc_call_f4_atan_generic_float_s grp_atan_generic_float_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .t_in(din_reg_711),
    .ap_return(grp_atan_generic_float_s_fu_352_ap_return),
    .ap_ce(grp_atan_generic_float_s_fu_352_ap_ce)
);

ufunc_call_f4_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_357_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_357_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_357_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_357_ap_ready),
    .ap_ce(grp_sin_or_cos_float_s_fu_357_ap_ce),
    .t_in(ufunc_in_first_reg_608_pp0_iter49_reg),
    .ap_return(grp_sin_or_cos_float_s_fu_357_ap_return)
);

ufunc_call_f4_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ufunc_in_first_reg_608),
    .din1(ufunc_in_second_fu_506_p1),
    .opcode(grp_fu_370_opcode),
    .ce(grp_fu_370_ce),
    .dout(grp_fu_370_p2)
);

ufunc_call_f4_fsub_32ns_32ns_32_5_full_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_0_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd1070141403),
    .din1(res_reg_670),
    .ce(grp_fu_374_ce),
    .dout(grp_fu_374_p2)
);

ufunc_call_f4_fmul_32ns_32ns_32_4_max_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_0_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ufunc_in_first_reg_608),
    .din1(ufunc_in_second_fu_506_p1),
    .ce(grp_fu_379_ce),
    .dout(grp_fu_379_p2)
);

ufunc_call_f4_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_383_p0),
    .din1(grp_fu_383_p1),
    .ce(grp_fu_383_ce),
    .dout(grp_fu_383_p2)
);

ufunc_call_f4_fcmp_32ns_32ns_1_2_no_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_0_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_388_p0),
    .din1(32'd1065353216),
    .ce(grp_fu_388_ce),
    .opcode(5'd1),
    .dout(grp_fu_388_p2)
);

ufunc_call_f4_fsqrt_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_16_no_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(ufunc_in_first_reg_608_pp0_iter53_reg),
    .ce(grp_fu_393_ce),
    .dout(grp_fu_393_p2)
);

ufunc_call_f4_flog_32ns_32ns_32_13_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flog_32ns_32ns_32_13_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(ufunc_in_first_reg_608_pp0_iter56_reg),
    .ce(grp_fu_398_ce),
    .dout(grp_fu_398_p2)
);

ufunc_call_f4_fexp_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_10_full_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(ufunc_in_first_reg_608_pp0_iter59_reg),
    .ce(grp_fu_403_ce),
    .dout(grp_fu_403_p2)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in1_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TDATA),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_data_V_U_ack_in),
    .data_out(in1_s_TDATA_int_regslice),
    .vld_out(in1_s_TVALID_int_regslice),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_data_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in1_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TKEEP),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_keep_V_U_ack_in),
    .data_out(in1_s_TKEEP_int_regslice),
    .vld_out(regslice_both_in1_s_V_keep_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_keep_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in1_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TSTRB),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_strb_V_U_ack_in),
    .data_out(in1_s_TSTRB_int_regslice),
    .vld_out(regslice_both_in1_s_V_strb_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_strb_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TUSER),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_user_V_U_ack_in),
    .data_out(in1_s_TUSER_int_regslice),
    .vld_out(regslice_both_in1_s_V_user_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_user_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TLAST),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_last_V_U_ack_in),
    .data_out(in1_s_TLAST_int_regslice),
    .vld_out(regslice_both_in1_s_V_last_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_last_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TID),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_id_V_U_ack_in),
    .data_out(in1_s_TID_int_regslice),
    .vld_out(regslice_both_in1_s_V_id_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_id_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TDEST),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_dest_V_U_ack_in),
    .data_out(in1_s_TDEST_int_regslice),
    .vld_out(regslice_both_in1_s_V_dest_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_dest_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in2_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TDATA),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_data_V_U_ack_in),
    .data_out(in2_s_TDATA_int_regslice),
    .vld_out(in2_s_TVALID_int_regslice),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_data_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in2_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TKEEP),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_keep_V_U_ack_in),
    .data_out(in2_s_TKEEP_int_regslice),
    .vld_out(regslice_both_in2_s_V_keep_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_keep_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in2_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TSTRB),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_strb_V_U_ack_in),
    .data_out(in2_s_TSTRB_int_regslice),
    .vld_out(regslice_both_in2_s_V_strb_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_strb_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TUSER),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_user_V_U_ack_in),
    .data_out(in2_s_TUSER_int_regslice),
    .vld_out(regslice_both_in2_s_V_user_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_user_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TLAST),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_last_V_U_ack_in),
    .data_out(in2_s_TLAST_int_regslice),
    .vld_out(regslice_both_in2_s_V_last_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_last_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TID),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_id_V_U_ack_in),
    .data_out(in2_s_TID_int_regslice),
    .vld_out(regslice_both_in2_s_V_id_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_id_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TDEST),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_dest_V_U_ack_in),
    .data_out(in2_s_TDEST_int_regslice),
    .vld_out(regslice_both_in2_s_V_dest_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_dest_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out1_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out1_s_TDATA_int_regslice),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(out1_s_TREADY_int_regslice),
    .data_out(out1_s_TDATA),
    .vld_out(regslice_both_out1_s_V_data_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_data_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out1_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ref_tmp_keep_reg_596_pp0_iter70_reg),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_keep_V_U_ack_in_dummy),
    .data_out(out1_s_TKEEP),
    .vld_out(regslice_both_out1_s_V_keep_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_keep_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out1_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_strb_V_U_ack_in_dummy),
    .data_out(out1_s_TSTRB),
    .vld_out(regslice_both_out1_s_V_strb_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_strb_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out1_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_user_V_U_ack_in_dummy),
    .data_out(out1_s_TUSER),
    .vld_out(regslice_both_out1_s_V_user_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_user_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out1_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_c_last_V_reg_602_pp0_iter70_reg),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_last_V_U_ack_in_dummy),
    .data_out(out1_s_TLAST),
    .vld_out(regslice_both_out1_s_V_last_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_last_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out1_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_id_V_U_ack_in_dummy),
    .data_out(out1_s_TID),
    .vld_out(regslice_both_out1_s_V_id_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_id_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out1_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out1_s_TVALID_int_regslice),
    .ack_in(regslice_both_out1_s_V_dest_V_U_ack_in_dummy),
    .data_out(out1_s_TDEST),
    .vld_out(regslice_both_out1_s_V_dest_V_U_vld_out),
    .ack_out(out1_s_TREADY),
    .apdone_blk(regslice_both_out1_s_V_dest_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out2_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out2_c_data_V_fu_176),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(out2_s_TREADY_int_regslice),
    .data_out(out2_s_TDATA),
    .vld_out(regslice_both_out2_s_V_data_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_data_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out2_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ref_tmp_keep_reg_596),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_keep_V_U_ack_in_dummy),
    .data_out(out2_s_TKEEP),
    .vld_out(regslice_both_out2_s_V_keep_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_keep_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out2_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_strb_V_U_ack_in_dummy),
    .data_out(out2_s_TSTRB),
    .vld_out(regslice_both_out2_s_V_strb_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_strb_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out2_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_user_V_U_ack_in_dummy),
    .data_out(out2_s_TUSER),
    .vld_out(regslice_both_out2_s_V_user_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_user_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out2_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_c_last_V_reg_602),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_last_V_U_ack_in_dummy),
    .data_out(out2_s_TLAST),
    .vld_out(regslice_both_out2_s_V_last_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_last_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out2_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_id_V_U_ack_in_dummy),
    .data_out(out2_s_TID),
    .vld_out(regslice_both_out2_s_V_id_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_id_V_U_apdone_blk)
);

ufunc_call_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out2_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(out2_s_TVALID_int_regslice),
    .ack_in(regslice_both_out2_s_V_dest_V_U_ack_in_dummy),
    .data_out(out2_s_TDEST),
    .vld_out(regslice_both_out2_s_V_dest_V_U_vld_out),
    .ack_out(out2_s_TREADY),
    .apdone_blk(regslice_both_out2_s_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter72 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd9) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
            grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_357_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        if ((args_read_reg_574 == 8'd8)) begin
            ap_phi_reg_pp0_iter18_ufunc_out_first_10_reg_319 <= z_reg_716;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter18_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter17_ufunc_out_first_10_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1780)) begin
        if ((1'b1 == ap_condition_2079)) begin
            ap_phi_reg_pp0_iter1_ufunc_out_first_10_reg_319 <= ufunc_in_first_fu_441_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter0_ufunc_out_first_10_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_748)) begin
        if ((1'b1 == ap_condition_1986)) begin
            ap_phi_reg_pp0_iter2_data_V_reg_306 <= 31'd1061752795;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_data_V_reg_306 <= ap_phi_reg_pp0_iter1_data_V_reg_306;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((args_read_reg_574 == 8'd2)) begin
            ap_phi_reg_pp0_iter6_ufunc_out_first_10_reg_319 <= out_first_3_reg_706;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter5_ufunc_out_first_10_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter70 == 1'b1))) begin
        if (((icmp_ln824_reg_638_pp0_iter69_reg == 1'd1) & (args_read_reg_574 == 8'd11))) begin
            ap_phi_reg_pp0_iter71_data_V_reg_306 <= select_ln639_fu_518_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter71_data_V_reg_306 <= ap_phi_reg_pp0_iter70_data_V_reg_306;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter70 == 1'b1))) begin
        if ((args_read_reg_574 == 8'd5)) begin
            ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319 <= out_first_8_reg_691;
        end else if ((args_read_reg_574 == 8'd9)) begin
            ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319 <= out_first_4_reg_686;
        end else if ((args_read_reg_574 == 8'd10)) begin
            ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319 <= out_first_5_reg_681;
        end else if ((args_read_reg_574 == 8'd4)) begin
            ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319 <= out_first_7_reg_676;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter70_ufunc_out_first_10_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_ufunc_out_first_10_reg_319 <= reg_408;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter6_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out2_c_data_V_fu_176 <= in2;
    end else if (((is_binary_load_reg_588 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out2_c_data_V_fu_176 <= in2_s_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        absx_reg_631[30 : 0] <= absx_fu_485_p1[30 : 0];
        icmp_ln824_reg_638 <= icmp_ln824_fu_490_p2;
        p_Result_s_reg_621 <= in1_s_TDATA_int_regslice[32'd31];
        tmp_reg_626 <= {{in1_s_TDATA_int_regslice[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        absx_reg_631_pp0_iter10_reg[30 : 0] <= absx_reg_631_pp0_iter9_reg[30 : 0];
        absx_reg_631_pp0_iter11_reg[30 : 0] <= absx_reg_631_pp0_iter10_reg[30 : 0];
        absx_reg_631_pp0_iter12_reg[30 : 0] <= absx_reg_631_pp0_iter11_reg[30 : 0];
        absx_reg_631_pp0_iter13_reg[30 : 0] <= absx_reg_631_pp0_iter12_reg[30 : 0];
        absx_reg_631_pp0_iter14_reg[30 : 0] <= absx_reg_631_pp0_iter13_reg[30 : 0];
        absx_reg_631_pp0_iter15_reg[30 : 0] <= absx_reg_631_pp0_iter14_reg[30 : 0];
        absx_reg_631_pp0_iter2_reg[30 : 0] <= absx_reg_631_pp0_iter1_reg[30 : 0];
        absx_reg_631_pp0_iter3_reg[30 : 0] <= absx_reg_631_pp0_iter2_reg[30 : 0];
        absx_reg_631_pp0_iter4_reg[30 : 0] <= absx_reg_631_pp0_iter3_reg[30 : 0];
        absx_reg_631_pp0_iter5_reg[30 : 0] <= absx_reg_631_pp0_iter4_reg[30 : 0];
        absx_reg_631_pp0_iter6_reg[30 : 0] <= absx_reg_631_pp0_iter5_reg[30 : 0];
        absx_reg_631_pp0_iter7_reg[30 : 0] <= absx_reg_631_pp0_iter6_reg[30 : 0];
        absx_reg_631_pp0_iter8_reg[30 : 0] <= absx_reg_631_pp0_iter7_reg[30 : 0];
        absx_reg_631_pp0_iter9_reg[30 : 0] <= absx_reg_631_pp0_iter8_reg[30 : 0];
        icmp_ln824_1_reg_642_pp0_iter10_reg <= icmp_ln824_1_reg_642_pp0_iter9_reg;
        icmp_ln824_1_reg_642_pp0_iter11_reg <= icmp_ln824_1_reg_642_pp0_iter10_reg;
        icmp_ln824_1_reg_642_pp0_iter12_reg <= icmp_ln824_1_reg_642_pp0_iter11_reg;
        icmp_ln824_1_reg_642_pp0_iter13_reg <= icmp_ln824_1_reg_642_pp0_iter12_reg;
        icmp_ln824_1_reg_642_pp0_iter14_reg <= icmp_ln824_1_reg_642_pp0_iter13_reg;
        icmp_ln824_1_reg_642_pp0_iter15_reg <= icmp_ln824_1_reg_642_pp0_iter14_reg;
        icmp_ln824_1_reg_642_pp0_iter16_reg <= icmp_ln824_1_reg_642_pp0_iter15_reg;
        icmp_ln824_1_reg_642_pp0_iter17_reg <= icmp_ln824_1_reg_642_pp0_iter16_reg;
        icmp_ln824_1_reg_642_pp0_iter18_reg <= icmp_ln824_1_reg_642_pp0_iter17_reg;
        icmp_ln824_1_reg_642_pp0_iter19_reg <= icmp_ln824_1_reg_642_pp0_iter18_reg;
        icmp_ln824_1_reg_642_pp0_iter20_reg <= icmp_ln824_1_reg_642_pp0_iter19_reg;
        icmp_ln824_1_reg_642_pp0_iter21_reg <= icmp_ln824_1_reg_642_pp0_iter20_reg;
        icmp_ln824_1_reg_642_pp0_iter22_reg <= icmp_ln824_1_reg_642_pp0_iter21_reg;
        icmp_ln824_1_reg_642_pp0_iter23_reg <= icmp_ln824_1_reg_642_pp0_iter22_reg;
        icmp_ln824_1_reg_642_pp0_iter24_reg <= icmp_ln824_1_reg_642_pp0_iter23_reg;
        icmp_ln824_1_reg_642_pp0_iter25_reg <= icmp_ln824_1_reg_642_pp0_iter24_reg;
        icmp_ln824_1_reg_642_pp0_iter26_reg <= icmp_ln824_1_reg_642_pp0_iter25_reg;
        icmp_ln824_1_reg_642_pp0_iter27_reg <= icmp_ln824_1_reg_642_pp0_iter26_reg;
        icmp_ln824_1_reg_642_pp0_iter28_reg <= icmp_ln824_1_reg_642_pp0_iter27_reg;
        icmp_ln824_1_reg_642_pp0_iter29_reg <= icmp_ln824_1_reg_642_pp0_iter28_reg;
        icmp_ln824_1_reg_642_pp0_iter2_reg <= icmp_ln824_1_reg_642_pp0_iter1_reg;
        icmp_ln824_1_reg_642_pp0_iter30_reg <= icmp_ln824_1_reg_642_pp0_iter29_reg;
        icmp_ln824_1_reg_642_pp0_iter31_reg <= icmp_ln824_1_reg_642_pp0_iter30_reg;
        icmp_ln824_1_reg_642_pp0_iter32_reg <= icmp_ln824_1_reg_642_pp0_iter31_reg;
        icmp_ln824_1_reg_642_pp0_iter33_reg <= icmp_ln824_1_reg_642_pp0_iter32_reg;
        icmp_ln824_1_reg_642_pp0_iter34_reg <= icmp_ln824_1_reg_642_pp0_iter33_reg;
        icmp_ln824_1_reg_642_pp0_iter35_reg <= icmp_ln824_1_reg_642_pp0_iter34_reg;
        icmp_ln824_1_reg_642_pp0_iter36_reg <= icmp_ln824_1_reg_642_pp0_iter35_reg;
        icmp_ln824_1_reg_642_pp0_iter37_reg <= icmp_ln824_1_reg_642_pp0_iter36_reg;
        icmp_ln824_1_reg_642_pp0_iter38_reg <= icmp_ln824_1_reg_642_pp0_iter37_reg;
        icmp_ln824_1_reg_642_pp0_iter39_reg <= icmp_ln824_1_reg_642_pp0_iter38_reg;
        icmp_ln824_1_reg_642_pp0_iter3_reg <= icmp_ln824_1_reg_642_pp0_iter2_reg;
        icmp_ln824_1_reg_642_pp0_iter40_reg <= icmp_ln824_1_reg_642_pp0_iter39_reg;
        icmp_ln824_1_reg_642_pp0_iter41_reg <= icmp_ln824_1_reg_642_pp0_iter40_reg;
        icmp_ln824_1_reg_642_pp0_iter42_reg <= icmp_ln824_1_reg_642_pp0_iter41_reg;
        icmp_ln824_1_reg_642_pp0_iter43_reg <= icmp_ln824_1_reg_642_pp0_iter42_reg;
        icmp_ln824_1_reg_642_pp0_iter44_reg <= icmp_ln824_1_reg_642_pp0_iter43_reg;
        icmp_ln824_1_reg_642_pp0_iter45_reg <= icmp_ln824_1_reg_642_pp0_iter44_reg;
        icmp_ln824_1_reg_642_pp0_iter46_reg <= icmp_ln824_1_reg_642_pp0_iter45_reg;
        icmp_ln824_1_reg_642_pp0_iter47_reg <= icmp_ln824_1_reg_642_pp0_iter46_reg;
        icmp_ln824_1_reg_642_pp0_iter48_reg <= icmp_ln824_1_reg_642_pp0_iter47_reg;
        icmp_ln824_1_reg_642_pp0_iter49_reg <= icmp_ln824_1_reg_642_pp0_iter48_reg;
        icmp_ln824_1_reg_642_pp0_iter4_reg <= icmp_ln824_1_reg_642_pp0_iter3_reg;
        icmp_ln824_1_reg_642_pp0_iter50_reg <= icmp_ln824_1_reg_642_pp0_iter49_reg;
        icmp_ln824_1_reg_642_pp0_iter51_reg <= icmp_ln824_1_reg_642_pp0_iter50_reg;
        icmp_ln824_1_reg_642_pp0_iter52_reg <= icmp_ln824_1_reg_642_pp0_iter51_reg;
        icmp_ln824_1_reg_642_pp0_iter53_reg <= icmp_ln824_1_reg_642_pp0_iter52_reg;
        icmp_ln824_1_reg_642_pp0_iter54_reg <= icmp_ln824_1_reg_642_pp0_iter53_reg;
        icmp_ln824_1_reg_642_pp0_iter55_reg <= icmp_ln824_1_reg_642_pp0_iter54_reg;
        icmp_ln824_1_reg_642_pp0_iter56_reg <= icmp_ln824_1_reg_642_pp0_iter55_reg;
        icmp_ln824_1_reg_642_pp0_iter57_reg <= icmp_ln824_1_reg_642_pp0_iter56_reg;
        icmp_ln824_1_reg_642_pp0_iter58_reg <= icmp_ln824_1_reg_642_pp0_iter57_reg;
        icmp_ln824_1_reg_642_pp0_iter59_reg <= icmp_ln824_1_reg_642_pp0_iter58_reg;
        icmp_ln824_1_reg_642_pp0_iter5_reg <= icmp_ln824_1_reg_642_pp0_iter4_reg;
        icmp_ln824_1_reg_642_pp0_iter60_reg <= icmp_ln824_1_reg_642_pp0_iter59_reg;
        icmp_ln824_1_reg_642_pp0_iter61_reg <= icmp_ln824_1_reg_642_pp0_iter60_reg;
        icmp_ln824_1_reg_642_pp0_iter62_reg <= icmp_ln824_1_reg_642_pp0_iter61_reg;
        icmp_ln824_1_reg_642_pp0_iter63_reg <= icmp_ln824_1_reg_642_pp0_iter62_reg;
        icmp_ln824_1_reg_642_pp0_iter64_reg <= icmp_ln824_1_reg_642_pp0_iter63_reg;
        icmp_ln824_1_reg_642_pp0_iter65_reg <= icmp_ln824_1_reg_642_pp0_iter64_reg;
        icmp_ln824_1_reg_642_pp0_iter66_reg <= icmp_ln824_1_reg_642_pp0_iter65_reg;
        icmp_ln824_1_reg_642_pp0_iter67_reg <= icmp_ln824_1_reg_642_pp0_iter66_reg;
        icmp_ln824_1_reg_642_pp0_iter68_reg <= icmp_ln824_1_reg_642_pp0_iter67_reg;
        icmp_ln824_1_reg_642_pp0_iter69_reg <= icmp_ln824_1_reg_642_pp0_iter68_reg;
        icmp_ln824_1_reg_642_pp0_iter6_reg <= icmp_ln824_1_reg_642_pp0_iter5_reg;
        icmp_ln824_1_reg_642_pp0_iter7_reg <= icmp_ln824_1_reg_642_pp0_iter6_reg;
        icmp_ln824_1_reg_642_pp0_iter8_reg <= icmp_ln824_1_reg_642_pp0_iter7_reg;
        icmp_ln824_1_reg_642_pp0_iter9_reg <= icmp_ln824_1_reg_642_pp0_iter8_reg;
        icmp_ln824_reg_638_pp0_iter10_reg <= icmp_ln824_reg_638_pp0_iter9_reg;
        icmp_ln824_reg_638_pp0_iter11_reg <= icmp_ln824_reg_638_pp0_iter10_reg;
        icmp_ln824_reg_638_pp0_iter12_reg <= icmp_ln824_reg_638_pp0_iter11_reg;
        icmp_ln824_reg_638_pp0_iter13_reg <= icmp_ln824_reg_638_pp0_iter12_reg;
        icmp_ln824_reg_638_pp0_iter14_reg <= icmp_ln824_reg_638_pp0_iter13_reg;
        icmp_ln824_reg_638_pp0_iter15_reg <= icmp_ln824_reg_638_pp0_iter14_reg;
        icmp_ln824_reg_638_pp0_iter16_reg <= icmp_ln824_reg_638_pp0_iter15_reg;
        icmp_ln824_reg_638_pp0_iter17_reg <= icmp_ln824_reg_638_pp0_iter16_reg;
        icmp_ln824_reg_638_pp0_iter18_reg <= icmp_ln824_reg_638_pp0_iter17_reg;
        icmp_ln824_reg_638_pp0_iter19_reg <= icmp_ln824_reg_638_pp0_iter18_reg;
        icmp_ln824_reg_638_pp0_iter20_reg <= icmp_ln824_reg_638_pp0_iter19_reg;
        icmp_ln824_reg_638_pp0_iter21_reg <= icmp_ln824_reg_638_pp0_iter20_reg;
        icmp_ln824_reg_638_pp0_iter22_reg <= icmp_ln824_reg_638_pp0_iter21_reg;
        icmp_ln824_reg_638_pp0_iter23_reg <= icmp_ln824_reg_638_pp0_iter22_reg;
        icmp_ln824_reg_638_pp0_iter24_reg <= icmp_ln824_reg_638_pp0_iter23_reg;
        icmp_ln824_reg_638_pp0_iter25_reg <= icmp_ln824_reg_638_pp0_iter24_reg;
        icmp_ln824_reg_638_pp0_iter26_reg <= icmp_ln824_reg_638_pp0_iter25_reg;
        icmp_ln824_reg_638_pp0_iter27_reg <= icmp_ln824_reg_638_pp0_iter26_reg;
        icmp_ln824_reg_638_pp0_iter28_reg <= icmp_ln824_reg_638_pp0_iter27_reg;
        icmp_ln824_reg_638_pp0_iter29_reg <= icmp_ln824_reg_638_pp0_iter28_reg;
        icmp_ln824_reg_638_pp0_iter2_reg <= icmp_ln824_reg_638_pp0_iter1_reg;
        icmp_ln824_reg_638_pp0_iter30_reg <= icmp_ln824_reg_638_pp0_iter29_reg;
        icmp_ln824_reg_638_pp0_iter31_reg <= icmp_ln824_reg_638_pp0_iter30_reg;
        icmp_ln824_reg_638_pp0_iter32_reg <= icmp_ln824_reg_638_pp0_iter31_reg;
        icmp_ln824_reg_638_pp0_iter33_reg <= icmp_ln824_reg_638_pp0_iter32_reg;
        icmp_ln824_reg_638_pp0_iter34_reg <= icmp_ln824_reg_638_pp0_iter33_reg;
        icmp_ln824_reg_638_pp0_iter35_reg <= icmp_ln824_reg_638_pp0_iter34_reg;
        icmp_ln824_reg_638_pp0_iter36_reg <= icmp_ln824_reg_638_pp0_iter35_reg;
        icmp_ln824_reg_638_pp0_iter37_reg <= icmp_ln824_reg_638_pp0_iter36_reg;
        icmp_ln824_reg_638_pp0_iter38_reg <= icmp_ln824_reg_638_pp0_iter37_reg;
        icmp_ln824_reg_638_pp0_iter39_reg <= icmp_ln824_reg_638_pp0_iter38_reg;
        icmp_ln824_reg_638_pp0_iter3_reg <= icmp_ln824_reg_638_pp0_iter2_reg;
        icmp_ln824_reg_638_pp0_iter40_reg <= icmp_ln824_reg_638_pp0_iter39_reg;
        icmp_ln824_reg_638_pp0_iter41_reg <= icmp_ln824_reg_638_pp0_iter40_reg;
        icmp_ln824_reg_638_pp0_iter42_reg <= icmp_ln824_reg_638_pp0_iter41_reg;
        icmp_ln824_reg_638_pp0_iter43_reg <= icmp_ln824_reg_638_pp0_iter42_reg;
        icmp_ln824_reg_638_pp0_iter44_reg <= icmp_ln824_reg_638_pp0_iter43_reg;
        icmp_ln824_reg_638_pp0_iter45_reg <= icmp_ln824_reg_638_pp0_iter44_reg;
        icmp_ln824_reg_638_pp0_iter46_reg <= icmp_ln824_reg_638_pp0_iter45_reg;
        icmp_ln824_reg_638_pp0_iter47_reg <= icmp_ln824_reg_638_pp0_iter46_reg;
        icmp_ln824_reg_638_pp0_iter48_reg <= icmp_ln824_reg_638_pp0_iter47_reg;
        icmp_ln824_reg_638_pp0_iter49_reg <= icmp_ln824_reg_638_pp0_iter48_reg;
        icmp_ln824_reg_638_pp0_iter4_reg <= icmp_ln824_reg_638_pp0_iter3_reg;
        icmp_ln824_reg_638_pp0_iter50_reg <= icmp_ln824_reg_638_pp0_iter49_reg;
        icmp_ln824_reg_638_pp0_iter51_reg <= icmp_ln824_reg_638_pp0_iter50_reg;
        icmp_ln824_reg_638_pp0_iter52_reg <= icmp_ln824_reg_638_pp0_iter51_reg;
        icmp_ln824_reg_638_pp0_iter53_reg <= icmp_ln824_reg_638_pp0_iter52_reg;
        icmp_ln824_reg_638_pp0_iter54_reg <= icmp_ln824_reg_638_pp0_iter53_reg;
        icmp_ln824_reg_638_pp0_iter55_reg <= icmp_ln824_reg_638_pp0_iter54_reg;
        icmp_ln824_reg_638_pp0_iter56_reg <= icmp_ln824_reg_638_pp0_iter55_reg;
        icmp_ln824_reg_638_pp0_iter57_reg <= icmp_ln824_reg_638_pp0_iter56_reg;
        icmp_ln824_reg_638_pp0_iter58_reg <= icmp_ln824_reg_638_pp0_iter57_reg;
        icmp_ln824_reg_638_pp0_iter59_reg <= icmp_ln824_reg_638_pp0_iter58_reg;
        icmp_ln824_reg_638_pp0_iter5_reg <= icmp_ln824_reg_638_pp0_iter4_reg;
        icmp_ln824_reg_638_pp0_iter60_reg <= icmp_ln824_reg_638_pp0_iter59_reg;
        icmp_ln824_reg_638_pp0_iter61_reg <= icmp_ln824_reg_638_pp0_iter60_reg;
        icmp_ln824_reg_638_pp0_iter62_reg <= icmp_ln824_reg_638_pp0_iter61_reg;
        icmp_ln824_reg_638_pp0_iter63_reg <= icmp_ln824_reg_638_pp0_iter62_reg;
        icmp_ln824_reg_638_pp0_iter64_reg <= icmp_ln824_reg_638_pp0_iter63_reg;
        icmp_ln824_reg_638_pp0_iter65_reg <= icmp_ln824_reg_638_pp0_iter64_reg;
        icmp_ln824_reg_638_pp0_iter66_reg <= icmp_ln824_reg_638_pp0_iter65_reg;
        icmp_ln824_reg_638_pp0_iter67_reg <= icmp_ln824_reg_638_pp0_iter66_reg;
        icmp_ln824_reg_638_pp0_iter68_reg <= icmp_ln824_reg_638_pp0_iter67_reg;
        icmp_ln824_reg_638_pp0_iter69_reg <= icmp_ln824_reg_638_pp0_iter68_reg;
        icmp_ln824_reg_638_pp0_iter6_reg <= icmp_ln824_reg_638_pp0_iter5_reg;
        icmp_ln824_reg_638_pp0_iter70_reg <= icmp_ln824_reg_638_pp0_iter69_reg;
        icmp_ln824_reg_638_pp0_iter7_reg <= icmp_ln824_reg_638_pp0_iter6_reg;
        icmp_ln824_reg_638_pp0_iter8_reg <= icmp_ln824_reg_638_pp0_iter7_reg;
        icmp_ln824_reg_638_pp0_iter9_reg <= icmp_ln824_reg_638_pp0_iter8_reg;
        in1_c_last_V_reg_602_pp0_iter10_reg <= in1_c_last_V_reg_602_pp0_iter9_reg;
        in1_c_last_V_reg_602_pp0_iter11_reg <= in1_c_last_V_reg_602_pp0_iter10_reg;
        in1_c_last_V_reg_602_pp0_iter12_reg <= in1_c_last_V_reg_602_pp0_iter11_reg;
        in1_c_last_V_reg_602_pp0_iter13_reg <= in1_c_last_V_reg_602_pp0_iter12_reg;
        in1_c_last_V_reg_602_pp0_iter14_reg <= in1_c_last_V_reg_602_pp0_iter13_reg;
        in1_c_last_V_reg_602_pp0_iter15_reg <= in1_c_last_V_reg_602_pp0_iter14_reg;
        in1_c_last_V_reg_602_pp0_iter16_reg <= in1_c_last_V_reg_602_pp0_iter15_reg;
        in1_c_last_V_reg_602_pp0_iter17_reg <= in1_c_last_V_reg_602_pp0_iter16_reg;
        in1_c_last_V_reg_602_pp0_iter18_reg <= in1_c_last_V_reg_602_pp0_iter17_reg;
        in1_c_last_V_reg_602_pp0_iter19_reg <= in1_c_last_V_reg_602_pp0_iter18_reg;
        in1_c_last_V_reg_602_pp0_iter20_reg <= in1_c_last_V_reg_602_pp0_iter19_reg;
        in1_c_last_V_reg_602_pp0_iter21_reg <= in1_c_last_V_reg_602_pp0_iter20_reg;
        in1_c_last_V_reg_602_pp0_iter22_reg <= in1_c_last_V_reg_602_pp0_iter21_reg;
        in1_c_last_V_reg_602_pp0_iter23_reg <= in1_c_last_V_reg_602_pp0_iter22_reg;
        in1_c_last_V_reg_602_pp0_iter24_reg <= in1_c_last_V_reg_602_pp0_iter23_reg;
        in1_c_last_V_reg_602_pp0_iter25_reg <= in1_c_last_V_reg_602_pp0_iter24_reg;
        in1_c_last_V_reg_602_pp0_iter26_reg <= in1_c_last_V_reg_602_pp0_iter25_reg;
        in1_c_last_V_reg_602_pp0_iter27_reg <= in1_c_last_V_reg_602_pp0_iter26_reg;
        in1_c_last_V_reg_602_pp0_iter28_reg <= in1_c_last_V_reg_602_pp0_iter27_reg;
        in1_c_last_V_reg_602_pp0_iter29_reg <= in1_c_last_V_reg_602_pp0_iter28_reg;
        in1_c_last_V_reg_602_pp0_iter2_reg <= in1_c_last_V_reg_602_pp0_iter1_reg;
        in1_c_last_V_reg_602_pp0_iter30_reg <= in1_c_last_V_reg_602_pp0_iter29_reg;
        in1_c_last_V_reg_602_pp0_iter31_reg <= in1_c_last_V_reg_602_pp0_iter30_reg;
        in1_c_last_V_reg_602_pp0_iter32_reg <= in1_c_last_V_reg_602_pp0_iter31_reg;
        in1_c_last_V_reg_602_pp0_iter33_reg <= in1_c_last_V_reg_602_pp0_iter32_reg;
        in1_c_last_V_reg_602_pp0_iter34_reg <= in1_c_last_V_reg_602_pp0_iter33_reg;
        in1_c_last_V_reg_602_pp0_iter35_reg <= in1_c_last_V_reg_602_pp0_iter34_reg;
        in1_c_last_V_reg_602_pp0_iter36_reg <= in1_c_last_V_reg_602_pp0_iter35_reg;
        in1_c_last_V_reg_602_pp0_iter37_reg <= in1_c_last_V_reg_602_pp0_iter36_reg;
        in1_c_last_V_reg_602_pp0_iter38_reg <= in1_c_last_V_reg_602_pp0_iter37_reg;
        in1_c_last_V_reg_602_pp0_iter39_reg <= in1_c_last_V_reg_602_pp0_iter38_reg;
        in1_c_last_V_reg_602_pp0_iter3_reg <= in1_c_last_V_reg_602_pp0_iter2_reg;
        in1_c_last_V_reg_602_pp0_iter40_reg <= in1_c_last_V_reg_602_pp0_iter39_reg;
        in1_c_last_V_reg_602_pp0_iter41_reg <= in1_c_last_V_reg_602_pp0_iter40_reg;
        in1_c_last_V_reg_602_pp0_iter42_reg <= in1_c_last_V_reg_602_pp0_iter41_reg;
        in1_c_last_V_reg_602_pp0_iter43_reg <= in1_c_last_V_reg_602_pp0_iter42_reg;
        in1_c_last_V_reg_602_pp0_iter44_reg <= in1_c_last_V_reg_602_pp0_iter43_reg;
        in1_c_last_V_reg_602_pp0_iter45_reg <= in1_c_last_V_reg_602_pp0_iter44_reg;
        in1_c_last_V_reg_602_pp0_iter46_reg <= in1_c_last_V_reg_602_pp0_iter45_reg;
        in1_c_last_V_reg_602_pp0_iter47_reg <= in1_c_last_V_reg_602_pp0_iter46_reg;
        in1_c_last_V_reg_602_pp0_iter48_reg <= in1_c_last_V_reg_602_pp0_iter47_reg;
        in1_c_last_V_reg_602_pp0_iter49_reg <= in1_c_last_V_reg_602_pp0_iter48_reg;
        in1_c_last_V_reg_602_pp0_iter4_reg <= in1_c_last_V_reg_602_pp0_iter3_reg;
        in1_c_last_V_reg_602_pp0_iter50_reg <= in1_c_last_V_reg_602_pp0_iter49_reg;
        in1_c_last_V_reg_602_pp0_iter51_reg <= in1_c_last_V_reg_602_pp0_iter50_reg;
        in1_c_last_V_reg_602_pp0_iter52_reg <= in1_c_last_V_reg_602_pp0_iter51_reg;
        in1_c_last_V_reg_602_pp0_iter53_reg <= in1_c_last_V_reg_602_pp0_iter52_reg;
        in1_c_last_V_reg_602_pp0_iter54_reg <= in1_c_last_V_reg_602_pp0_iter53_reg;
        in1_c_last_V_reg_602_pp0_iter55_reg <= in1_c_last_V_reg_602_pp0_iter54_reg;
        in1_c_last_V_reg_602_pp0_iter56_reg <= in1_c_last_V_reg_602_pp0_iter55_reg;
        in1_c_last_V_reg_602_pp0_iter57_reg <= in1_c_last_V_reg_602_pp0_iter56_reg;
        in1_c_last_V_reg_602_pp0_iter58_reg <= in1_c_last_V_reg_602_pp0_iter57_reg;
        in1_c_last_V_reg_602_pp0_iter59_reg <= in1_c_last_V_reg_602_pp0_iter58_reg;
        in1_c_last_V_reg_602_pp0_iter5_reg <= in1_c_last_V_reg_602_pp0_iter4_reg;
        in1_c_last_V_reg_602_pp0_iter60_reg <= in1_c_last_V_reg_602_pp0_iter59_reg;
        in1_c_last_V_reg_602_pp0_iter61_reg <= in1_c_last_V_reg_602_pp0_iter60_reg;
        in1_c_last_V_reg_602_pp0_iter62_reg <= in1_c_last_V_reg_602_pp0_iter61_reg;
        in1_c_last_V_reg_602_pp0_iter63_reg <= in1_c_last_V_reg_602_pp0_iter62_reg;
        in1_c_last_V_reg_602_pp0_iter64_reg <= in1_c_last_V_reg_602_pp0_iter63_reg;
        in1_c_last_V_reg_602_pp0_iter65_reg <= in1_c_last_V_reg_602_pp0_iter64_reg;
        in1_c_last_V_reg_602_pp0_iter66_reg <= in1_c_last_V_reg_602_pp0_iter65_reg;
        in1_c_last_V_reg_602_pp0_iter67_reg <= in1_c_last_V_reg_602_pp0_iter66_reg;
        in1_c_last_V_reg_602_pp0_iter68_reg <= in1_c_last_V_reg_602_pp0_iter67_reg;
        in1_c_last_V_reg_602_pp0_iter69_reg <= in1_c_last_V_reg_602_pp0_iter68_reg;
        in1_c_last_V_reg_602_pp0_iter6_reg <= in1_c_last_V_reg_602_pp0_iter5_reg;
        in1_c_last_V_reg_602_pp0_iter70_reg <= in1_c_last_V_reg_602_pp0_iter69_reg;
        in1_c_last_V_reg_602_pp0_iter7_reg <= in1_c_last_V_reg_602_pp0_iter6_reg;
        in1_c_last_V_reg_602_pp0_iter8_reg <= in1_c_last_V_reg_602_pp0_iter7_reg;
        in1_c_last_V_reg_602_pp0_iter9_reg <= in1_c_last_V_reg_602_pp0_iter8_reg;
        octant1_reg_664_pp0_iter10_reg <= octant1_reg_664_pp0_iter9_reg;
        octant1_reg_664_pp0_iter11_reg <= octant1_reg_664_pp0_iter10_reg;
        octant1_reg_664_pp0_iter12_reg <= octant1_reg_664_pp0_iter11_reg;
        octant1_reg_664_pp0_iter13_reg <= octant1_reg_664_pp0_iter12_reg;
        octant1_reg_664_pp0_iter14_reg <= octant1_reg_664_pp0_iter13_reg;
        octant1_reg_664_pp0_iter15_reg <= octant1_reg_664_pp0_iter14_reg;
        octant1_reg_664_pp0_iter16_reg <= octant1_reg_664_pp0_iter15_reg;
        octant1_reg_664_pp0_iter17_reg <= octant1_reg_664_pp0_iter16_reg;
        octant1_reg_664_pp0_iter18_reg <= octant1_reg_664_pp0_iter17_reg;
        octant1_reg_664_pp0_iter19_reg <= octant1_reg_664_pp0_iter18_reg;
        octant1_reg_664_pp0_iter20_reg <= octant1_reg_664_pp0_iter19_reg;
        octant1_reg_664_pp0_iter21_reg <= octant1_reg_664_pp0_iter20_reg;
        octant1_reg_664_pp0_iter22_reg <= octant1_reg_664_pp0_iter21_reg;
        octant1_reg_664_pp0_iter23_reg <= octant1_reg_664_pp0_iter22_reg;
        octant1_reg_664_pp0_iter24_reg <= octant1_reg_664_pp0_iter23_reg;
        octant1_reg_664_pp0_iter25_reg <= octant1_reg_664_pp0_iter24_reg;
        octant1_reg_664_pp0_iter26_reg <= octant1_reg_664_pp0_iter25_reg;
        octant1_reg_664_pp0_iter27_reg <= octant1_reg_664_pp0_iter26_reg;
        octant1_reg_664_pp0_iter28_reg <= octant1_reg_664_pp0_iter27_reg;
        octant1_reg_664_pp0_iter29_reg <= octant1_reg_664_pp0_iter28_reg;
        octant1_reg_664_pp0_iter2_reg <= octant1_reg_664;
        octant1_reg_664_pp0_iter30_reg <= octant1_reg_664_pp0_iter29_reg;
        octant1_reg_664_pp0_iter31_reg <= octant1_reg_664_pp0_iter30_reg;
        octant1_reg_664_pp0_iter32_reg <= octant1_reg_664_pp0_iter31_reg;
        octant1_reg_664_pp0_iter33_reg <= octant1_reg_664_pp0_iter32_reg;
        octant1_reg_664_pp0_iter34_reg <= octant1_reg_664_pp0_iter33_reg;
        octant1_reg_664_pp0_iter35_reg <= octant1_reg_664_pp0_iter34_reg;
        octant1_reg_664_pp0_iter36_reg <= octant1_reg_664_pp0_iter35_reg;
        octant1_reg_664_pp0_iter37_reg <= octant1_reg_664_pp0_iter36_reg;
        octant1_reg_664_pp0_iter38_reg <= octant1_reg_664_pp0_iter37_reg;
        octant1_reg_664_pp0_iter39_reg <= octant1_reg_664_pp0_iter38_reg;
        octant1_reg_664_pp0_iter3_reg <= octant1_reg_664_pp0_iter2_reg;
        octant1_reg_664_pp0_iter40_reg <= octant1_reg_664_pp0_iter39_reg;
        octant1_reg_664_pp0_iter41_reg <= octant1_reg_664_pp0_iter40_reg;
        octant1_reg_664_pp0_iter42_reg <= octant1_reg_664_pp0_iter41_reg;
        octant1_reg_664_pp0_iter43_reg <= octant1_reg_664_pp0_iter42_reg;
        octant1_reg_664_pp0_iter44_reg <= octant1_reg_664_pp0_iter43_reg;
        octant1_reg_664_pp0_iter45_reg <= octant1_reg_664_pp0_iter44_reg;
        octant1_reg_664_pp0_iter46_reg <= octant1_reg_664_pp0_iter45_reg;
        octant1_reg_664_pp0_iter47_reg <= octant1_reg_664_pp0_iter46_reg;
        octant1_reg_664_pp0_iter48_reg <= octant1_reg_664_pp0_iter47_reg;
        octant1_reg_664_pp0_iter49_reg <= octant1_reg_664_pp0_iter48_reg;
        octant1_reg_664_pp0_iter4_reg <= octant1_reg_664_pp0_iter3_reg;
        octant1_reg_664_pp0_iter50_reg <= octant1_reg_664_pp0_iter49_reg;
        octant1_reg_664_pp0_iter51_reg <= octant1_reg_664_pp0_iter50_reg;
        octant1_reg_664_pp0_iter52_reg <= octant1_reg_664_pp0_iter51_reg;
        octant1_reg_664_pp0_iter53_reg <= octant1_reg_664_pp0_iter52_reg;
        octant1_reg_664_pp0_iter54_reg <= octant1_reg_664_pp0_iter53_reg;
        octant1_reg_664_pp0_iter55_reg <= octant1_reg_664_pp0_iter54_reg;
        octant1_reg_664_pp0_iter56_reg <= octant1_reg_664_pp0_iter55_reg;
        octant1_reg_664_pp0_iter57_reg <= octant1_reg_664_pp0_iter56_reg;
        octant1_reg_664_pp0_iter58_reg <= octant1_reg_664_pp0_iter57_reg;
        octant1_reg_664_pp0_iter59_reg <= octant1_reg_664_pp0_iter58_reg;
        octant1_reg_664_pp0_iter5_reg <= octant1_reg_664_pp0_iter4_reg;
        octant1_reg_664_pp0_iter60_reg <= octant1_reg_664_pp0_iter59_reg;
        octant1_reg_664_pp0_iter61_reg <= octant1_reg_664_pp0_iter60_reg;
        octant1_reg_664_pp0_iter62_reg <= octant1_reg_664_pp0_iter61_reg;
        octant1_reg_664_pp0_iter63_reg <= octant1_reg_664_pp0_iter62_reg;
        octant1_reg_664_pp0_iter64_reg <= octant1_reg_664_pp0_iter63_reg;
        octant1_reg_664_pp0_iter65_reg <= octant1_reg_664_pp0_iter64_reg;
        octant1_reg_664_pp0_iter66_reg <= octant1_reg_664_pp0_iter65_reg;
        octant1_reg_664_pp0_iter67_reg <= octant1_reg_664_pp0_iter66_reg;
        octant1_reg_664_pp0_iter68_reg <= octant1_reg_664_pp0_iter67_reg;
        octant1_reg_664_pp0_iter69_reg <= octant1_reg_664_pp0_iter68_reg;
        octant1_reg_664_pp0_iter6_reg <= octant1_reg_664_pp0_iter5_reg;
        octant1_reg_664_pp0_iter70_reg <= octant1_reg_664_pp0_iter69_reg;
        octant1_reg_664_pp0_iter7_reg <= octant1_reg_664_pp0_iter6_reg;
        octant1_reg_664_pp0_iter8_reg <= octant1_reg_664_pp0_iter7_reg;
        octant1_reg_664_pp0_iter9_reg <= octant1_reg_664_pp0_iter8_reg;
        p_Result_s_reg_621_pp0_iter10_reg <= p_Result_s_reg_621_pp0_iter9_reg;
        p_Result_s_reg_621_pp0_iter11_reg <= p_Result_s_reg_621_pp0_iter10_reg;
        p_Result_s_reg_621_pp0_iter12_reg <= p_Result_s_reg_621_pp0_iter11_reg;
        p_Result_s_reg_621_pp0_iter13_reg <= p_Result_s_reg_621_pp0_iter12_reg;
        p_Result_s_reg_621_pp0_iter14_reg <= p_Result_s_reg_621_pp0_iter13_reg;
        p_Result_s_reg_621_pp0_iter15_reg <= p_Result_s_reg_621_pp0_iter14_reg;
        p_Result_s_reg_621_pp0_iter16_reg <= p_Result_s_reg_621_pp0_iter15_reg;
        p_Result_s_reg_621_pp0_iter17_reg <= p_Result_s_reg_621_pp0_iter16_reg;
        p_Result_s_reg_621_pp0_iter18_reg <= p_Result_s_reg_621_pp0_iter17_reg;
        p_Result_s_reg_621_pp0_iter19_reg <= p_Result_s_reg_621_pp0_iter18_reg;
        p_Result_s_reg_621_pp0_iter20_reg <= p_Result_s_reg_621_pp0_iter19_reg;
        p_Result_s_reg_621_pp0_iter21_reg <= p_Result_s_reg_621_pp0_iter20_reg;
        p_Result_s_reg_621_pp0_iter22_reg <= p_Result_s_reg_621_pp0_iter21_reg;
        p_Result_s_reg_621_pp0_iter23_reg <= p_Result_s_reg_621_pp0_iter22_reg;
        p_Result_s_reg_621_pp0_iter24_reg <= p_Result_s_reg_621_pp0_iter23_reg;
        p_Result_s_reg_621_pp0_iter25_reg <= p_Result_s_reg_621_pp0_iter24_reg;
        p_Result_s_reg_621_pp0_iter26_reg <= p_Result_s_reg_621_pp0_iter25_reg;
        p_Result_s_reg_621_pp0_iter27_reg <= p_Result_s_reg_621_pp0_iter26_reg;
        p_Result_s_reg_621_pp0_iter28_reg <= p_Result_s_reg_621_pp0_iter27_reg;
        p_Result_s_reg_621_pp0_iter29_reg <= p_Result_s_reg_621_pp0_iter28_reg;
        p_Result_s_reg_621_pp0_iter2_reg <= p_Result_s_reg_621_pp0_iter1_reg;
        p_Result_s_reg_621_pp0_iter30_reg <= p_Result_s_reg_621_pp0_iter29_reg;
        p_Result_s_reg_621_pp0_iter31_reg <= p_Result_s_reg_621_pp0_iter30_reg;
        p_Result_s_reg_621_pp0_iter32_reg <= p_Result_s_reg_621_pp0_iter31_reg;
        p_Result_s_reg_621_pp0_iter33_reg <= p_Result_s_reg_621_pp0_iter32_reg;
        p_Result_s_reg_621_pp0_iter34_reg <= p_Result_s_reg_621_pp0_iter33_reg;
        p_Result_s_reg_621_pp0_iter35_reg <= p_Result_s_reg_621_pp0_iter34_reg;
        p_Result_s_reg_621_pp0_iter36_reg <= p_Result_s_reg_621_pp0_iter35_reg;
        p_Result_s_reg_621_pp0_iter37_reg <= p_Result_s_reg_621_pp0_iter36_reg;
        p_Result_s_reg_621_pp0_iter38_reg <= p_Result_s_reg_621_pp0_iter37_reg;
        p_Result_s_reg_621_pp0_iter39_reg <= p_Result_s_reg_621_pp0_iter38_reg;
        p_Result_s_reg_621_pp0_iter3_reg <= p_Result_s_reg_621_pp0_iter2_reg;
        p_Result_s_reg_621_pp0_iter40_reg <= p_Result_s_reg_621_pp0_iter39_reg;
        p_Result_s_reg_621_pp0_iter41_reg <= p_Result_s_reg_621_pp0_iter40_reg;
        p_Result_s_reg_621_pp0_iter42_reg <= p_Result_s_reg_621_pp0_iter41_reg;
        p_Result_s_reg_621_pp0_iter43_reg <= p_Result_s_reg_621_pp0_iter42_reg;
        p_Result_s_reg_621_pp0_iter44_reg <= p_Result_s_reg_621_pp0_iter43_reg;
        p_Result_s_reg_621_pp0_iter45_reg <= p_Result_s_reg_621_pp0_iter44_reg;
        p_Result_s_reg_621_pp0_iter46_reg <= p_Result_s_reg_621_pp0_iter45_reg;
        p_Result_s_reg_621_pp0_iter47_reg <= p_Result_s_reg_621_pp0_iter46_reg;
        p_Result_s_reg_621_pp0_iter48_reg <= p_Result_s_reg_621_pp0_iter47_reg;
        p_Result_s_reg_621_pp0_iter49_reg <= p_Result_s_reg_621_pp0_iter48_reg;
        p_Result_s_reg_621_pp0_iter4_reg <= p_Result_s_reg_621_pp0_iter3_reg;
        p_Result_s_reg_621_pp0_iter50_reg <= p_Result_s_reg_621_pp0_iter49_reg;
        p_Result_s_reg_621_pp0_iter51_reg <= p_Result_s_reg_621_pp0_iter50_reg;
        p_Result_s_reg_621_pp0_iter52_reg <= p_Result_s_reg_621_pp0_iter51_reg;
        p_Result_s_reg_621_pp0_iter53_reg <= p_Result_s_reg_621_pp0_iter52_reg;
        p_Result_s_reg_621_pp0_iter54_reg <= p_Result_s_reg_621_pp0_iter53_reg;
        p_Result_s_reg_621_pp0_iter55_reg <= p_Result_s_reg_621_pp0_iter54_reg;
        p_Result_s_reg_621_pp0_iter56_reg <= p_Result_s_reg_621_pp0_iter55_reg;
        p_Result_s_reg_621_pp0_iter57_reg <= p_Result_s_reg_621_pp0_iter56_reg;
        p_Result_s_reg_621_pp0_iter58_reg <= p_Result_s_reg_621_pp0_iter57_reg;
        p_Result_s_reg_621_pp0_iter59_reg <= p_Result_s_reg_621_pp0_iter58_reg;
        p_Result_s_reg_621_pp0_iter5_reg <= p_Result_s_reg_621_pp0_iter4_reg;
        p_Result_s_reg_621_pp0_iter60_reg <= p_Result_s_reg_621_pp0_iter59_reg;
        p_Result_s_reg_621_pp0_iter61_reg <= p_Result_s_reg_621_pp0_iter60_reg;
        p_Result_s_reg_621_pp0_iter62_reg <= p_Result_s_reg_621_pp0_iter61_reg;
        p_Result_s_reg_621_pp0_iter63_reg <= p_Result_s_reg_621_pp0_iter62_reg;
        p_Result_s_reg_621_pp0_iter64_reg <= p_Result_s_reg_621_pp0_iter63_reg;
        p_Result_s_reg_621_pp0_iter65_reg <= p_Result_s_reg_621_pp0_iter64_reg;
        p_Result_s_reg_621_pp0_iter66_reg <= p_Result_s_reg_621_pp0_iter65_reg;
        p_Result_s_reg_621_pp0_iter67_reg <= p_Result_s_reg_621_pp0_iter66_reg;
        p_Result_s_reg_621_pp0_iter68_reg <= p_Result_s_reg_621_pp0_iter67_reg;
        p_Result_s_reg_621_pp0_iter69_reg <= p_Result_s_reg_621_pp0_iter68_reg;
        p_Result_s_reg_621_pp0_iter6_reg <= p_Result_s_reg_621_pp0_iter5_reg;
        p_Result_s_reg_621_pp0_iter70_reg <= p_Result_s_reg_621_pp0_iter69_reg;
        p_Result_s_reg_621_pp0_iter7_reg <= p_Result_s_reg_621_pp0_iter6_reg;
        p_Result_s_reg_621_pp0_iter8_reg <= p_Result_s_reg_621_pp0_iter7_reg;
        p_Result_s_reg_621_pp0_iter9_reg <= p_Result_s_reg_621_pp0_iter8_reg;
        ref_tmp_keep_reg_596_pp0_iter10_reg <= ref_tmp_keep_reg_596_pp0_iter9_reg;
        ref_tmp_keep_reg_596_pp0_iter11_reg <= ref_tmp_keep_reg_596_pp0_iter10_reg;
        ref_tmp_keep_reg_596_pp0_iter12_reg <= ref_tmp_keep_reg_596_pp0_iter11_reg;
        ref_tmp_keep_reg_596_pp0_iter13_reg <= ref_tmp_keep_reg_596_pp0_iter12_reg;
        ref_tmp_keep_reg_596_pp0_iter14_reg <= ref_tmp_keep_reg_596_pp0_iter13_reg;
        ref_tmp_keep_reg_596_pp0_iter15_reg <= ref_tmp_keep_reg_596_pp0_iter14_reg;
        ref_tmp_keep_reg_596_pp0_iter16_reg <= ref_tmp_keep_reg_596_pp0_iter15_reg;
        ref_tmp_keep_reg_596_pp0_iter17_reg <= ref_tmp_keep_reg_596_pp0_iter16_reg;
        ref_tmp_keep_reg_596_pp0_iter18_reg <= ref_tmp_keep_reg_596_pp0_iter17_reg;
        ref_tmp_keep_reg_596_pp0_iter19_reg <= ref_tmp_keep_reg_596_pp0_iter18_reg;
        ref_tmp_keep_reg_596_pp0_iter20_reg <= ref_tmp_keep_reg_596_pp0_iter19_reg;
        ref_tmp_keep_reg_596_pp0_iter21_reg <= ref_tmp_keep_reg_596_pp0_iter20_reg;
        ref_tmp_keep_reg_596_pp0_iter22_reg <= ref_tmp_keep_reg_596_pp0_iter21_reg;
        ref_tmp_keep_reg_596_pp0_iter23_reg <= ref_tmp_keep_reg_596_pp0_iter22_reg;
        ref_tmp_keep_reg_596_pp0_iter24_reg <= ref_tmp_keep_reg_596_pp0_iter23_reg;
        ref_tmp_keep_reg_596_pp0_iter25_reg <= ref_tmp_keep_reg_596_pp0_iter24_reg;
        ref_tmp_keep_reg_596_pp0_iter26_reg <= ref_tmp_keep_reg_596_pp0_iter25_reg;
        ref_tmp_keep_reg_596_pp0_iter27_reg <= ref_tmp_keep_reg_596_pp0_iter26_reg;
        ref_tmp_keep_reg_596_pp0_iter28_reg <= ref_tmp_keep_reg_596_pp0_iter27_reg;
        ref_tmp_keep_reg_596_pp0_iter29_reg <= ref_tmp_keep_reg_596_pp0_iter28_reg;
        ref_tmp_keep_reg_596_pp0_iter2_reg <= ref_tmp_keep_reg_596_pp0_iter1_reg;
        ref_tmp_keep_reg_596_pp0_iter30_reg <= ref_tmp_keep_reg_596_pp0_iter29_reg;
        ref_tmp_keep_reg_596_pp0_iter31_reg <= ref_tmp_keep_reg_596_pp0_iter30_reg;
        ref_tmp_keep_reg_596_pp0_iter32_reg <= ref_tmp_keep_reg_596_pp0_iter31_reg;
        ref_tmp_keep_reg_596_pp0_iter33_reg <= ref_tmp_keep_reg_596_pp0_iter32_reg;
        ref_tmp_keep_reg_596_pp0_iter34_reg <= ref_tmp_keep_reg_596_pp0_iter33_reg;
        ref_tmp_keep_reg_596_pp0_iter35_reg <= ref_tmp_keep_reg_596_pp0_iter34_reg;
        ref_tmp_keep_reg_596_pp0_iter36_reg <= ref_tmp_keep_reg_596_pp0_iter35_reg;
        ref_tmp_keep_reg_596_pp0_iter37_reg <= ref_tmp_keep_reg_596_pp0_iter36_reg;
        ref_tmp_keep_reg_596_pp0_iter38_reg <= ref_tmp_keep_reg_596_pp0_iter37_reg;
        ref_tmp_keep_reg_596_pp0_iter39_reg <= ref_tmp_keep_reg_596_pp0_iter38_reg;
        ref_tmp_keep_reg_596_pp0_iter3_reg <= ref_tmp_keep_reg_596_pp0_iter2_reg;
        ref_tmp_keep_reg_596_pp0_iter40_reg <= ref_tmp_keep_reg_596_pp0_iter39_reg;
        ref_tmp_keep_reg_596_pp0_iter41_reg <= ref_tmp_keep_reg_596_pp0_iter40_reg;
        ref_tmp_keep_reg_596_pp0_iter42_reg <= ref_tmp_keep_reg_596_pp0_iter41_reg;
        ref_tmp_keep_reg_596_pp0_iter43_reg <= ref_tmp_keep_reg_596_pp0_iter42_reg;
        ref_tmp_keep_reg_596_pp0_iter44_reg <= ref_tmp_keep_reg_596_pp0_iter43_reg;
        ref_tmp_keep_reg_596_pp0_iter45_reg <= ref_tmp_keep_reg_596_pp0_iter44_reg;
        ref_tmp_keep_reg_596_pp0_iter46_reg <= ref_tmp_keep_reg_596_pp0_iter45_reg;
        ref_tmp_keep_reg_596_pp0_iter47_reg <= ref_tmp_keep_reg_596_pp0_iter46_reg;
        ref_tmp_keep_reg_596_pp0_iter48_reg <= ref_tmp_keep_reg_596_pp0_iter47_reg;
        ref_tmp_keep_reg_596_pp0_iter49_reg <= ref_tmp_keep_reg_596_pp0_iter48_reg;
        ref_tmp_keep_reg_596_pp0_iter4_reg <= ref_tmp_keep_reg_596_pp0_iter3_reg;
        ref_tmp_keep_reg_596_pp0_iter50_reg <= ref_tmp_keep_reg_596_pp0_iter49_reg;
        ref_tmp_keep_reg_596_pp0_iter51_reg <= ref_tmp_keep_reg_596_pp0_iter50_reg;
        ref_tmp_keep_reg_596_pp0_iter52_reg <= ref_tmp_keep_reg_596_pp0_iter51_reg;
        ref_tmp_keep_reg_596_pp0_iter53_reg <= ref_tmp_keep_reg_596_pp0_iter52_reg;
        ref_tmp_keep_reg_596_pp0_iter54_reg <= ref_tmp_keep_reg_596_pp0_iter53_reg;
        ref_tmp_keep_reg_596_pp0_iter55_reg <= ref_tmp_keep_reg_596_pp0_iter54_reg;
        ref_tmp_keep_reg_596_pp0_iter56_reg <= ref_tmp_keep_reg_596_pp0_iter55_reg;
        ref_tmp_keep_reg_596_pp0_iter57_reg <= ref_tmp_keep_reg_596_pp0_iter56_reg;
        ref_tmp_keep_reg_596_pp0_iter58_reg <= ref_tmp_keep_reg_596_pp0_iter57_reg;
        ref_tmp_keep_reg_596_pp0_iter59_reg <= ref_tmp_keep_reg_596_pp0_iter58_reg;
        ref_tmp_keep_reg_596_pp0_iter5_reg <= ref_tmp_keep_reg_596_pp0_iter4_reg;
        ref_tmp_keep_reg_596_pp0_iter60_reg <= ref_tmp_keep_reg_596_pp0_iter59_reg;
        ref_tmp_keep_reg_596_pp0_iter61_reg <= ref_tmp_keep_reg_596_pp0_iter60_reg;
        ref_tmp_keep_reg_596_pp0_iter62_reg <= ref_tmp_keep_reg_596_pp0_iter61_reg;
        ref_tmp_keep_reg_596_pp0_iter63_reg <= ref_tmp_keep_reg_596_pp0_iter62_reg;
        ref_tmp_keep_reg_596_pp0_iter64_reg <= ref_tmp_keep_reg_596_pp0_iter63_reg;
        ref_tmp_keep_reg_596_pp0_iter65_reg <= ref_tmp_keep_reg_596_pp0_iter64_reg;
        ref_tmp_keep_reg_596_pp0_iter66_reg <= ref_tmp_keep_reg_596_pp0_iter65_reg;
        ref_tmp_keep_reg_596_pp0_iter67_reg <= ref_tmp_keep_reg_596_pp0_iter66_reg;
        ref_tmp_keep_reg_596_pp0_iter68_reg <= ref_tmp_keep_reg_596_pp0_iter67_reg;
        ref_tmp_keep_reg_596_pp0_iter69_reg <= ref_tmp_keep_reg_596_pp0_iter68_reg;
        ref_tmp_keep_reg_596_pp0_iter6_reg <= ref_tmp_keep_reg_596_pp0_iter5_reg;
        ref_tmp_keep_reg_596_pp0_iter70_reg <= ref_tmp_keep_reg_596_pp0_iter69_reg;
        ref_tmp_keep_reg_596_pp0_iter7_reg <= ref_tmp_keep_reg_596_pp0_iter6_reg;
        ref_tmp_keep_reg_596_pp0_iter8_reg <= ref_tmp_keep_reg_596_pp0_iter7_reg;
        ref_tmp_keep_reg_596_pp0_iter9_reg <= ref_tmp_keep_reg_596_pp0_iter8_reg;
        res_reg_670_pp0_iter66_reg <= res_reg_670;
        res_reg_670_pp0_iter67_reg <= res_reg_670_pp0_iter66_reg;
        res_reg_670_pp0_iter68_reg <= res_reg_670_pp0_iter67_reg;
        res_reg_670_pp0_iter69_reg <= res_reg_670_pp0_iter68_reg;
        res_reg_670_pp0_iter70_reg <= res_reg_670_pp0_iter69_reg;
        tmp_2_reg_660_pp0_iter10_reg <= tmp_2_reg_660_pp0_iter9_reg;
        tmp_2_reg_660_pp0_iter11_reg <= tmp_2_reg_660_pp0_iter10_reg;
        tmp_2_reg_660_pp0_iter12_reg <= tmp_2_reg_660_pp0_iter11_reg;
        tmp_2_reg_660_pp0_iter13_reg <= tmp_2_reg_660_pp0_iter12_reg;
        tmp_2_reg_660_pp0_iter14_reg <= tmp_2_reg_660_pp0_iter13_reg;
        tmp_2_reg_660_pp0_iter15_reg <= tmp_2_reg_660_pp0_iter14_reg;
        tmp_2_reg_660_pp0_iter16_reg <= tmp_2_reg_660_pp0_iter15_reg;
        tmp_2_reg_660_pp0_iter17_reg <= tmp_2_reg_660_pp0_iter16_reg;
        tmp_2_reg_660_pp0_iter18_reg <= tmp_2_reg_660_pp0_iter17_reg;
        tmp_2_reg_660_pp0_iter19_reg <= tmp_2_reg_660_pp0_iter18_reg;
        tmp_2_reg_660_pp0_iter20_reg <= tmp_2_reg_660_pp0_iter19_reg;
        tmp_2_reg_660_pp0_iter21_reg <= tmp_2_reg_660_pp0_iter20_reg;
        tmp_2_reg_660_pp0_iter22_reg <= tmp_2_reg_660_pp0_iter21_reg;
        tmp_2_reg_660_pp0_iter23_reg <= tmp_2_reg_660_pp0_iter22_reg;
        tmp_2_reg_660_pp0_iter24_reg <= tmp_2_reg_660_pp0_iter23_reg;
        tmp_2_reg_660_pp0_iter25_reg <= tmp_2_reg_660_pp0_iter24_reg;
        tmp_2_reg_660_pp0_iter26_reg <= tmp_2_reg_660_pp0_iter25_reg;
        tmp_2_reg_660_pp0_iter27_reg <= tmp_2_reg_660_pp0_iter26_reg;
        tmp_2_reg_660_pp0_iter28_reg <= tmp_2_reg_660_pp0_iter27_reg;
        tmp_2_reg_660_pp0_iter29_reg <= tmp_2_reg_660_pp0_iter28_reg;
        tmp_2_reg_660_pp0_iter2_reg <= tmp_2_reg_660;
        tmp_2_reg_660_pp0_iter30_reg <= tmp_2_reg_660_pp0_iter29_reg;
        tmp_2_reg_660_pp0_iter31_reg <= tmp_2_reg_660_pp0_iter30_reg;
        tmp_2_reg_660_pp0_iter32_reg <= tmp_2_reg_660_pp0_iter31_reg;
        tmp_2_reg_660_pp0_iter33_reg <= tmp_2_reg_660_pp0_iter32_reg;
        tmp_2_reg_660_pp0_iter34_reg <= tmp_2_reg_660_pp0_iter33_reg;
        tmp_2_reg_660_pp0_iter35_reg <= tmp_2_reg_660_pp0_iter34_reg;
        tmp_2_reg_660_pp0_iter36_reg <= tmp_2_reg_660_pp0_iter35_reg;
        tmp_2_reg_660_pp0_iter37_reg <= tmp_2_reg_660_pp0_iter36_reg;
        tmp_2_reg_660_pp0_iter38_reg <= tmp_2_reg_660_pp0_iter37_reg;
        tmp_2_reg_660_pp0_iter39_reg <= tmp_2_reg_660_pp0_iter38_reg;
        tmp_2_reg_660_pp0_iter3_reg <= tmp_2_reg_660_pp0_iter2_reg;
        tmp_2_reg_660_pp0_iter40_reg <= tmp_2_reg_660_pp0_iter39_reg;
        tmp_2_reg_660_pp0_iter41_reg <= tmp_2_reg_660_pp0_iter40_reg;
        tmp_2_reg_660_pp0_iter42_reg <= tmp_2_reg_660_pp0_iter41_reg;
        tmp_2_reg_660_pp0_iter43_reg <= tmp_2_reg_660_pp0_iter42_reg;
        tmp_2_reg_660_pp0_iter44_reg <= tmp_2_reg_660_pp0_iter43_reg;
        tmp_2_reg_660_pp0_iter45_reg <= tmp_2_reg_660_pp0_iter44_reg;
        tmp_2_reg_660_pp0_iter46_reg <= tmp_2_reg_660_pp0_iter45_reg;
        tmp_2_reg_660_pp0_iter47_reg <= tmp_2_reg_660_pp0_iter46_reg;
        tmp_2_reg_660_pp0_iter48_reg <= tmp_2_reg_660_pp0_iter47_reg;
        tmp_2_reg_660_pp0_iter49_reg <= tmp_2_reg_660_pp0_iter48_reg;
        tmp_2_reg_660_pp0_iter4_reg <= tmp_2_reg_660_pp0_iter3_reg;
        tmp_2_reg_660_pp0_iter50_reg <= tmp_2_reg_660_pp0_iter49_reg;
        tmp_2_reg_660_pp0_iter51_reg <= tmp_2_reg_660_pp0_iter50_reg;
        tmp_2_reg_660_pp0_iter52_reg <= tmp_2_reg_660_pp0_iter51_reg;
        tmp_2_reg_660_pp0_iter53_reg <= tmp_2_reg_660_pp0_iter52_reg;
        tmp_2_reg_660_pp0_iter54_reg <= tmp_2_reg_660_pp0_iter53_reg;
        tmp_2_reg_660_pp0_iter55_reg <= tmp_2_reg_660_pp0_iter54_reg;
        tmp_2_reg_660_pp0_iter56_reg <= tmp_2_reg_660_pp0_iter55_reg;
        tmp_2_reg_660_pp0_iter57_reg <= tmp_2_reg_660_pp0_iter56_reg;
        tmp_2_reg_660_pp0_iter58_reg <= tmp_2_reg_660_pp0_iter57_reg;
        tmp_2_reg_660_pp0_iter59_reg <= tmp_2_reg_660_pp0_iter58_reg;
        tmp_2_reg_660_pp0_iter5_reg <= tmp_2_reg_660_pp0_iter4_reg;
        tmp_2_reg_660_pp0_iter60_reg <= tmp_2_reg_660_pp0_iter59_reg;
        tmp_2_reg_660_pp0_iter61_reg <= tmp_2_reg_660_pp0_iter60_reg;
        tmp_2_reg_660_pp0_iter62_reg <= tmp_2_reg_660_pp0_iter61_reg;
        tmp_2_reg_660_pp0_iter63_reg <= tmp_2_reg_660_pp0_iter62_reg;
        tmp_2_reg_660_pp0_iter64_reg <= tmp_2_reg_660_pp0_iter63_reg;
        tmp_2_reg_660_pp0_iter65_reg <= tmp_2_reg_660_pp0_iter64_reg;
        tmp_2_reg_660_pp0_iter66_reg <= tmp_2_reg_660_pp0_iter65_reg;
        tmp_2_reg_660_pp0_iter67_reg <= tmp_2_reg_660_pp0_iter66_reg;
        tmp_2_reg_660_pp0_iter68_reg <= tmp_2_reg_660_pp0_iter67_reg;
        tmp_2_reg_660_pp0_iter69_reg <= tmp_2_reg_660_pp0_iter68_reg;
        tmp_2_reg_660_pp0_iter6_reg <= tmp_2_reg_660_pp0_iter5_reg;
        tmp_2_reg_660_pp0_iter70_reg <= tmp_2_reg_660_pp0_iter69_reg;
        tmp_2_reg_660_pp0_iter7_reg <= tmp_2_reg_660_pp0_iter6_reg;
        tmp_2_reg_660_pp0_iter8_reg <= tmp_2_reg_660_pp0_iter7_reg;
        tmp_2_reg_660_pp0_iter9_reg <= tmp_2_reg_660_pp0_iter8_reg;
        ufunc_in_first_reg_608_pp0_iter10_reg <= ufunc_in_first_reg_608_pp0_iter9_reg;
        ufunc_in_first_reg_608_pp0_iter11_reg <= ufunc_in_first_reg_608_pp0_iter10_reg;
        ufunc_in_first_reg_608_pp0_iter12_reg <= ufunc_in_first_reg_608_pp0_iter11_reg;
        ufunc_in_first_reg_608_pp0_iter13_reg <= ufunc_in_first_reg_608_pp0_iter12_reg;
        ufunc_in_first_reg_608_pp0_iter14_reg <= ufunc_in_first_reg_608_pp0_iter13_reg;
        ufunc_in_first_reg_608_pp0_iter15_reg <= ufunc_in_first_reg_608_pp0_iter14_reg;
        ufunc_in_first_reg_608_pp0_iter16_reg <= ufunc_in_first_reg_608_pp0_iter15_reg;
        ufunc_in_first_reg_608_pp0_iter17_reg <= ufunc_in_first_reg_608_pp0_iter16_reg;
        ufunc_in_first_reg_608_pp0_iter18_reg <= ufunc_in_first_reg_608_pp0_iter17_reg;
        ufunc_in_first_reg_608_pp0_iter19_reg <= ufunc_in_first_reg_608_pp0_iter18_reg;
        ufunc_in_first_reg_608_pp0_iter20_reg <= ufunc_in_first_reg_608_pp0_iter19_reg;
        ufunc_in_first_reg_608_pp0_iter21_reg <= ufunc_in_first_reg_608_pp0_iter20_reg;
        ufunc_in_first_reg_608_pp0_iter22_reg <= ufunc_in_first_reg_608_pp0_iter21_reg;
        ufunc_in_first_reg_608_pp0_iter23_reg <= ufunc_in_first_reg_608_pp0_iter22_reg;
        ufunc_in_first_reg_608_pp0_iter24_reg <= ufunc_in_first_reg_608_pp0_iter23_reg;
        ufunc_in_first_reg_608_pp0_iter25_reg <= ufunc_in_first_reg_608_pp0_iter24_reg;
        ufunc_in_first_reg_608_pp0_iter26_reg <= ufunc_in_first_reg_608_pp0_iter25_reg;
        ufunc_in_first_reg_608_pp0_iter27_reg <= ufunc_in_first_reg_608_pp0_iter26_reg;
        ufunc_in_first_reg_608_pp0_iter28_reg <= ufunc_in_first_reg_608_pp0_iter27_reg;
        ufunc_in_first_reg_608_pp0_iter29_reg <= ufunc_in_first_reg_608_pp0_iter28_reg;
        ufunc_in_first_reg_608_pp0_iter2_reg <= ufunc_in_first_reg_608_pp0_iter1_reg;
        ufunc_in_first_reg_608_pp0_iter30_reg <= ufunc_in_first_reg_608_pp0_iter29_reg;
        ufunc_in_first_reg_608_pp0_iter31_reg <= ufunc_in_first_reg_608_pp0_iter30_reg;
        ufunc_in_first_reg_608_pp0_iter32_reg <= ufunc_in_first_reg_608_pp0_iter31_reg;
        ufunc_in_first_reg_608_pp0_iter33_reg <= ufunc_in_first_reg_608_pp0_iter32_reg;
        ufunc_in_first_reg_608_pp0_iter34_reg <= ufunc_in_first_reg_608_pp0_iter33_reg;
        ufunc_in_first_reg_608_pp0_iter35_reg <= ufunc_in_first_reg_608_pp0_iter34_reg;
        ufunc_in_first_reg_608_pp0_iter36_reg <= ufunc_in_first_reg_608_pp0_iter35_reg;
        ufunc_in_first_reg_608_pp0_iter37_reg <= ufunc_in_first_reg_608_pp0_iter36_reg;
        ufunc_in_first_reg_608_pp0_iter38_reg <= ufunc_in_first_reg_608_pp0_iter37_reg;
        ufunc_in_first_reg_608_pp0_iter39_reg <= ufunc_in_first_reg_608_pp0_iter38_reg;
        ufunc_in_first_reg_608_pp0_iter3_reg <= ufunc_in_first_reg_608_pp0_iter2_reg;
        ufunc_in_first_reg_608_pp0_iter40_reg <= ufunc_in_first_reg_608_pp0_iter39_reg;
        ufunc_in_first_reg_608_pp0_iter41_reg <= ufunc_in_first_reg_608_pp0_iter40_reg;
        ufunc_in_first_reg_608_pp0_iter42_reg <= ufunc_in_first_reg_608_pp0_iter41_reg;
        ufunc_in_first_reg_608_pp0_iter43_reg <= ufunc_in_first_reg_608_pp0_iter42_reg;
        ufunc_in_first_reg_608_pp0_iter44_reg <= ufunc_in_first_reg_608_pp0_iter43_reg;
        ufunc_in_first_reg_608_pp0_iter45_reg <= ufunc_in_first_reg_608_pp0_iter44_reg;
        ufunc_in_first_reg_608_pp0_iter46_reg <= ufunc_in_first_reg_608_pp0_iter45_reg;
        ufunc_in_first_reg_608_pp0_iter47_reg <= ufunc_in_first_reg_608_pp0_iter46_reg;
        ufunc_in_first_reg_608_pp0_iter48_reg <= ufunc_in_first_reg_608_pp0_iter47_reg;
        ufunc_in_first_reg_608_pp0_iter49_reg <= ufunc_in_first_reg_608_pp0_iter48_reg;
        ufunc_in_first_reg_608_pp0_iter4_reg <= ufunc_in_first_reg_608_pp0_iter3_reg;
        ufunc_in_first_reg_608_pp0_iter50_reg <= ufunc_in_first_reg_608_pp0_iter49_reg;
        ufunc_in_first_reg_608_pp0_iter51_reg <= ufunc_in_first_reg_608_pp0_iter50_reg;
        ufunc_in_first_reg_608_pp0_iter52_reg <= ufunc_in_first_reg_608_pp0_iter51_reg;
        ufunc_in_first_reg_608_pp0_iter53_reg <= ufunc_in_first_reg_608_pp0_iter52_reg;
        ufunc_in_first_reg_608_pp0_iter54_reg <= ufunc_in_first_reg_608_pp0_iter53_reg;
        ufunc_in_first_reg_608_pp0_iter55_reg <= ufunc_in_first_reg_608_pp0_iter54_reg;
        ufunc_in_first_reg_608_pp0_iter56_reg <= ufunc_in_first_reg_608_pp0_iter55_reg;
        ufunc_in_first_reg_608_pp0_iter57_reg <= ufunc_in_first_reg_608_pp0_iter56_reg;
        ufunc_in_first_reg_608_pp0_iter58_reg <= ufunc_in_first_reg_608_pp0_iter57_reg;
        ufunc_in_first_reg_608_pp0_iter59_reg <= ufunc_in_first_reg_608_pp0_iter58_reg;
        ufunc_in_first_reg_608_pp0_iter5_reg <= ufunc_in_first_reg_608_pp0_iter4_reg;
        ufunc_in_first_reg_608_pp0_iter6_reg <= ufunc_in_first_reg_608_pp0_iter5_reg;
        ufunc_in_first_reg_608_pp0_iter7_reg <= ufunc_in_first_reg_608_pp0_iter6_reg;
        ufunc_in_first_reg_608_pp0_iter8_reg <= ufunc_in_first_reg_608_pp0_iter7_reg;
        ufunc_in_first_reg_608_pp0_iter9_reg <= ufunc_in_first_reg_608_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        absx_reg_631_pp0_iter1_reg[30 : 0] <= absx_reg_631[30 : 0];
        icmp_ln824_1_reg_642_pp0_iter1_reg <= icmp_ln824_1_reg_642;
        icmp_ln824_reg_638_pp0_iter1_reg <= icmp_ln824_reg_638;
        in1_c_last_V_reg_602 <= in1_s_TLAST_int_regslice;
        in1_c_last_V_reg_602_pp0_iter1_reg <= in1_c_last_V_reg_602;
        p_Result_s_reg_621_pp0_iter1_reg <= p_Result_s_reg_621;
        ref_tmp_keep_reg_596 <= in1_s_TKEEP_int_regslice;
        ref_tmp_keep_reg_596_pp0_iter1_reg <= ref_tmp_keep_reg_596;
        ufunc_in_first_reg_608 <= ufunc_in_first_fu_441_p1;
        ufunc_in_first_reg_608_pp0_iter1_reg <= ufunc_in_first_reg_608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_data_V_reg_306 <= ap_phi_reg_pp0_iter9_data_V_reg_306;
        ap_phi_reg_pp0_iter10_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter9_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_data_V_reg_306 <= ap_phi_reg_pp0_iter10_data_V_reg_306;
        ap_phi_reg_pp0_iter11_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter10_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_data_V_reg_306 <= ap_phi_reg_pp0_iter11_data_V_reg_306;
        ap_phi_reg_pp0_iter12_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter11_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_data_V_reg_306 <= ap_phi_reg_pp0_iter12_data_V_reg_306;
        ap_phi_reg_pp0_iter13_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter12_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_data_V_reg_306 <= ap_phi_reg_pp0_iter13_data_V_reg_306;
        ap_phi_reg_pp0_iter14_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter13_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_data_V_reg_306 <= ap_phi_reg_pp0_iter14_data_V_reg_306;
        ap_phi_reg_pp0_iter15_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter14_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_data_V_reg_306 <= ap_phi_reg_pp0_iter15_data_V_reg_306;
        ap_phi_reg_pp0_iter16_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter15_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_data_V_reg_306 <= ap_phi_reg_pp0_iter16_data_V_reg_306;
        ap_phi_reg_pp0_iter17_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter16_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_data_V_reg_306 <= ap_phi_reg_pp0_iter17_data_V_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_data_V_reg_306 <= ap_phi_reg_pp0_iter18_data_V_reg_306;
        ap_phi_reg_pp0_iter19_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter18_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_data_V_reg_306 <= ap_phi_reg_pp0_iter0_data_V_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_data_V_reg_306 <= ap_phi_reg_pp0_iter19_data_V_reg_306;
        ap_phi_reg_pp0_iter20_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter19_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_data_V_reg_306 <= ap_phi_reg_pp0_iter20_data_V_reg_306;
        ap_phi_reg_pp0_iter21_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter20_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_data_V_reg_306 <= ap_phi_reg_pp0_iter21_data_V_reg_306;
        ap_phi_reg_pp0_iter22_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter21_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_data_V_reg_306 <= ap_phi_reg_pp0_iter22_data_V_reg_306;
        ap_phi_reg_pp0_iter23_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter22_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_data_V_reg_306 <= ap_phi_reg_pp0_iter23_data_V_reg_306;
        ap_phi_reg_pp0_iter24_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter23_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_data_V_reg_306 <= ap_phi_reg_pp0_iter24_data_V_reg_306;
        ap_phi_reg_pp0_iter25_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter24_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_data_V_reg_306 <= ap_phi_reg_pp0_iter25_data_V_reg_306;
        ap_phi_reg_pp0_iter26_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter25_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_data_V_reg_306 <= ap_phi_reg_pp0_iter26_data_V_reg_306;
        ap_phi_reg_pp0_iter27_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter26_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_data_V_reg_306 <= ap_phi_reg_pp0_iter27_data_V_reg_306;
        ap_phi_reg_pp0_iter28_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter27_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_data_V_reg_306 <= ap_phi_reg_pp0_iter28_data_V_reg_306;
        ap_phi_reg_pp0_iter29_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter28_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter1_ufunc_out_first_10_reg_319;
        out2_c_data_V_1_reg_647 <= out2_c_data_V_fu_176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_data_V_reg_306 <= ap_phi_reg_pp0_iter29_data_V_reg_306;
        ap_phi_reg_pp0_iter30_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter29_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_data_V_reg_306 <= ap_phi_reg_pp0_iter30_data_V_reg_306;
        ap_phi_reg_pp0_iter31_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter30_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_data_V_reg_306 <= ap_phi_reg_pp0_iter31_data_V_reg_306;
        ap_phi_reg_pp0_iter32_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter31_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_data_V_reg_306 <= ap_phi_reg_pp0_iter32_data_V_reg_306;
        ap_phi_reg_pp0_iter33_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter32_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_data_V_reg_306 <= ap_phi_reg_pp0_iter33_data_V_reg_306;
        ap_phi_reg_pp0_iter34_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter33_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_data_V_reg_306 <= ap_phi_reg_pp0_iter34_data_V_reg_306;
        ap_phi_reg_pp0_iter35_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter34_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_data_V_reg_306 <= ap_phi_reg_pp0_iter35_data_V_reg_306;
        ap_phi_reg_pp0_iter36_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter35_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_data_V_reg_306 <= ap_phi_reg_pp0_iter36_data_V_reg_306;
        ap_phi_reg_pp0_iter37_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter36_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_data_V_reg_306 <= ap_phi_reg_pp0_iter37_data_V_reg_306;
        ap_phi_reg_pp0_iter38_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter37_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_data_V_reg_306 <= ap_phi_reg_pp0_iter38_data_V_reg_306;
        ap_phi_reg_pp0_iter39_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter38_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_data_V_reg_306 <= ap_phi_reg_pp0_iter2_data_V_reg_306;
        ap_phi_reg_pp0_iter3_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter2_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_data_V_reg_306 <= ap_phi_reg_pp0_iter39_data_V_reg_306;
        ap_phi_reg_pp0_iter40_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter39_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_data_V_reg_306 <= ap_phi_reg_pp0_iter40_data_V_reg_306;
        ap_phi_reg_pp0_iter41_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter40_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_data_V_reg_306 <= ap_phi_reg_pp0_iter41_data_V_reg_306;
        ap_phi_reg_pp0_iter42_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter41_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_data_V_reg_306 <= ap_phi_reg_pp0_iter42_data_V_reg_306;
        ap_phi_reg_pp0_iter43_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter42_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_data_V_reg_306 <= ap_phi_reg_pp0_iter43_data_V_reg_306;
        ap_phi_reg_pp0_iter44_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter43_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_data_V_reg_306 <= ap_phi_reg_pp0_iter44_data_V_reg_306;
        ap_phi_reg_pp0_iter45_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter44_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_data_V_reg_306 <= ap_phi_reg_pp0_iter45_data_V_reg_306;
        ap_phi_reg_pp0_iter46_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter45_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_data_V_reg_306 <= ap_phi_reg_pp0_iter46_data_V_reg_306;
        ap_phi_reg_pp0_iter47_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter46_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_data_V_reg_306 <= ap_phi_reg_pp0_iter47_data_V_reg_306;
        ap_phi_reg_pp0_iter48_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter47_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_data_V_reg_306 <= ap_phi_reg_pp0_iter48_data_V_reg_306;
        ap_phi_reg_pp0_iter49_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter48_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_data_V_reg_306 <= ap_phi_reg_pp0_iter3_data_V_reg_306;
        ap_phi_reg_pp0_iter4_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter3_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_data_V_reg_306 <= ap_phi_reg_pp0_iter49_data_V_reg_306;
        ap_phi_reg_pp0_iter50_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter49_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_data_V_reg_306 <= ap_phi_reg_pp0_iter50_data_V_reg_306;
        ap_phi_reg_pp0_iter51_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter50_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_data_V_reg_306 <= ap_phi_reg_pp0_iter51_data_V_reg_306;
        ap_phi_reg_pp0_iter52_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter51_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_data_V_reg_306 <= ap_phi_reg_pp0_iter52_data_V_reg_306;
        ap_phi_reg_pp0_iter53_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter52_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_data_V_reg_306 <= ap_phi_reg_pp0_iter53_data_V_reg_306;
        ap_phi_reg_pp0_iter54_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter53_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        ap_phi_reg_pp0_iter55_data_V_reg_306 <= ap_phi_reg_pp0_iter54_data_V_reg_306;
        ap_phi_reg_pp0_iter55_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter54_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        ap_phi_reg_pp0_iter56_data_V_reg_306 <= ap_phi_reg_pp0_iter55_data_V_reg_306;
        ap_phi_reg_pp0_iter56_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter55_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        ap_phi_reg_pp0_iter57_data_V_reg_306 <= ap_phi_reg_pp0_iter56_data_V_reg_306;
        ap_phi_reg_pp0_iter57_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter56_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter57 == 1'b1))) begin
        ap_phi_reg_pp0_iter58_data_V_reg_306 <= ap_phi_reg_pp0_iter57_data_V_reg_306;
        ap_phi_reg_pp0_iter58_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter57_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        ap_phi_reg_pp0_iter59_data_V_reg_306 <= ap_phi_reg_pp0_iter58_data_V_reg_306;
        ap_phi_reg_pp0_iter59_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter58_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_data_V_reg_306 <= ap_phi_reg_pp0_iter4_data_V_reg_306;
        ap_phi_reg_pp0_iter5_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter4_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        ap_phi_reg_pp0_iter60_data_V_reg_306 <= ap_phi_reg_pp0_iter59_data_V_reg_306;
        ap_phi_reg_pp0_iter60_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter59_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        ap_phi_reg_pp0_iter61_data_V_reg_306 <= ap_phi_reg_pp0_iter60_data_V_reg_306;
        ap_phi_reg_pp0_iter61_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter60_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        ap_phi_reg_pp0_iter62_data_V_reg_306 <= ap_phi_reg_pp0_iter61_data_V_reg_306;
        ap_phi_reg_pp0_iter62_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter61_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter62 == 1'b1))) begin
        ap_phi_reg_pp0_iter63_data_V_reg_306 <= ap_phi_reg_pp0_iter62_data_V_reg_306;
        ap_phi_reg_pp0_iter63_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter62_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1))) begin
        ap_phi_reg_pp0_iter64_data_V_reg_306 <= ap_phi_reg_pp0_iter63_data_V_reg_306;
        ap_phi_reg_pp0_iter64_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter63_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter64 == 1'b1))) begin
        ap_phi_reg_pp0_iter65_data_V_reg_306 <= ap_phi_reg_pp0_iter64_data_V_reg_306;
        ap_phi_reg_pp0_iter65_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter64_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        ap_phi_reg_pp0_iter66_data_V_reg_306 <= ap_phi_reg_pp0_iter65_data_V_reg_306;
        ap_phi_reg_pp0_iter66_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter65_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        ap_phi_reg_pp0_iter67_data_V_reg_306 <= ap_phi_reg_pp0_iter66_data_V_reg_306;
        ap_phi_reg_pp0_iter67_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter66_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter67 == 1'b1))) begin
        ap_phi_reg_pp0_iter68_data_V_reg_306 <= ap_phi_reg_pp0_iter67_data_V_reg_306;
        ap_phi_reg_pp0_iter68_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter67_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        ap_phi_reg_pp0_iter69_data_V_reg_306 <= ap_phi_reg_pp0_iter68_data_V_reg_306;
        ap_phi_reg_pp0_iter69_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter68_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_data_V_reg_306 <= ap_phi_reg_pp0_iter5_data_V_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        ap_phi_reg_pp0_iter70_data_V_reg_306 <= ap_phi_reg_pp0_iter69_data_V_reg_306;
        ap_phi_reg_pp0_iter70_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter69_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_data_V_reg_306 <= ap_phi_reg_pp0_iter6_data_V_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_data_V_reg_306 <= ap_phi_reg_pp0_iter7_data_V_reg_306;
        ap_phi_reg_pp0_iter8_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter7_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_data_V_reg_306 <= ap_phi_reg_pp0_iter8_data_V_reg_306;
        ap_phi_reg_pp0_iter9_ufunc_out_first_10_reg_319 <= ap_phi_reg_pp0_iter8_ufunc_out_first_10_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        args_read_reg_574 <= args;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_reg_660_pp0_iter15_reg == 1'd0) & (icmp_ln824_reg_638_pp0_iter15_reg == 1'd0) & (args_read_reg_574 == 8'd11))) begin
        din_reg_711 <= din_fu_525_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_fu_490_p2 == 1'd1) & (args_read_reg_574 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln824_1_reg_642 <= icmp_ln824_1_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((regslice_both_out2_s_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out1_s_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state76))) begin
        in2 <= out2_c_data_V_1_reg_647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        is_binary_load_reg_588 <= is_binary_q0;
        returns_pair_load_reg_592 <= returns_pair_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_388_p2 == 1'd0) & (icmp_ln824_reg_638 == 1'd0) & (args_read_reg_574 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        octant1_reg_664 <= octant1_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd2))) begin
        out_first_3_reg_706 <= grp_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd9))) begin
        out_first_4_reg_686 <= grp_sin_or_cos_float_s_fu_357_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd10))) begin
        out_first_5_reg_681 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd4))) begin
        out_first_7_reg_676 <= grp_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd5))) begin
        out_first_8_reg_691 <= grp_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        reg_408 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((octant1_reg_664_pp0_iter69_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_reg_660_pp0_iter69_reg == 1'd0) & (icmp_ln824_reg_638_pp0_iter69_reg == 1'd0) & (args_read_reg_574 == 8'd11))) begin
        res_1_reg_696 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_reg_660_pp0_iter64_reg == 1'd0) & (icmp_ln824_reg_638_pp0_iter64_reg == 1'd0) & (args_read_reg_574 == 8'd11))) begin
        res_reg_670 <= grp_atan_generic_float_s_fu_352_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_638 == 1'd0) & (args_read_reg_574 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_660 <= grp_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (args_read_reg_574 == 8'd8) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        z_reg_716 <= grp_fu_383_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (in1_c_last_V_fu_437_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_out2_s_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out1_s_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state76))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_660_pp0_iter70_reg == 1'd0) & (icmp_ln824_reg_638_pp0_iter70_reg == 1'd0) & (args_read_reg_574 == 8'd11))) begin
        ap_phi_mux_data_V_phi_fu_310_p6 = trunc_ln654_fu_540_p1;
    end else begin
        ap_phi_mux_data_V_phi_fu_310_p6 = ap_phi_reg_pp0_iter71_data_V_reg_306;
    end
end

always @ (*) begin
    if ((args_read_reg_574 == 8'd11)) begin
        ap_phi_mux_ufunc_out_first_10_phi_fu_322_p22 = out_first_6_fu_552_p1;
    end else if ((args_read_reg_574 == 8'd12)) begin
        ap_phi_mux_ufunc_out_first_10_phi_fu_322_p22 = grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_return;
    end else begin
        ap_phi_mux_ufunc_out_first_10_phi_fu_322_p22 = ap_phi_reg_pp0_iter71_ufunc_out_first_10_reg_319;
    end
end

always @ (*) begin
    if ((~((regslice_both_out2_s_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out1_s_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state76))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp294) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_atan_generic_float_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_atan_generic_float_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_370_ce = 1'b1;
    end else begin
        grp_fu_370_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2307)) begin
        if ((args_read_reg_574 == 8'd7)) begin
            grp_fu_370_opcode = 2'd1;
        end else if ((args_read_reg_574 == 8'd1)) begin
            grp_fu_370_opcode = 2'd0;
        end else begin
            grp_fu_370_opcode = 'bx;
        end
    end else begin
        grp_fu_370_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_374_ce = 1'b1;
    end else begin
        grp_fu_374_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_379_ce = 1'b1;
    end else begin
        grp_fu_379_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_383_ce = 1'b1;
    end else begin
        grp_fu_383_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((args_read_reg_574 == 8'd8)) begin
            grp_fu_383_p0 = ufunc_in_first_reg_608;
        end else if ((1'b1 == ap_condition_846)) begin
            grp_fu_383_p0 = 32'd1065353216;
        end else begin
            grp_fu_383_p0 = 'bx;
        end
    end else begin
        grp_fu_383_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((args_read_reg_574 == 8'd8)) begin
            grp_fu_383_p1 = ufunc_in_second_fu_506_p1;
        end else if ((1'b1 == ap_condition_846)) begin
            grp_fu_383_p1 = absx_reg_631;
        end else begin
            grp_fu_383_p1 = 'bx;
        end
    end else begin
        grp_fu_383_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_388_ce = 1'b1;
    end else begin
        grp_fu_388_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_393_ce = 1'b1;
    end else begin
        grp_fu_393_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_398_ce = 1'b1;
    end else begin
        grp_fu_398_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_403_ce = 1'b1;
    end else begin
        grp_fu_403_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp362) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_or_cos_float_s_fu_357_ap_ce = 1'b1;
    end else begin
        grp_sin_or_cos_float_s_fu_357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp139) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_ce = 1'b1;
    end else begin
        grp_sinh_cosh_range_redux_cordic_float_s_fu_346_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in1_s_TDATA_blk_n = in1_s_TVALID_int_regslice;
    end else begin
        in1_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in1_s_TREADY_int_regslice = 1'b1;
    end else begin
        in1_s_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((is_binary_load_reg_588 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in2_s_TDATA_blk_n = in2_s_TVALID_int_regslice;
    end else begin
        in2_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((is_binary_load_reg_588 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in2_s_TREADY_int_regslice = 1'b1;
    end else begin
        in2_s_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        is_binary_ce0 = 1'b1;
    end else begin
        is_binary_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter71 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter72 == 1'b1)))) begin
        out1_s_TDATA_blk_n = out1_s_TREADY_int_regslice;
    end else begin
        out1_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter71 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out1_s_TVALID_int_regslice = 1'b1;
    end else begin
        out1_s_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (returns_pair_load_reg_592 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (returns_pair_load_reg_592 == 1'd1)))) begin
        out2_s_TDATA_blk_n = out2_s_TREADY_int_regslice;
    end else begin
        out2_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (returns_pair_load_reg_592 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out2_s_TVALID_int_regslice = 1'b1;
    end else begin
        out2_s_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        returns_pair_ce0 = 1'b1;
    end else begin
        returns_pair_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter71 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter71 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state76 : begin
            if ((~((regslice_both_out2_s_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out1_s_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign absx_fu_485_p1 = zext_ln368_fu_481_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out2_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (returns_pair_load_reg_592 == 1'd1)) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out2_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (returns_pair_load_reg_592 == 1'd1)) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp139 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp294 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp362 = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter71 == 1'b1) & (out1_s_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)))) | ((out1_s_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1)))));
end

assign ap_block_state10_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter65_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter65_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter66_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter66_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter67_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter67_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter68_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter68_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter69_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter69_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter70_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter70_ignore_call3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter2 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter2_ignore_call0 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter2_ignore_call3 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter11_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter12_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter14_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter15_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter16_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter17_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter18_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter19_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter20_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter21_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter22_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter22_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter23_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter23_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter24_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter24_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter25_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter25_ignore_call3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0_ignore_call0 = ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0_ignore_call3 = ((in1_s_TVALID_int_regslice == 1'b0) | ((is_binary_load_reg_588 == 1'd1) & (in2_s_TVALID_int_regslice == 1'b0)));
end

assign ap_block_state40_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter26_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter26_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter27_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter27_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter28_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter28_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter29_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter29_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter30_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter30_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter31_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter31_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter32_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter32_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter33_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter33_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter34_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter34_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter35_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter35_ignore_call3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call0 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call3 = ((out2_s_TREADY_int_regslice == 1'b0) & (returns_pair_load_reg_592 == 1'd1));
end

assign ap_block_state50_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter36_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter36_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter37_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter37_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter38_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter38_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter39_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter39_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter40_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter40_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter41_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter41_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter42_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter42_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter43_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter43_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter44_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter44_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter45_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter45_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter60_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter60_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter46_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter46_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter47_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter47_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter48_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter48_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter49_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter49_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter50_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter50_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter51_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter51_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter52_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter52_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter53_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter53_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter54_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter54_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter55_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter55_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter61_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter61_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter56_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter56_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter57_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter57_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter58_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter58_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter59_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter59_ignore_call3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state74_pp0_stage0_iter71 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage0_iter71_ignore_call0 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage0_iter71_ignore_call3 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage0_iter72 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage0_iter72_ignore_call0 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage0_iter72_ignore_call3 = (out1_s_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state76 = ((regslice_both_out2_s_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out1_s_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_block_state7_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter62_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter62_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter63_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter63_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter64_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter64_ignore_call3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_109 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1780 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1986 = ((grp_fu_388_p2 == 1'd1) & (icmp_ln824_reg_638 == 1'd0) & (args_read_reg_574 == 8'd11));
end

always @ (*) begin
    ap_condition_2079 = (~(args_read_reg_574 == 8'd2) & ~(args_read_reg_574 == 8'd5) & ~(args_read_reg_574 == 8'd9) & ~(args_read_reg_574 == 8'd10) & ~(args_read_reg_574 == 8'd4) & ~(args_read_reg_574 == 8'd11) & ~(args_read_reg_574 == 8'd1) & ~(args_read_reg_574 == 8'd7) & ~(args_read_reg_574 == 8'd12) & ~(args_read_reg_574 == 8'd8));
end

always @ (*) begin
    ap_condition_2307 = ((1'b0 == ap_block_pp0_stage0_00001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_748 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_846 = ((grp_fu_388_p2 == 1'd0) & (icmp_ln824_reg_638 == 1'd0) & (args_read_reg_574 == 8'd11));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_data_V_reg_306 = 'bx;

assign ap_phi_reg_pp0_iter0_ufunc_out_first_10_reg_319 = 'bx;

always @ (*) begin
    ap_predicate_op148_fcmp_state3 = ((icmp_ln824_fu_490_p2 == 1'd0) & (args_read_reg_574 == 8'd11));
end

always @ (*) begin
    ap_predicate_op294_call_state31 = ((tmp_2_reg_660_pp0_iter16_reg == 1'd0) & (icmp_ln824_reg_638_pp0_iter16_reg == 1'd0) & (args_read_reg_574 == 8'd11));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln654_fu_536_p1 = select_ln654_fu_531_p3;

assign din_fu_525_p3 = ((octant1_reg_664_pp0_iter15_reg[0:0] == 1'b1) ? grp_fu_383_p2 : absx_reg_631_pp0_iter15_reg);

assign grp_fu_388_p0 = zext_ln368_fu_481_p1;

assign grp_sin_or_cos_float_s_fu_357_ap_start = grp_sin_or_cos_float_s_fu_357_ap_start_reg;

assign grp_sinh_cosh_range_redux_cordic_float_s_fu_346_d = in1_s_TDATA_int_regslice;

assign icmp_ln824_1_fu_496_p2 = ((tmp_3_fu_473_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln824_fu_490_p2 = ((tmp_fu_463_p4 == 8'd255) ? 1'b1 : 1'b0);

assign idxprom_fu_414_p1 = args;

assign in1_c_last_V_fu_437_p1 = in1_s_TLAST_int_regslice;

assign in1_s_TREADY = regslice_both_in1_s_V_data_V_U_ack_in;

assign in2_s_TREADY = regslice_both_in2_s_V_data_V_U_ack_in;

assign is_binary_address0 = idxprom_fu_414_p1;

assign octant1_fu_513_p2 = ((tmp_reg_626 > 8'd126) ? 1'b1 : 1'b0);

assign out1_s_TDATA_int_regslice = ap_phi_mux_ufunc_out_first_10_phi_fu_322_p22;

assign out1_s_TVALID = regslice_both_out1_s_V_data_V_U_vld_out;

assign out2_s_TVALID = regslice_both_out2_s_V_data_V_U_vld_out;

assign out_first_6_fu_552_p1 = p_Result_2_fu_545_p3;

assign p_Result_1_fu_477_p1 = in1_s_TDATA_int_regslice[30:0];

assign p_Result_2_fu_545_p3 = {{p_Result_s_reg_621_pp0_iter70_reg}, {ap_phi_mux_data_V_phi_fu_310_p6}};

assign returns_pair_address0 = idxprom_fu_414_p1;

assign select_ln639_fu_518_p3 = ((icmp_ln824_1_reg_642_pp0_iter69_reg[0:0] == 1'b1) ? 31'd1070141403 : 31'd2147483647);

assign select_ln654_fu_531_p3 = ((octant1_reg_664_pp0_iter70_reg[0:0] == 1'b1) ? res_1_reg_696 : res_reg_670_pp0_iter70_reg);

assign tmp_3_fu_473_p1 = in1_s_TDATA_int_regslice[22:0];

assign tmp_fu_463_p4 = {{in1_s_TDATA_int_regslice[30:23]}};

assign trunc_ln654_fu_540_p1 = bitcast_ln654_fu_536_p1[30:0];

assign ufunc_in_first_fu_441_p1 = in1_s_TDATA_int_regslice;

assign ufunc_in_second_fu_506_p1 = out2_c_data_V_fu_176;

assign zext_ln368_fu_481_p1 = p_Result_1_fu_477_p1;

always @ (posedge ap_clk) begin
    absx_reg_631[31] <= 1'b0;
    absx_reg_631_pp0_iter1_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter2_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter3_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter4_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter5_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter6_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter7_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter8_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter9_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter10_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter11_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter12_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter13_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter14_reg[31] <= 1'b0;
    absx_reg_631_pp0_iter15_reg[31] <= 1'b0;
end

endmodule //ufunc_call_f4
