<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p331" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_331{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_331{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_331{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_331{left:96px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t5_331{left:96px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t6_331{left:96px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_331{left:96px;bottom:1037px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t8_331{left:162px;bottom:1037px;}
#t9_331{left:166px;bottom:1037px;letter-spacing:-0.16px;}
#ta_331{left:255px;bottom:1037px;}
#tb_331{left:258px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_331{left:412px;bottom:1037px;}
#td_331{left:420px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#te_331{left:472px;bottom:1037px;}
#tf_331{left:484px;bottom:1037px;}
#tg_331{left:493px;bottom:1037px;}
#th_331{left:505px;bottom:1037px;letter-spacing:-0.16px;}
#ti_331{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tj_331{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tk_331{left:70px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tl_331{left:448px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tm_331{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_331{left:70px;bottom:904px;letter-spacing:0.13px;}
#to_331{left:152px;bottom:904px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_331{left:70px;bottom:880px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tq_331{left:408px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_331{left:470px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_331{left:70px;bottom:863px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tt_331{left:70px;bottom:846px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tu_331{left:729px;bottom:853px;}
#tv_331{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tw_331{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_331{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ty_331{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_331{left:70px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_331{left:70px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t11_331{left:70px;bottom:713px;letter-spacing:-0.18px;word-spacing:-1.02px;}
#t12_331{left:70px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_331{left:70px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t14_331{left:70px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_331{left:70px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_331{left:70px;bottom:612px;}
#t17_331{left:96px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t18_331{left:96px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_331{left:96px;bottom:582px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1a_331{left:70px;bottom:556px;}
#t1b_331{left:96px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_331{left:70px;bottom:533px;}
#t1d_331{left:96px;bottom:536px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_331{left:96px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_331{left:70px;bottom:493px;}
#t1g_331{left:96px;bottom:496px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1h_331{left:96px;bottom:480px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1i_331{left:70px;bottom:421px;letter-spacing:0.13px;}
#t1j_331{left:152px;bottom:421px;letter-spacing:0.17px;word-spacing:0.01px;}
#t1k_331{left:70px;bottom:397px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t1l_331{left:439px;bottom:397px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t1m_331{left:524px;bottom:397px;letter-spacing:-0.18px;word-spacing:-1.22px;}
#t1n_331{left:70px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_331{left:70px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_331{left:70px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1q_331{left:70px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_331{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1s_331{left:70px;bottom:289px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1t_331{left:70px;bottom:264px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1u_331{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_331{left:70px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1w_331{left:70px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1x_331{left:70px;bottom:149px;letter-spacing:-0.13px;}
#t1y_331{left:92px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t1z_331{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t20_331{left:816px;bottom:139px;}
#t21_331{left:831px;bottom:133px;letter-spacing:-0.15px;}
#t22_331{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_331{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_331{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_331{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_331{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_331{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_331{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_331{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_331{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_331{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.sa_331{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts331" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg331Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg331" style="-webkit-user-select: none;"><object width="935" height="1210" data="331/331.svg" type="image/svg+xml" id="pdf331" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_331" class="t s1_331">Vol. 1 </span><span id="t2_331" class="t s1_331">13-13 </span>
<span id="t3_331" class="t s2_331">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_331" class="t s3_331">The XSAVE feature set accesses Hi16_ZMM state only in 64-bit mode. Executions of XSAVE, XSAVEOPT, </span>
<span id="t5_331" class="t s3_331">XSAVEC, and XSAVES outside 64-bit mode do not modify the Hi16_ZMM section; executions of XRSTOR and </span>
<span id="t6_331" class="t s3_331">XRSTORS outside 64-bit mode do not update ZMM16–ZMM31. See Section 13.13. In general, </span>
<span id="t7_331" class="t s3_331">bytes 64(</span><span id="t8_331" class="t s4_331">i</span><span id="t9_331" class="t s3_331">-16)+63:64(</span><span id="ta_331" class="t s4_331">i</span><span id="tb_331" class="t s3_331">-16) are used for ZMM</span><span id="tc_331" class="t s4_331">i </span><span id="td_331" class="t s3_331">(for 16 </span><span id="te_331" class="t s5_331">≤ </span><span id="tf_331" class="t s4_331">i </span><span id="tg_331" class="t s5_331">≤ </span><span id="th_331" class="t s3_331">31). </span>
<span id="ti_331" class="t s3_331">All three components of AVX-512 state are XSAVE-managed and the Intel AVX-512 feature is XSAVE-enabled. The </span>
<span id="tj_331" class="t s3_331">XSAVE feature set can operate on AVX-512 state only if the feature set is enabled (CR4.OSXSAVE = 1) and has </span>
<span id="tk_331" class="t s3_331">been configured to manage AVX-512 state (XCR0[7:5] </span><span id="tl_331" class="t s3_331">= 111b). Intel AVX-512 instructions cannot be used unless </span>
<span id="tm_331" class="t s3_331">the XSAVE feature set is enabled and has been configured to manage AVX-512 state. </span>
<span id="tn_331" class="t s6_331">13.5.6 </span><span id="to_331" class="t s6_331">PT State </span>
<span id="tp_331" class="t s3_331">The register state used by Intel Processor Trace (</span><span id="tq_331" class="t s7_331">PT state</span><span id="tr_331" class="t s3_331">) comprises the following 9 MSRs: IA32_RTIT_CTL, </span>
<span id="ts_331" class="t s3_331">IA32_RTIT_OUTPUT_BASE, IA32_RTIT_OUTPUT_MASK_PTRS, IA32_RTIT_STATUS, IA32_RTIT_CR3_MATCH, </span>
<span id="tt_331" class="t s3_331">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B, IA32_RTIT_ADDR1_A, and IA32_RTIT_ADDR1_B. </span>
<span id="tu_331" class="t s8_331">1 </span>
<span id="tv_331" class="t s3_331">As noted in Section 13.1, the XSAVE feature set manages PT state as supervisor state component 8. Thus, PT state </span>
<span id="tw_331" class="t s3_331">is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="tx_331" class="t s3_331">CPUID.(EAX=0DH,ECX=8):EAX enumerates the size (in bytes) required for PT state. The MSRs are each allocated </span>
<span id="ty_331" class="t s3_331">8 bytes in the state component in the order given above. Thus, IA32_RTIT_CTL is at byte offset 0, </span>
<span id="tz_331" class="t s3_331">IA32_RTIT_OUTPUT_BASE at byte offset 8, etc. Any locations in the state component at or beyond byte offset 72 </span>
<span id="t10_331" class="t s3_331">are reserved. </span>
<span id="t11_331" class="t s3_331">PT state is XSAVE-managed but Intel Processor Trace is not XSAVE-enabled. The XSAVE feature set can operate on </span>
<span id="t12_331" class="t s3_331">PT state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage PT state </span>
<span id="t13_331" class="t s3_331">(IA32_XSS[8] = 1). Software can otherwise use Intel Processor Trace and access its MSRs (using RDMSR and </span>
<span id="t14_331" class="t s3_331">WRMSR) even if the XSAVE feature set is not enabled or has not been configured to manage PT state. </span>
<span id="t15_331" class="t s3_331">The following items describe special treatment of PT state by the XSAVES and XRSTORS instructions: </span>
<span id="t16_331" class="t s9_331">• </span><span id="t17_331" class="t s3_331">If XSAVES saves PT state, the instruction clears IA32_RTIT_CTL.TraceEn (bit 0) after saving the value of the </span>
<span id="t18_331" class="t s3_331">IA32_RTIT_CTL MSR and before saving any other PT state. If XSAVES causes a fault or a VM exit, it restores </span>
<span id="t19_331" class="t s3_331">IA32_RTIT_CTL.TraceEn to its original value. </span>
<span id="t1a_331" class="t s9_331">• </span><span id="t1b_331" class="t s3_331">If XSAVES saves PT state, the instruction saves zeroes in the reserved portions of the state component. </span>
<span id="t1c_331" class="t s9_331">• </span><span id="t1d_331" class="t s3_331">If XRSTORS would restore (or initialize) PT state and IA32_RTIT_CTL.TraceEn = 1, the instruction causes a </span>
<span id="t1e_331" class="t s3_331">general-protection exception (#GP) before modifying PT state. </span>
<span id="t1f_331" class="t s9_331">• </span><span id="t1g_331" class="t s3_331">If XRSTORS causes an exception or a VM exit, it does so before any modification to IA32_RTIT_CTL.TraceEn </span>
<span id="t1h_331" class="t s3_331">(even if it has loaded other PT state). </span>
<span id="t1i_331" class="t s6_331">13.5.7 </span><span id="t1j_331" class="t s6_331">PKRU State </span>
<span id="t1k_331" class="t s3_331">The register state used by the protection-key feature (</span><span id="t1l_331" class="t s7_331">PKRU state</span><span id="t1m_331" class="t s3_331">) is the 32-bit PKRU register. As noted in Section </span>
<span id="t1n_331" class="t s3_331">13.1, the XSAVE feature set manages PKRU state as user state component 9. Thus, PKRU state is located in the </span>
<span id="t1o_331" class="t s3_331">extended region of the XSAVE area (see Section 13.4.3). </span>
<span id="t1p_331" class="t s3_331">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=9):EBX enumerates the offset (in bytes, from the base of the </span>
<span id="t1q_331" class="t s3_331">XSAVE area) of the section of the extended region of the XSAVE area used for PKRU state (when the standard </span>
<span id="t1r_331" class="t s3_331">format of the extended region is used). CPUID.(EAX=0DH,ECX=9):EAX enumerates the size (in bytes) required for </span>
<span id="t1s_331" class="t s3_331">PKRU state. The XSAVE feature set uses bytes 3:0 of the PK-state section for the PKRU register. </span>
<span id="t1t_331" class="t s3_331">PKRU state is XSAVE-managed but the protection-key feature is not XSAVE-enabled. The XSAVE feature set can </span>
<span id="t1u_331" class="t s3_331">operate on PKRU state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage </span>
<span id="t1v_331" class="t s3_331">PKRU state (XCR0[9] = 1). Software can otherwise use protection keys and access PKRU state even if the XSAVE </span>
<span id="t1w_331" class="t s3_331">feature set is not enabled or has not been configured to manage PKRU state. </span>
<span id="t1x_331" class="t sa_331">1. </span><span id="t1y_331" class="t sa_331">These MSRs might not be supported by every processor that supports Intel Processor Trace. Software can use the CPUID instruction </span>
<span id="t1z_331" class="t sa_331">to discover which are supported; see Section 33.3.1, “Detection of Intel Processor Trace and Capability Enumeration,” of Intel </span>
<span id="t20_331" class="t s8_331">® </span>
<span id="t21_331" class="t sa_331">64 </span>
<span id="t22_331" class="t sa_331">and IA-32 Architectures Software Developer’s Manual, Volume 3C. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
