<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/BO-YU TSENG/Documents/FPGA/Xilinx/ATLYS/Prj/processors/ALU/ALU/ALU_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="alu_test" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/alu_test/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/alu_test/b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/alu_test/alu_control_input" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_control_input[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_control_input[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/alu_test/alu_result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/alu_test/zero_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">zero_out</obj_property>
      <obj_property name="ObjectShortName">zero_out</obj_property>
   </wvobject>
</wave_config>
