CORE
../../verilog/SVA/immediate1.sv
--buechi --k-induction --bound 1
^\[main\.assert\.1\] always main\.x & 1: PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
