`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Company:     TUBITAK - TUTEL
// Project:     TEKNOFEST CIP TASARIM YARISMASI
// Engineer:    -
// Version:     1.0
//*************************************************************************************************************************************************//
// Create Date:
// Module Name: teknofest_wrapper
//
// Description: 
//
//*************************************************************************************************************************************************//
// Copyright 2024 TUTEL (IC Design and Training Laboratory - TUBITAK).
/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////


module teknofest_memory #(
    parameter USE_SRAM  = 1,
    parameter MEM_DEPTH = 16 // Only valid for SRAM
)(
    input  logic        clk_i,
    input  logic        rst_ni,
    // Memory interface between the core and memory
    input  logic        req,
    output logic        ready,
    input  logic        we,
    input  logic[31:0]  addr,
    input  logic[127:0] wdata,
    input  logic[15:0]  wstrb,
    output logic[127:0] rdata,
    output logic        rvalid,
    
    // Related to DDR MIG
    input logic sys_rst,
    input logic sys_clk,
    
    output logic ui_clk,
    output logic ui_rst_n,
    
    output logic init_calib_complete,
    
    inout  [15:0] ddr2_dq,
    inout  [1:0]  ddr2_dqs_n,
    inout  [1:0]  ddr2_dqs_p,
    output [12:0] ddr2_addr,
    output [2:0]  ddr2_ba,
    output        ddr2_ras_n,
    output        ddr2_cas_n,
    output        ddr2_we_n,
    output        ddr2_reset_n,
    output        ddr2_ck_p,
    output        ddr2_ck_n,
    output        ddr2_cke,
    output        ddr2_cs_n,
    inout  [1:0]  ddr2_dm,
    output        ddr2_odt
);
    wire        sys_clk_i    = sys_clk;
    wire [26:0] app_addr     = addr[0 +: 27];
    wire [2:0]  app_cmd      = ~we ? (3'b001) : (wstrb != 16'hFFFF ? 3'b001 : 3'b000);
    wire        app_en       = req;
    wire [127:0]app_wdf_data = wdata;
    wire        app_wdf_end  = req && we;
    wire [15:0] app_wdf_mask = ~wstrb;
    wire        app_wdf_wren = req && we;
    
    wire [127:0]app_rd_data;
    wire        app_rd_data_valid;
    wire        app_rd_data_end;
    wire        app_wdf_rdy;
    wire        app_rdy;
    
    wire        app_sr_req = 1'b0;
    wire        app_ref_req = 1'b0;
    wire        app_zq_req  = 1'b0;
    wire        app_sr_active;
    wire        app_ref_ack;
    wire        app_zq_ack;
    
    wire        ui_clk_sync_rst;
    assign      ui_rst_n = ~ui_clk_sync_rst;
    wire        init_calib_complete;
    
    
    


    
    generate
        if(USE_SRAM == 1) begin : gen_sram
            localparam ADDR_W = $clog2(MEM_DEPTH);
            logic [127:0] memory [MEM_DEPTH-1:0];
            
            always_ff@(posedge clk_i) begin
                if(req && we) begin
                    for(int i=0; i<16; i++) begin
                        if(wstrb[i])
                            memory[addr[4+:ADDR_W]][i*8+:8] <= wdata[i*8 +: 8];
                    end
                end else if(req && ~we) begin
                    rdata <= memory[addr[4+:ADDR_W]];
                end
            end
            
            always_ff@(posedge clk_i or negedge rst_ni) begin
                if(~rst_ni) begin
                    rvalid <= 1'b0;
                    //ready <= 1'b0;
                end else begin
                    rvalid <= req && ~we && ready;
                    //ready <= req;
                end
            end
            
            assign ready = 1'b1;
            
            assign init_calib_complete = 1'b1;
            
        end else begin : gen_ddr
        
            assign rdata        = app_rd_data;
            assign rvalid       = app_rd_data_valid;
            assign ready        = (we ? (app_wdf_rdy && app_rdy) : app_rdy) && init_calib_complete;
    
            mig_7series_0 u_ddr(.*);

        end
    endgenerate

endmodule