// Seed: 2554973914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri0 id_6;
  supply1 id_7;
  wire id_8;
  wire id_9;
  assign id_5 = 1;
  supply0 id_10 = id_10 & id_7;
  genvar id_11;
  assign id_9 = id_3;
  assign id_8 = id_11;
  assign id_5 = id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    output wire id_12,
    output tri0 id_13
    , id_15
);
  wire id_16;
  assign id_15 = 1 << id_9 <-> id_4 * id_2;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15
  );
  assign modCall_1.id_7 = 0;
endmodule
