<p>IOAIU proxy cache paths not included in this scoping, we will include it in a later scoping effort.</p><p>If this is going to be generic release fixing proxy cache paths recommended.</p><p>Design consideration is to address the SRAM timing issues presented by NXP based off their SLOWER Automotive SRAMs. We considered banking SRAM &amp; multi-cycling the SRAMs but opt’d for logic redistribution and added pipestages to reduce/simplify design &amp; verification changes.  </p><p>If we had to fix all SRAM issues we would want to re-architect the blocks to have support for multicycle SRAMs and look at banking schemes following performance analysis.</p><p /><div class="table-wrap"><table data-layout="wide" data-local-id="e776ba73-a56c-4d26-ac6f-5f7a7854a072" class="confluenceTable"><colgroup><col style="width: 172.0px;"/><col style="width: 99.0px;"/><col style="width: 137.0px;"/><col style="width: 188.0px;"/><col style="width: 120.0px;"/><col style="width: 104.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Block </strong></p></th><th class="confluenceTh"><p><strong>Designers</strong></p></th><th class="confluenceTh"><p><strong>Work weeks</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Notes</strong></p></th><th class="confluenceTh"><p><strong>Verification impact</strong></p></th><th class="confluenceTh"><p><strong>Impacts 3.4 work &amp; start dates</strong></p></th></tr><tr><td class="confluenceTd"><p>TO IOAIU SRAMs</p></td><td class="confluenceTd"><p>Rong</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>OD Path timing fix complete. Additional paths to be addressed based if needed.</p></td><td class="confluenceTd"><p>No impact</p></td><td class="confluenceTd"><p>No</p></td></tr><tr><td class="confluenceTd"><p>FROM IOAIU SRAMs</p></td><td class="confluenceTd"><p>Rong</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>No additional work needed based off current NXP timing.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>No</p></td></tr><tr><td class="confluenceTd"><p>TO DMI TAG SRAMs</p></td><td class="confluenceTd"><p>Xiaojue</p><p>Boon</p><p>Jason/Ben</p></td><td class="confluenceTd"><p>Xiaojue - 4 weeks</p><p>Jason/Ben - 4 weeks</p><p>Boon - 1 week</p></td><td class="confluenceTd"><p>Coding yet to begin. More scoping may be needed.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Yes</p><p>Jason/Ben - would DMI debug/timing/coverage work. [Start - mid August]</p><p>Boon - low impact on CHIAIU/DCE debug &amp; coverage work.</p><p>[Start - mid August]</p></td></tr><tr><td class="confluenceTd"><p>FROM DMI TAG SRAMs</p></td><td class="confluenceTd"><p>Xiaojue</p></td><td class="confluenceTd"><p>Xiaojue - 2 weeks</p><p>Jason/Ben - 2 weeks</p></td><td class="confluenceTd"><p>Coding yet to begin. More scoping may be needed.</p></td><td class="confluenceTd"><p>TBD based on NXP’s feedback</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Yes</p><p>Jason/Ben - would DMI debug/timing/coverage work.</p><p>[Start - early September]</p></td></tr><tr><td class="confluenceTd"><p>TO DMI DATA SRAMs</p></td><td class="confluenceTd"><p>Xiaojue</p></td><td class="confluenceTd"><p>Xiaojue - 4 weeks</p></td><td class="confluenceTd"><p>Coding yet to begin.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>No</p></td></tr><tr><td class="confluenceTd"><p>FROM DMI DATA SRAMs</p></td><td class="confluenceTd"><p>Xiaojue</p></td><td class="confluenceTd"><p>Xiaojue - 2 weeks</p><p>Rong - 4 weeks</p></td><td class="confluenceTd"><p>In work pending Rong’s changes</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>No</p></td></tr><tr><td class="confluenceTd"><p>TO DCE TAG SRAMs</p></td><td class="confluenceTd"><p>Boon</p></td><td class="confluenceTd"><p>Boon - 4 weeks</p></td><td class="confluenceTd"><p>Coding yet to begin. More scoping may be needed.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Boon - impact on CHIAIU/DCE debug &amp; coverage work.</p><p>[Start - early September]</p></td></tr><tr><td class="confluenceTd"><p>FROM DCE TAG SRAMs</p></td><td class="confluenceTd"><p>Boon</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>No additional work needed based off current NXP timing.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>No</p></td></tr></tbody></table></div><p />