#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May  5 18:18:52 2025
# Process ID         : 5080
# Current directory  : C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1
# Command line       : vivado.exe -log uart_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_wrapper.tcl -notrace
# Log file           : C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper.vdi
# Journal file       : C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1\vivado.jou
# Running On         : sudescmptr
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17041 MB
# Swap memory        : 5303 MB
# Total Virtual      : 22344 MB
# Available Virtual  : 4395 MB
#-----------------------------------------------------------
source uart_wrapper.tcl -notrace
Command: link_design -top uart_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 603.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/LENOVO/uart_wrapper03/uart_wrapper03.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/LENOVO/uart_wrapper03/uart_wrapper03.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/LENOVO/uart_wrapper03/uart_wrapper03.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/LENOVO/uart_wrapper03/uart_wrapper03.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.srcs/constrs_1/new/uart_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_led'. [C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.srcs/constrs_1/new/uart_wrapper.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.srcs/constrs_1/new/uart_wrapper.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.srcs/constrs_1/new/uart_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 766.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 172 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 766.293 ; gain = 376.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 798.000 ; gain = 31.707

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2cd69e0ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.176 ; gain = 555.176

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1790.262 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Phase 1.1 Core Generation And Design Setup | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Phase 1 Initialization | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Phase 2 Timer Update And Timing Data Collection | Checksum: 2e342cd27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24c64ad66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Retarget | Checksum: 24c64ad66
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21bd4d5a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Constant propagation | Checksum: 21bd4d5a6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.262 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.262 ; gain = 0.000
Phase 5 Sweep | Checksum: 2d22a795b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Sweep | Checksum: 2d22a795b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 881 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2d22a795b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
BUFG optimization | Checksum: 2d22a795b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2d22a795b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Shift Register Optimization | Checksum: 2d22a795b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2d22a795b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Post Processing Netlist | Checksum: 2d22a795b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2cb6ff576

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1790.262 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2cb6ff576

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Phase 9 Finalization | Checksum: 2cb6ff576

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              17  |                                             75  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              76  |                                            881  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2cb6ff576

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.262 ; gain = 30.812

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2c5625eb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1875.148 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2c5625eb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1875.148 ; gain = 84.887

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c5625eb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1875.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2e4344ad7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1875.148 ; gain = 1108.855
INFO: [Vivado 12-24828] Executing command : report_drc -file uart_wrapper_drc_opted.rpt -pb uart_wrapper_drc_opted.pb -rpx uart_wrapper_drc_opted.rpx
Command: report_drc -file uart_wrapper_drc_opted.rpt -pb uart_wrapper_drc_opted.pb -rpx uart_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.148 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1875.148 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1875.148 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 236861d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1875.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc613a2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25fa867ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25fa867ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25fa867ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1791468

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21065bf14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21065bf14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 15d335833

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 15d335833

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 245 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 0 LUT, combined 109 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            109  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            109  |                   109  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2473d6156

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1fb7a9fd3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fb7a9fd3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296c57359

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2df723bb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25f0d16eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 326625a3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2b39bcf59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2bf1c8047

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2f9949b01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2f9949b01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2b65ac2b3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.631 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1db917560

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 287274f00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b65ac2b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.631. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 249d55182

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 249d55182

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 249d55182

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 249d55182

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 249d55182

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.148 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29a3b5fb8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000
Ending Placer Task | Checksum: 229df2f85

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.148 ; gain = 0.000
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file uart_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file uart_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_wrapper_utilization_placed.rpt -pb uart_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.148 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1875.148 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.631 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1875.148 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1875.148 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1875.148 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1875.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d6a51b6e ConstDB: 0 ShapeSum: a167b481 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a6f43186 | NumContArr: d7ea4ae6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3043071a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1971.242 ; gain = 96.094

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3043071a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1971.242 ; gain = 96.094

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3043071a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1971.242 ; gain = 96.094
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f4264e55

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2015.000 ; gain = 139.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.849  | TNS=0.000  | WHS=-0.204 | THS=-189.735|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 25c667660

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.000 ; gain = 139.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.849  | TNS=0.000  | WHS=-0.073 | THS=-0.213 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 26e7838b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.000 ; gain = 139.852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5774
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5774
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25f35e31e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25f35e31e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25bc1c7d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2015.000 ; gain = 139.852
Phase 4 Initial Routing | Checksum: 25bc1c7d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2f27cdc07

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1ad66c9b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.000 ; gain = 139.852
Phase 5 Rip-up And Reroute | Checksum: 1ad66c9b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198428fa7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.000 ; gain = 139.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 21ed24b0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21ed24b0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852
Phase 6 Delay and Skew Optimization | Checksum: 21ed24b0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.471  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26676a651

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852
Phase 7 Post Hold Fix | Checksum: 26676a651

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.733037 %
  Global Horizontal Routing Utilization  = 0.93123 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26676a651

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26676a651

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c028fe43

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c028fe43

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.471  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2c028fe43

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852
Total Elapsed time in route_design: 37.324 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 122fc91ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 122fc91ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.000 ; gain = 139.852
INFO: [Vivado 12-24828] Executing command : report_drc -file uart_wrapper_drc_routed.rpt -pb uart_wrapper_drc_routed.pb -rpx uart_wrapper_drc_routed.rpx
Command: report_drc -file uart_wrapper_drc_routed.rpt -pb uart_wrapper_drc_routed.pb -rpx uart_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file uart_wrapper_methodology_drc_routed.rpt -pb uart_wrapper_methodology_drc_routed.pb -rpx uart_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file uart_wrapper_methodology_drc_routed.rpt -pb uart_wrapper_methodology_drc_routed.pb -rpx uart_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file uart_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file uart_wrapper_route_status.rpt -pb uart_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file uart_wrapper_power_routed.rpt -pb uart_wrapper_power_summary_routed.pb -rpx uart_wrapper_power_routed.rpx
Command: report_power -file uart_wrapper_power_routed.rpt -pb uart_wrapper_power_summary_routed.pb -rpx uart_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file uart_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file uart_wrapper_bus_skew_routed.rpt -pb uart_wrapper_bus_skew_routed.pb -rpx uart_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2083.809 ; gain = 68.809
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2098.141 ; gain = 10.129
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 2107.316 ; gain = 19.246
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2107.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2107.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2107.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.572 . Memory (MB): peak = 2107.316 ; gain = 19.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/uart_wrapper03/uart_wrapper03.runs/impl_1/uart_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May  5 18:20:37 2025...
