#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 15 16:44:48 2021
# Process ID: 1572
# Current directory: E:/hdmi_fpga/hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20108 E:\hdmi_fpga\hdmi\hdmi.xpr
# Log file: E:/hdmi_fpga/hdmi/vivado.log
# Journal file: E:/hdmi_fpga/hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/hdmi_fpga/hdmi/hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.328 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vtc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vtc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/vtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/tb_vtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vtc
INFO: [VRFC 10-2458] undeclared symbol clk_out1, assumed default net type wire [E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/tb_vtc.v:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
"xelab -wto 62adf7a481544d2aa515056f0e660fbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_vtc_behav xil_defaultlib.tb_vtc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 62adf7a481544d2aa515056f0e660fbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_vtc_behav xil_defaultlib.tb_vtc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vtc
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.tb_vtc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vtc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vtc_behav -key {Behavioral:sim_1:Functional:tb_vtc} -tclbatch {tb_vtc.tcl} -view {E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg
source tb_vtc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vtc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.328 ; gain = 0.000
current_wave_config {tb_vtc_behav.wcfg}
tb_vtc_behav.wcfg
add_wave {{/tb_vtc/vtc_inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.328 ; gain = 0.000
save_wave_config {E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg}
current_wave_config {tb_vtc_behav.wcfg}
E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg
add_wave {{/tb_vtc/instance_name}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.328 ; gain = 0.000
save_wave_config {E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 15 17:31:02 2021...
