
#ifndef __HDMIREG__H
#define __HDMIREG__H

typedef struct {
	unsigned char SM;
	unsigned char SN;
	unsigned char RatioM;
	unsigned char RatioN;
} VIDEO_DPLL_RATIO_T;
#if 0
//Audio struct
typedef struct {
	int 	   freq;
	UINT8 coeff;
	UINT8 rate;
} HDMI_AUDIO_PLL_COEFF_T;
typedef struct {

	UINT8 N;
	UINT8 M;
	UINT8 O;
	UINT8 S;
	UINT8 S1;
	UINT32 D_HighByte;
	UINT32 D_LowByte;
	char *sample_rate;

} HDMI_AUDIO_PLL_PARAM_T;
#endif
//HDMI PHY struct
#define HDMI_CONST					const
typedef struct {
		UINT16 b_upper;
		UINT16 b_lower;
		UINT16 M_code;
		UINT16 N_code;
		UINT8 N_bypass;
		UINT8 MD_adj;
		UINT8 CK_LDOA;
		UINT8 CK_LDOD;
		UINT8 CK_CS;
		UINT8 CK_RS;
		UINT8 EQ_adj;
		UINT8 CDR_bias;
		UINT8 CDR_KP;
		UINT8 CDR_KP2;
		UINT8 CDR_KI;
		UINT8 CDR_KD;
		UINT8 EQ_gain;
		UINT8 EQ_bias;
		UINT8 CK_Icp;
		UINT8 PR;
	//	UINT8 reg_RESERVED_02;
		//UINT8 reg_RESERVED_05;
		//UINT8 reg_ADAPTIVE_EQUALIZER;
		//UINT8 reg_RESERVED_FA;
		char *band_name;
} HDMI_PHY_PARAM_T;

typedef enum {
	AUDIO_FSM_AUDIO_START = 0,
	AUDIO_FSM_FREQ_DETECT,
	AUDIO_FSM_AUDIO_WAIT_TO_START,
	AUDIO_FSM_AUDIO_START_OUT,
	AUDIO_FSM_AUDIO_WAIT_PLL_READY,
	AUDIO_FSM_AUDIO_CHECK
} HDMI_AUDIO_FSM_T;


typedef enum {

	AUDIO_FORMAT_LPCM = 0,
	AUDIO_FORMAT_NONLPCM

} HDMI_AUDIO_FORMAT_T;

typedef struct {
	unsigned long ACR_freq;			// Audio Frequency from ACR
	unsigned long AudioInfo_freq;		// Audio Frequency from Audio Info Frame
	unsigned long SPDIF_freq;			// Audio Frequency from SPDIF Channel Status Info
} HDMI_AUDIO_FREQ_T;

typedef struct {
	int 	   freq;
	unsigned char coeff;
	unsigned char rate;
} HDMI_AUDIO_PLL_COEFF_T;

typedef struct {

	unsigned char N;
	unsigned char M;
	unsigned char O;
	unsigned char S;
	unsigned char S1;
	unsigned int D_HighByte;
	unsigned int D_LowByte;
	const char *sample_rate;

} HDMI_AUDIO_PLL_PARAM_T;

typedef enum {
	HDMI_AUDIO_N_CTS_TREND_BOUND = 0,
	HDMI_AUDIO_TREND_BOUND,
	HDMI_AUDIO_N_CTS,
} HDMI_AUDIO_TRACK_MODE;


//============================
//
//	NOTICE:
//	1. check QA_BOARD ( QA or demo board0
//	2. check HDMI or MHL input path (only enable you need)
//	3. disable HDCP_BIST_Check if not neccessory
//
//============================


//========= BOARD DEFINITION ======
#define QA_BOARD                                            1	// 1:QA BOARD; 0:DEMO BOARD

//========= USER DEFINITION ======
#define HDMI_PRINT_EN                               1
#define HotPlugDetect                                   1
#define Load_EDID_HDCP_KEY	                     1
#define ClockHysteresis                                0
#define Default_Auto_EQ                               1
#define CheckKoffSetError                            1
#define Audio_Output_Setting                      1
#define ENABLE_PWR_IP_CLOSE_SIRIUS      1
#define PLL_LDO1v8                                      3 // ((rtd_inl(SC_VERID_reg) < 0x63300002)?3:2)
#define ManualZ0                                          0x12
#define RGBlane                                            '3'	//Set '3' is RGB lanes	//Set 'B' is only B lane	//Set 'R' is only R lane
#define Debug_FIFOclock                             0	//FIFO clock seltect	//B setting 0	//G setting 1	//R setting 2
#define CLOCK_INVERT                                 1
#define MAC2_DIC_RESET                             1	//CDR_RST_Flow
#define VER_B_DC_BUFFER_FLOW                0     //sync with ap code, but disable in qc
#define HDMI_AUTO_DEONLY                       0
#define QC_RESET                                        1	// reset register state to init
#define CRC_COUNT                                     (10)	// In general test every 100ms, crc check loop count.  (ex.10*60 = 1 mins)
#define CRC_ERROR_BREAK                         0 // Debug Use: Break this loop if CRC error
#define LOOP_ERROR_BREAK                       0       // Debug Use: Quit program if any error occurred
#define CRT_ALL_ON                                    0  // Debug Use: Enable all CRT

// ------------  HDMI ----------------
#define HDMI1_CHECK_CRC		1
#define HDMI2_CHECK_CRC		1
#define HDMI3_CHECK_CRC		1
//#define HDMI_DisplayPanel		HDMI_1080p
#define ReloadMax				1
#define HDMI_QCloop				1	//QC Test loop
#define HDCP_BIST_Check			1
#define READ_INFOFRAME               0


// -------------  MHL ----------------
#define MHL1_CHECK_CRC              0
#define MHL2_CHECK_CRC              0
#define MHL3_CHECK_CRC              1
//#define MHL_DisplayPanel             HDMI_1080p
#define MHL_ReloadMax                 1
#define MHL_QCloop                       1	//QC Test loop
#define KEEP_WAITING_DATA       0

//#define MHLPacketPixel 			'm'	//Set 'x' is Mik 706 xtal input PLL	//Set 'm' is Mik 706 source clock input PLL 	//Set '0' is normal pattern
#define Default_CBUS_EN			1
#define Default_PPmode 			0
#define CTS_TEST	 			0
#if CTS_TEST==0
#define LOOP_TIMEOUT	 		3000 //3000ms
#endif

// -------  AUDIO -----------
#define HDMI_OLD_CLK_DETECT				0
#define HDMI_SUPPORT_HBR					0
#define HDMI_SUPPORT_NONPCM				0
#define HDMI_IS_AUDIO_SPDIF_PATH()		1
#define HDMI_AUDIO_SUPPORT_NON_PCM()	(HDMI_SUPPORT_NONPCM != 0)
#define HDMI_AUDIO_IS_LPCM()			((rtd_inl(HDMI_HDMI_SR_VADDR) & _BIT4) == 0)

#if CONFIG_QC_HDMI_TX
    #undef HDMI3_CHECK_CRC
    #define HDMI3_CHECK_CRC 0
    #undef MHL3_CHECK_CRC
    #define MHL3_CHECK_CRC 0   
#endif

#define RDC_TEST				0
#if RDC_TEST
#undef HDMI1_CHECK_CRC
#define HDMI1_CHECK_CRC			0
#undef HDMI2_CHECK_CRC
#define HDMI2_CHECK_CRC			0
#undef HDMI3_CHECK_CRC
#define HDMI3_CHECK_CRC			1

#undef RGBlane
#define RGBlane					'B'

//#undef CRC_UNSTABLE_BREAK
//#define CRC_UNSTABLE_BREAK		1

//#undef What100mSec
//#define What100mSec				5

#undef HDMI_DisplayPanel
#undef MHL_DisplayPanel

#undef Default_CBUS_EN
#define Default_CBUS_EN			0

#undef HDCP_BIST_Check
#define HDCP_BIST_Check			0

#endif


//Display consant
#define HDMI_1080i 			745
#define HDMI_1080p 			1485

//HDCP
#define	HDCP_10_DVI		0x91
#define	HDCP_11_HDMI		0x93

//for sync with demo code
#define hdmiport_mask		rtd_maskl
#define hdmiport_out			rtd_outl
#define hdmiport_in			rtd_inl
#define hdmi_mask			rtd_maskl
#define hdmi_out				rtd_outl
#define hdmi_in				rtd_inl

#define MHL_SUPPORT		CONFIG_QC_MHL

#define HDMI_DELAYMS(x)		mdelay(x)

#define GET_ISMHL()			(!(rtd_inl(REG_MHL_CTRL_reg) & REG_MHL_CTRL_reg_mhl_hdmisel_mask))
#define GET_HDMI_CD()		(hdmi_in(HDMI_TMDS_DPC0_VADDR) & (0x0f))  //TMDS_DPC0_get_dpc_cd(rtd_inl(TMDS_DPC0_reg))

//CRT Register
#define SC_VERID_reg		0xb8060000
#define ST_SRST1_reg		0xb8060034

#define RSTN_HDMI_DET		(_BIT8)
#define RSTN_CBUS_TX		(_BIT5)
#define RSTN_CBUS			(_BIT4)

 

#define ST_CLKEN1_reg		0xb8060044

#define CLKEN_CBUS_TX_IP	(_BIT17)
#define CLKEN_HDMI_DET		(_BIT8)
#define CLKEN_CBUS_TX		(_BIT5)
#define CLKEN_CBUS			(_BIT4)

 

#define SOFT_RESET3_reg		0xb8000008
#define RSTN_TVSB2	(_BIT12)
#define RSTN_IFADC	(_BIT5)
#define RSTN_APLL_ADC	(_BIT4)
#define RSTN_DISPIM	(_BIT2)
#define RSTN_DISP	(_BIT1)




#define CLOCK_ENABLE1_reg		0xb800000c
#define CLKEN_DCU	(_BIT18)



#define GROUP1_CK_EN_reg		0xb8000014
#define CLKEN_TVSB2		(_BIT30)
#define CLKEN_APLL_ADC		(_BIT24)
#define CLKEN_IFADC		(_BIT16)
#define CLKEN_DISPIM		(_BIT4)
#define CLKEN_DISP		(_BIT3)



//APLL_ADC Register
#define PLL_CTRL_reg		0xb8020104
#define APLLLDOPOW	(_BIT18)




//CLK detect register
#define HDMI_CLKDET_CLKDETCR_VADDR                 (0xB8061f00)
#define HDMI_CLKDET_CLKDETSR_VADDR                 (0xB8061f04)
#define HDMI_CLKDET_GDI_TMDSCLK_SETTING_00_VADDR   (0xB8061f08)
#define HDMI_CLKDET_GDI_TMDSCLK_SETTING_01_VADDR   (0xB8061f0c)
#define HDMI_CLKDET_GDI_TMDSCLK_SETTING_02_VADDR   (0xB8061f10)

// HDMI MAC
// HDMI Register Address
//

#undef HDMI_HAVE_HDMI_DMA
#undef HDMI_HAVE_HDMI_DITHER_12X10
#undef HDMI_HAVE_HDMI_3D_TG

//#define HDMI_HAVE_HDMI_DMA        			0
//#define HDMI_HAVE_HDMI_DITHER_12X10		0
//#define HDMI_HAVE_HDMI_3D_TG				0
#define HDMI_HAVE_PTG						0

#define GETCHAR_ESC (0x1B == rtd_inl(0x18062300)) //UART0
//#define GETCHAR_ESC (0x1B == rtd_inl(0x1801bc00)) //UART1
#define GETCHAR_x ('x' == rtd_inl(0x18062300)) //UART0
//#define GETCHAR_x ('x' == rtd_inl(0x1801bc00)) //UART1

#define CLEARCHAR() while( 0x20!=rtd_inl(0x18062300) );  //UART0
//#define CLEARCHAR() while( 0x20!=rtd_inl(0x1801bc00) );  //UART1






#define HDMI_TMDS_MSR0_VADDR                       (0xb8007000)
#define HDMI_TMDS_MSR1_VADDR                       (0xb8007004)
#define HDMI_TMDS_CRCC_VADDR                       (0xb8007008)
#define HDMI_TMDS_CRCO0_VADDR                      (0xb800700c)
#define HDMI_TMDS_CRCO1_VADDR                      (0xb8007010)
#define HDMI_TMDS_CTRL_VADDR                       (0xb8007014)
#define HDMI_TMDS_OUTCTL_VADDR                     (0xb8007018)
#define HDMI_TMDS_PWDCTL_VADDR                     (0xb800701c)
#define HDMI_TMDS_Z0CC_VADDR                       (0xb8007020)
#define HDMI_TMDS_CPS_VADDR                        (0xb8007024)
#define HDMI_TMDS_UDC_VADDR                        (0xb8007028)
#define HDMI_TMDS_ERRC_VADDR                       (0xb800702c)
#define HDMI_TMDS_OUT_CTRL_VADDR                   (0xb8007030)
#define HDMI_TMDS_ROUT_VADDR                       (0xb8007034)
#define HDMI_TMDS_GOUT_VADDR                       (0xb8007038)
#define HDMI_TMDS_BOUT_VADDR                       (0xb800703c)
#define HDMI_TMDS_DPC0_VADDR                       (0xb8007040)
#define HDMI_TMDS_DPC1_VADDR                       (0xb8007044)
#define HDMI_TMDS_DPC_SET0_VADDR                   (0xb8007048)
#define HDMI_TMDS_DPC_SET1_VADDR                   (0xb800704c)
#define HDMI_TMDS_DPC_SET2_VADDR                   (0xb8007050)
#define HDMI_TMDS_DPC_SET3_VADDR                   (0xb8007054)
#define HDMI_TMDS_DET_CTL_VADDR                    (0xb8007058)
#define HDMI_TMDS_DET_STS_VADDR                    (0xb800705c)
#define HDMI_VIDEO_BIT_ERR_DET_VADDR               (0xb8007060)
#define HDMI_VIDEO_BIT_ERR_STATUS_VADDR            (0xb8007064)
#define HDMI_HDMI_SR_VADDR                         (0xb8007080)
#define HDMI_HDMI_GPVS_VADDR                       (0xb8007084)
#define HDMI_HDMI_PSAP_VADDR                       (0xb8007088)
#define HDMI_HDMI_PSDP_VADDR                       (0xb800708c)
#define HDMI_HDMI_SCR_VADDR                        (0xb8007090)
#define HDMI_HDMI_BCHCR_VADDR                      (0xb8007094)
#define HDMI_HDMI_AVMCR_VADDR                      (0xb8007098)
#define HDMI_HDMI_WDCR0_VADDR                      (0xb800709c)
#define HDMI_HDMI_DBCR_VADDR                       (0xb80070a0)
#define HDMI_HDMI_AWDSR_VADDR                      (0xb80070a4)
#define HDMI_HDMI_VWDSR_VADDR                      (0xb80070a8)
#define HDMI_HDMI_PAMICR_VADDR                     (0xb80070ac)
#define HDMI_HDMI_PTRSV1_VADDR                     (0xb80070b0)
#define HDMI_HDMI_PVGCR0_VADDR                     (0xb80070b4)
#define HDMI_HDMI_PVSR0_VADDR                      (0xb80070b8)
#define HDMI_HDMI_VCR_VADDR                        (0xb80070bc)
#define HDMI_HDMI_ACRCR_VADDR                      (0xb80070c0)
#define HDMI_HDMI_ACRSR0_VADDR                     (0xb80070c4)
#define HDMI_HDMI_ACRSR1_VADDR                     (0xb80070c8)
#define HDMI_HDMI_ACS0_VADDR                       (0xb80070cc)
#define HDMI_HDMI_ACS1_VADDR                       (0xb80070d0)
#define HDMI_HDMI_INTCR_VADDR                      (0xb80070d4)
#define HDMI_HDMI_ALCR_VADDR                       (0xb80070d8)
#define HDMI_HDMI_AOCR_VADDR                       (0xb80070dc)
#define HDMI_HDMI_BCSR_VADDR                       (0xb80070e0)
#define HDMI_HDMI_ASR0_VADDR                       (0xb80070e4)
#define HDMI_HDMI_ASR1_VADDR                       (0xb80070e8)
#define HDMI_HDMI_VIDEO_FORMAT_VADDR               (0xb80070ec)
#define HDMI_HDMI_3D_FORMAT_VADDR                  (0xb80070f0)
#define HDMI_AUDIO_SAMPLE_RATE_CHANGE_IRQ_VADDR    (0xb8007100)
#define HDMI_HIGH_BIT_RATE_AUDIO_PACKET_VADDR      (0xb8007104)
#define HDMI_HDMI_AFCR_VADDR                       (0xb8007108)
#define HDMI_HDMI_AFSR_VADDR                       (0xb800710c)
#define HDMI_HDMI_MAGCR0_VADDR                     (0xb8007110)
#define HDMI_HDMI_MAG_M_FINAL_VADDR                (0xb8007114)
#define HDMI_ZCD_CTRL_VADDR                        (0xb8007118)
#define HDMI_AUDIO_FREQDET_VADDR                   (0xb800711c)
#define HDMI_RANGE0_1_VADDR                        (0xb8007120)
#define HDMI_RANGE2_3_VADDR                        (0xb8007124)
#define HDMI_RANGE4_5_VADDR                        (0xb8007128)
#define HDMI_PRESET_S_CODE0_VADDR                  (0xb800712c)
#define HDMI_PRESET_S_CODE1_VADDR                  (0xb8007130)
#define HDMI_PRBS7_R_CTRL_VADDR                    (0xb8007134)
#define HDMI_PRBS7_G_CTRL_VADDR                    (0xb8007138)
#define HDMI_PRBS7_B_CTRL_VADDR                    (0xb800713c)
#define HDMI_HDMI_LEADING_GB_CMP_CTRL_VADDR        (0xb8007140)
#define HDMI_HDMI_LEADING_GB_CMP_TIMES_VADDR       (0xb8007144)
#define HDMI_HDMI_LEADING_GB_CMP_CNT_VADDR         (0xb8007148)
#define HDMI_AUDIO_CTS_UP_BOUND_VADDR              (0xb800714c)
#define HDMI_AUDIO_CTS_LOW_BOUND_VADDR             (0xb8007150)
#define HDMI_AUDIO_N_UP_BOUND_VADDR                (0xb8007154)
#define HDMI_AUDIO_N_LOW_BOUND_VADDR               (0xb8007158)
#define HDMI_MHL_HDMI_MAC_CTRL_VADDR               (0xb800715c)
#define HDMI_MHL_3D_FORMAT_VADDR                   (0xb8007160)
#define HDMI_LIGHT_SLEEP_VADDR                     (0xb8007170)
#define HDMI_DEEP_SLEEP_VADDR                      (0xb8007174)
#define HDMI_SHOT_DOWN_VADDR                       (0xb8007178)
#define HDMI_READ_MARGIN_ENABLE_VADDR              (0xb800717c)
#define HDMI_READ_MARGIN_VADDR                     (0xb8007180)
#define HDMI_BIST_MODE_VADDR                       (0xb8007184)
#define HDMI_BIST_DONE_VADDR                       (0xb8007188)
#define HDMI_BIST_FAIL_VADDR                       (0xb800718c)
#define HDMI_DRF_MODE_VADDR                        (0xb8007190)
#define HDMI_DRF_RESUME_VADDR                      (0xb8007194)
#define HDMI_DRF_DONE_VADDR                        (0xb8007198)
#define HDMI_DRF_PAUSE_VADDR                       (0xb800719c)
#define HDMI_DRF_FAIL_VADDR                        (0xb80071a0)
#define HDMI_DVS_VADDR                             (0xb80071a4)
#define HDMI_DVSE_VADDR                            (0xb80071a8)
#define HDMI_CTS_FIFO_CTL_VADDR                    (0xb80071ac)
#define HDMI_CBUS_CLK_CTL_VADDR                    (0xb80071b0)
#define HDMI_HDCP_BIST_VADDR                       (0xb8007200)
#define HDMI_HDCP_CR_VADDR                         (0xb8007204)
#define HDMI_HDCP_DKAP_VADDR                       (0xb8007208)
#define HDMI_HDCP_PCR_VADDR                        (0xb800720c)
#define HDMI_HDCP_FLAG1_VADDR                      (0xb8007210)
#define HDMI_HDCP_FLAG2_VADDR                      (0xb8007214)
#define HDMI_HDCP_AP_VADDR                         (0xb8007218)
#define HDMI_HDCP_DP_VADDR                         (0xb800721c)
#define HDMI_HDMI_CMCR_VADDR                       (0xb8007300)
#define HDMI_HDMI_MCAPR_VADDR                      (0xb8007304)
#define HDMI_HDMI_SCAPR_VADDR                      (0xb8007308)
#define HDMI_HDMI_DCAPR0_VADDR                     (0xb800730c)
#define HDMI_HDMI_PSCR_VADDR                       (0xb8007310)
#define HDMI_HDMI_AFDD_VADDR                       (0xb800731c)
#define HDMI_HDMI_FTR_VADDR                        (0xb8007320)
#define HDMI_HDMI_FBR_VADDR                        (0xb8007324)
#define HDMI_HDMI_ICPSNCR0_VADDR                   (0xb8007328)
#define HDMI_HDMI_PCPSNCR0_VADDR                   (0xb800732c)
#define HDMI_HDMI_ICTPSR0_VADDR                    (0xb8007330)
#define HDMI_HDMI_PCTPSR0_VADDR                    (0xb8007334)
#define HDMI_HDMI_ICBPSR0_VADDR                    (0xb8007338)
#define HDMI_HDMI_PCBPSR0_VADDR                    (0xb800733c)
#define HDMI_HDMI_NTX1024TR0_VADDR                 (0xb8007340)
#define HDMI_HDMI_STBPR_VADDR                      (0xb8007344)
#define HDMI_HDMI_NCPER_VADDR                      (0xb8007348)
#define HDMI_HDMI_PETR_VADDR                       (0xb800734c)
#define HDMI_HDMI_AAPNR_VADDR                      (0xb8007350)
#define HDMI_HDMI_APDMCR_VADDR                     (0xb8007354)
#define HDMI_HDMI_APTMCR0_VADDR                    (0xb8007358)
#define HDMI_HDMI_APTMCR1_VADDR                    (0xb800735c)
#define HDMI_HDMI_NPECR_VADDR                      (0xb8007360)
#define HDMI_HDMI_NROR_VADDR                       (0xb8007364)
#define HDMI_HDMI_NTX1024TR0_THRESHOLD_VADDR       (0xb8007368)
#define HDMI_HDMI_APLLCR0_VADDR                    (0xb8007380)
#define HDMI_HDMI_APLLCR1_VADDR                    (0xb8007384)
#define HDMI_HDMI_APLLCR2_VADDR                    (0xb8007388)
#define HDMI_HDMI_APLLCR3_VADDR                    (0xb800738c)
#define HDMI_HDMI_APLL_TESTM_VADDR                 (0xb8007390)
#define HDMI_HDMI_VPLLCR0_VADDR                    (0xb8007400)
#define HDMI_HDMI_VPLLCR1_VADDR                    (0xb8007404)
#define HDMI_HDMI_VPLLCR2_VADDR                    (0xb8007408)
#define HDMI_MN_SCLKG_CTRL_VADDR                   (0xb8007410)
#define HDMI_MN_SCLKG_DIVS_VADDR                   (0xb8007414)






#define TMDS_MSR0                                                     0x18007000
#define TMDS_MSR0_reg_addr                                            "0xb8007000"
#define TMDS_MSR0_reg                                                 0xb8007000
#define TMDS_MSR0_inst_addr                                           "0x0000"
#define TMDS_MSR0_inst                                                0x0000
#define TMDS_MSR0_tmm_shift                                           (7)
#define TMDS_MSR0_mt_shift                                            (4)
#define TMDS_MSR0_ncp_shift                                           (0)
#define TMDS_MSR0_tmm_mask                                            (0x00000080)
#define TMDS_MSR0_mt_mask                                             (0x00000070)
#define TMDS_MSR0_ncp_mask                                            (0x0000000F)
#define TMDS_MSR0_tmm(data)                                           (0x00000080&((data)<<7))
#define TMDS_MSR0_mt(data)                                            (0x00000070&((data)<<4))
#define TMDS_MSR0_ncp(data)                                           (0x0000000F&(data))
#define TMDS_MSR0_get_tmm(data)                                       ((0x00000080&(data))>>7)
#define TMDS_MSR0_get_mt(data)                                        ((0x00000070&(data))>>4)
#define TMDS_MSR0_get_ncp(data)                                       (0x0000000F&(data))


#define TMDS_MSR1                                                     0x18007004
#define TMDS_MSR1_reg_addr                                            "0xb8007004"
#define TMDS_MSR1_reg                                                 0xb8007004
#define TMDS_MSR1_inst_addr                                           "0x0001"
#define TMDS_MSR1_inst                                                0x0001
#define TMDS_MSR1_tms_shift                                           (12)
#define TMDS_MSR1_mrs_shift                                           (10)
#define TMDS_MSR1_ms_shift                                            (8)
#define TMDS_MSR1_ctc_shift                                           (7)
#define TMDS_MSR1_vmr_shift                                           (0)
#define TMDS_MSR1_tms_mask                                            (0x00001000)
#define TMDS_MSR1_mrs_mask                                            (0x00000C00)
#define TMDS_MSR1_ms_mask                                             (0x00000300)
#define TMDS_MSR1_ctc_mask                                            (0x00000080)
#define TMDS_MSR1_vmr_mask                                            (0x0000007F)
#define TMDS_MSR1_tms(data)                                           (0x00001000&((data)<<12))
#define TMDS_MSR1_mrs(data)                                           (0x00000C00&((data)<<10))
#define TMDS_MSR1_ms(data)                                            (0x00000300&((data)<<8))
#define TMDS_MSR1_ctc(data)                                           (0x00000080&((data)<<7))
#define TMDS_MSR1_vmr(data)                                           (0x0000007F&(data))
#define TMDS_MSR1_get_tms(data)                                       ((0x00001000&(data))>>12)
#define TMDS_MSR1_get_mrs(data)                                       ((0x00000C00&(data))>>10)
#define TMDS_MSR1_get_ms(data)                                        ((0x00000300&(data))>>8)
#define TMDS_MSR1_get_ctc(data)                                       ((0x00000080&(data))>>7)
#define TMDS_MSR1_get_vmr(data)                                       (0x0000007F&(data))


#define TMDS_CRCC                                                     0x18007008
#define TMDS_CRCC_reg_addr                                            "0xb8007008"
#define TMDS_CRCC_reg                                                 0xb8007008
#define TMDS_CRCC_inst_addr                                           "0x0002"
#define TMDS_CRCC_inst                                                0x0002
#define TMDS_CRCC_crc_done_shift                                      (4)
#define TMDS_CRCC_crc_nonstable_shift                                 (3)
#define TMDS_CRCC_crcts_shift                                         (1)
#define TMDS_CRCC_crcc_shift                                          (0)
#define TMDS_CRCC_crc_done_mask                                       (0x00000010)
#define TMDS_CRCC_crc_nonstable_mask                                  (0x00000008)
#define TMDS_CRCC_crcts_mask                                          (0x00000006)
#define TMDS_CRCC_crcc_mask                                           (0x00000001)
#define TMDS_CRCC_crc_done(data)                                      (0x00000010&((data)<<4))
#define TMDS_CRCC_crc_nonstable(data)                                 (0x00000008&((data)<<3))
#define TMDS_CRCC_crcts(data)                                         (0x00000006&((data)<<1))
#define TMDS_CRCC_crcc(data)                                          (0x00000001&(data))
#define TMDS_CRCC_get_crc_done(data)                                  ((0x00000010&(data))>>4)
#define TMDS_CRCC_get_crc_nonstable(data)                             ((0x00000008&(data))>>3)
#define TMDS_CRCC_get_crcts(data)                                     ((0x00000006&(data))>>1)
#define TMDS_CRCC_get_crcc(data)                                      (0x00000001&(data))


#define TMDS_CRCO0                                                    0x1800700c
#define TMDS_CRCO0_reg_addr                                           "0xb800700c"
#define TMDS_CRCO0_reg                                                0xb800700c
#define TMDS_CRCO0_inst_addr                                          "0x0003"
#define TMDS_CRCO0_inst                                               0x0003
#define TMDS_CRCO0_crcob2_3_shift                                     (16)
#define TMDS_CRCO0_crcob2_2_shift                                     (8)
#define TMDS_CRCO0_crcob2_1_shift                                     (0)
#define TMDS_CRCO0_crcob2_3_mask                                      (0x00FF0000)
#define TMDS_CRCO0_crcob2_2_mask                                      (0x0000FF00)
#define TMDS_CRCO0_crcob2_1_mask                                      (0x000000FF)
#define TMDS_CRCO0_crcob2_3(data)                                     (0x00FF0000&((data)<<16))
#define TMDS_CRCO0_crcob2_2(data)                                     (0x0000FF00&((data)<<8))
#define TMDS_CRCO0_crcob2_1(data)                                     (0x000000FF&(data))
#define TMDS_CRCO0_get_crcob2_3(data)                                 ((0x00FF0000&(data))>>16)
#define TMDS_CRCO0_get_crcob2_2(data)                                 ((0x0000FF00&(data))>>8)
#define TMDS_CRCO0_get_crcob2_1(data)                                 (0x000000FF&(data))


#define TMDS_CRCO1                                                    0x18007010
#define TMDS_CRCO1_reg_addr                                           "0xb8007010"
#define TMDS_CRCO1_reg                                                0xb8007010
#define TMDS_CRCO1_inst_addr                                          "0x0004"
#define TMDS_CRCO1_inst                                               0x0004
#define TMDS_CRCO1_crcob2_6_shift                                     (16)
#define TMDS_CRCO1_crcob2_5_shift                                     (8)
#define TMDS_CRCO1_crcob2_4_shift                                     (0)
#define TMDS_CRCO1_crcob2_6_mask                                      (0x00FF0000)
#define TMDS_CRCO1_crcob2_5_mask                                      (0x0000FF00)
#define TMDS_CRCO1_crcob2_4_mask                                      (0x000000FF)
#define TMDS_CRCO1_crcob2_6(data)                                     (0x00FF0000&((data)<<16))
#define TMDS_CRCO1_crcob2_5(data)                                     (0x0000FF00&((data)<<8))
#define TMDS_CRCO1_crcob2_4(data)                                     (0x000000FF&(data))
#define TMDS_CRCO1_get_crcob2_6(data)                                 ((0x00FF0000&(data))>>16)
#define TMDS_CRCO1_get_crcob2_5(data)                                 ((0x0000FF00&(data))>>8)
#define TMDS_CRCO1_get_crcob2_4(data)                                 (0x000000FF&(data))


#define TMDS_CTRL                                                     0x18007014
#define TMDS_CTRL_reg_addr                                            "0xb8007014"
#define TMDS_CTRL_reg                                                 0xb8007014
#define TMDS_CTRL_inst_addr                                           "0x0005"
#define TMDS_CTRL_inst                                                0x0005
#define TMDS_CTRL_bcd_shift                                           (7)
#define TMDS_CTRL_gcd_shift                                           (6)
#define TMDS_CTRL_rcd_shift                                           (5)
#define TMDS_CTRL_ho_shift                                            (4)
#define TMDS_CTRL_yo_shift                                            (3)
#define TMDS_CTRL_dummy18007014_2_0_shift                             (0)
#define TMDS_CTRL_bcd_mask                                            (0x00000080)
#define TMDS_CTRL_gcd_mask                                            (0x00000040)
#define TMDS_CTRL_rcd_mask                                            (0x00000020)
#define TMDS_CTRL_ho_mask                                             (0x00000010)
#define TMDS_CTRL_yo_mask                                             (0x00000008)
#define TMDS_CTRL_dummy18007014_2_0_mask                              (0x00000007)
#define TMDS_CTRL_bcd(data)                                           (0x00000080&((data)<<7))
#define TMDS_CTRL_gcd(data)                                           (0x00000040&((data)<<6))
#define TMDS_CTRL_rcd(data)                                           (0x00000020&((data)<<5))
#define TMDS_CTRL_ho(data)                                            (0x00000010&((data)<<4))
#define TMDS_CTRL_yo(data)                                            (0x00000008&((data)<<3))
#define TMDS_CTRL_dummy18007014_2_0(data)                             (0x00000007&(data))
#define TMDS_CTRL_get_bcd(data)                                       ((0x00000080&(data))>>7)
#define TMDS_CTRL_get_gcd(data)                                       ((0x00000040&(data))>>6)
#define TMDS_CTRL_get_rcd(data)                                       ((0x00000020&(data))>>5)
#define TMDS_CTRL_get_ho(data)                                        ((0x00000010&(data))>>4)
#define TMDS_CTRL_get_yo(data)                                        ((0x00000008&(data))>>3)
#define TMDS_CTRL_get_dummy18007014_2_0(data)                         (0x00000007&(data))


#define TMDS_OUTCTL                                                   0x18007018
#define TMDS_OUTCTL_reg_addr                                          "0xb8007018"
#define TMDS_OUTCTL_reg                                               0xb8007018
#define TMDS_OUTCTL_inst_addr                                         "0x0006"
#define TMDS_OUTCTL_inst                                              0x0006
#define TMDS_OUTCTL_trcoe_r_shift                                     (13)
#define TMDS_OUTCTL_tgcoe_r_shift                                     (12)
#define TMDS_OUTCTL_tbcoe_r_shift                                     (11)
#define TMDS_OUTCTL_ocke_r_shift                                      (10)
#define TMDS_OUTCTL_aoe_shift                                         (9)
#define TMDS_OUTCTL_trcoe_shift                                       (8)
#define TMDS_OUTCTL_tgcoe_shift                                       (7)
#define TMDS_OUTCTL_tbcoe_shift                                       (6)
#define TMDS_OUTCTL_ocke_shift                                        (5)
#define TMDS_OUTCTL_ockie_shift                                       (4)
#define TMDS_OUTCTL_dummy18007018_3_shift                             (3)
#define TMDS_OUTCTL_clk25xinv_r_shift                                 (2)
#define TMDS_OUTCTL_clk25xinv_g_shift                                 (1)
#define TMDS_OUTCTL_clk25xinv_b_shift                                 (0)
#define TMDS_OUTCTL_trcoe_r_mask                                      (0x00002000)
#define TMDS_OUTCTL_tgcoe_r_mask                                      (0x00001000)
#define TMDS_OUTCTL_tbcoe_r_mask                                      (0x00000800)
#define TMDS_OUTCTL_ocke_r_mask                                       (0x00000400)
#define TMDS_OUTCTL_aoe_mask                                          (0x00000200)
#define TMDS_OUTCTL_trcoe_mask                                        (0x00000100)
#define TMDS_OUTCTL_tgcoe_mask                                        (0x00000080)
#define TMDS_OUTCTL_tbcoe_mask                                        (0x00000040)
#define TMDS_OUTCTL_ocke_mask                                         (0x00000020)
#define TMDS_OUTCTL_ockie_mask                                        (0x00000010)
#define TMDS_OUTCTL_dummy18007018_3_mask                              (0x00000008)
#define TMDS_OUTCTL_clk25xinv_r_mask                                  (0x00000004)
#define TMDS_OUTCTL_clk25xinv_g_mask                                  (0x00000002)
#define TMDS_OUTCTL_clk25xinv_b_mask                                  (0x00000001)
#define TMDS_OUTCTL_trcoe_r(data)                                     (0x00002000&((data)<<13))
#define TMDS_OUTCTL_tgcoe_r(data)                                     (0x00001000&((data)<<12))
#define TMDS_OUTCTL_tbcoe_r(data)                                     (0x00000800&((data)<<11))
#define TMDS_OUTCTL_ocke_r(data)                                      (0x00000400&((data)<<10))
#define TMDS_OUTCTL_aoe(data)                                         (0x00000200&((data)<<9))
#define TMDS_OUTCTL_trcoe(data)                                       (0x00000100&((data)<<8))
#define TMDS_OUTCTL_tgcoe(data)                                       (0x00000080&((data)<<7))
#define TMDS_OUTCTL_tbcoe(data)                                       (0x00000040&((data)<<6))
#define TMDS_OUTCTL_ocke(data)                                        (0x00000020&((data)<<5))
#define TMDS_OUTCTL_ockie(data)                                       (0x00000010&((data)<<4))
#define TMDS_OUTCTL_dummy18007018_3(data)                             (0x00000008&((data)<<3))
#define TMDS_OUTCTL_clk25xinv_r(data)                                 (0x00000004&((data)<<2))
#define TMDS_OUTCTL_clk25xinv_g(data)                                 (0x00000002&((data)<<1))
#define TMDS_OUTCTL_clk25xinv_b(data)                                 (0x00000001&(data))
#define TMDS_OUTCTL_get_trcoe_r(data)                                 ((0x00002000&(data))>>13)
#define TMDS_OUTCTL_get_tgcoe_r(data)                                 ((0x00001000&(data))>>12)
#define TMDS_OUTCTL_get_tbcoe_r(data)                                 ((0x00000800&(data))>>11)
#define TMDS_OUTCTL_get_ocke_r(data)                                  ((0x00000400&(data))>>10)
#define TMDS_OUTCTL_get_aoe(data)                                     ((0x00000200&(data))>>9)
#define TMDS_OUTCTL_get_trcoe(data)                                   ((0x00000100&(data))>>8)
#define TMDS_OUTCTL_get_tgcoe(data)                                   ((0x00000080&(data))>>7)
#define TMDS_OUTCTL_get_tbcoe(data)                                   ((0x00000040&(data))>>6)
#define TMDS_OUTCTL_get_ocke(data)                                    ((0x00000020&(data))>>5)
#define TMDS_OUTCTL_get_ockie(data)                                   ((0x00000010&(data))>>4)
#define TMDS_OUTCTL_get_dummy18007018_3(data)                         ((0x00000008&(data))>>3)
#define TMDS_OUTCTL_get_clk25xinv_r(data)                             ((0x00000004&(data))>>2)
#define TMDS_OUTCTL_get_clk25xinv_g(data)                             ((0x00000002&(data))>>1)
#define TMDS_OUTCTL_get_clk25xinv_b(data)                             (0x00000001&(data))


#define TMDS_PWDCTL                                                   0x1800701c
#define TMDS_PWDCTL_reg_addr                                          "0xb800701c"
#define TMDS_PWDCTL_reg                                               0xb800701c
#define TMDS_PWDCTL_inst_addr                                         "0x0007"
#define TMDS_PWDCTL_inst                                              0x0007
#define TMDS_PWDCTL_ecc_r_shift                                       (31)
#define TMDS_PWDCTL_erip_r_shift                                      (30)
#define TMDS_PWDCTL_egip_r_shift                                      (29)
#define TMDS_PWDCTL_ebip_r_shift                                      (28)
#define TMDS_PWDCTL_dummy1800701c_27_10_shift                         (10)
#define TMDS_PWDCTL_video_preamble_off_en_shift                       (9)
#define TMDS_PWDCTL_hs_width_sel_shift                                (8)
#define TMDS_PWDCTL_deo_shift                                         (7)
#define TMDS_PWDCTL_brcw_shift                                        (6)
#define TMDS_PWDCTL_pnsw_shift                                        (5)
#define TMDS_PWDCTL_iccaf_shift                                       (4)
#define TMDS_PWDCTL_ecc_shift                                         (3)
#define TMDS_PWDCTL_erip_shift                                        (2)
#define TMDS_PWDCTL_egip_shift                                        (1)
#define TMDS_PWDCTL_ebip_shift                                        (0)
#define TMDS_PWDCTL_ecc_r_mask                                        (0x80000000)
#define TMDS_PWDCTL_erip_r_mask                                       (0x40000000)
#define TMDS_PWDCTL_egip_r_mask                                       (0x20000000)
#define TMDS_PWDCTL_ebip_r_mask                                       (0x10000000)
#define TMDS_PWDCTL_dummy1800701c_27_10_mask                          (0x0FFFFC00)
#define TMDS_PWDCTL_video_preamble_off_en_mask                        (0x00000200)
#define TMDS_PWDCTL_hs_width_sel_mask                                 (0x00000100)
#define TMDS_PWDCTL_deo_mask                                          (0x00000080)
#define TMDS_PWDCTL_brcw_mask                                         (0x00000040)
#define TMDS_PWDCTL_pnsw_mask                                         (0x00000020)
#define TMDS_PWDCTL_iccaf_mask                                        (0x00000010)
#define TMDS_PWDCTL_ecc_mask                                          (0x00000008)
#define TMDS_PWDCTL_erip_mask                                         (0x00000004)
#define TMDS_PWDCTL_egip_mask                                         (0x00000002)
#define TMDS_PWDCTL_ebip_mask                                         (0x00000001)
#define TMDS_PWDCTL_ecc_r(data)                                       (0x80000000&((data)<<31))
#define TMDS_PWDCTL_erip_r(data)                                      (0x40000000&((data)<<30))
#define TMDS_PWDCTL_egip_r(data)                                      (0x20000000&((data)<<29))
#define TMDS_PWDCTL_ebip_r(data)                                      (0x10000000&((data)<<28))
#define TMDS_PWDCTL_dummy1800701c_27_10(data)                         (0x0FFFFC00&((data)<<10))
#define TMDS_PWDCTL_video_preamble_off_en(data)                       (0x00000200&((data)<<9))
#define TMDS_PWDCTL_hs_width_sel(data)                                (0x00000100&((data)<<8))
#define TMDS_PWDCTL_deo(data)                                         (0x00000080&((data)<<7))
#define TMDS_PWDCTL_brcw(data)                                        (0x00000040&((data)<<6))
#define TMDS_PWDCTL_pnsw(data)                                        (0x00000020&((data)<<5))
#define TMDS_PWDCTL_iccaf(data)                                       (0x00000010&((data)<<4))
#define TMDS_PWDCTL_ecc(data)                                         (0x00000008&((data)<<3))
#define TMDS_PWDCTL_erip(data)                                        (0x00000004&((data)<<2))
#define TMDS_PWDCTL_egip(data)                                        (0x00000002&((data)<<1))
#define TMDS_PWDCTL_ebip(data)                                        (0x00000001&(data))
#define TMDS_PWDCTL_get_ecc_r(data)                                   ((0x80000000&(data))>>31)
#define TMDS_PWDCTL_get_erip_r(data)                                  ((0x40000000&(data))>>30)
#define TMDS_PWDCTL_get_egip_r(data)                                  ((0x20000000&(data))>>29)
#define TMDS_PWDCTL_get_ebip_r(data)                                  ((0x10000000&(data))>>28)
#define TMDS_PWDCTL_get_dummy1800701c_27_10(data)                     ((0x0FFFFC00&(data))>>10)
#define TMDS_PWDCTL_get_video_preamble_off_en(data)                   ((0x00000200&(data))>>9)
#define TMDS_PWDCTL_get_hs_width_sel(data)                            ((0x00000100&(data))>>8)
#define TMDS_PWDCTL_get_deo(data)                                     ((0x00000080&(data))>>7)
#define TMDS_PWDCTL_get_brcw(data)                                    ((0x00000040&(data))>>6)
#define TMDS_PWDCTL_get_pnsw(data)                                    ((0x00000020&(data))>>5)
#define TMDS_PWDCTL_get_iccaf(data)                                   ((0x00000010&(data))>>4)
#define TMDS_PWDCTL_get_ecc(data)                                     ((0x00000008&(data))>>3)
#define TMDS_PWDCTL_get_erip(data)                                    ((0x00000004&(data))>>2)
#define TMDS_PWDCTL_get_egip(data)                                    ((0x00000002&(data))>>1)
#define TMDS_PWDCTL_get_ebip(data)                                    (0x00000001&(data))


#define TMDS_Z0CC                                                     0x18007020
#define TMDS_Z0CC_reg_addr                                            "0xb8007020"
#define TMDS_Z0CC_reg                                                 0xb8007020
#define TMDS_Z0CC_inst_addr                                           "0x0008"
#define TMDS_Z0CC_inst                                                0x0008
#define TMDS_Z0CC_hde_shift                                           (0)
#define TMDS_Z0CC_hde_mask                                            (0x00000001)
#define TMDS_Z0CC_hde(data)                                           (0x00000001&(data))
#define TMDS_Z0CC_get_hde(data)                                       (0x00000001&(data))


#define TMDS_CPS                                                      0x18007024
#define TMDS_CPS_reg_addr                                             "0xb8007024"
#define TMDS_CPS_reg                                                  0xb8007024
#define TMDS_CPS_inst_addr                                            "0x0009"
#define TMDS_CPS_inst                                                 0x0009
#define TMDS_CPS_pll_div2_en_shift                                    (9)
#define TMDS_CPS_no_clk_in_shift                                      (8)
#define TMDS_CPS_clkv_meas_sel_shift                                  (6)
#define TMDS_CPS_de_inv_disable_shift                                 (5)
#define TMDS_CPS_de_err_pulse_en_shift                                (4)
#define TMDS_CPS_clr_infoframe_dvi_shift                              (3)
#define TMDS_CPS_auto_dvi2hdmi_shift                                  (2)
#define TMDS_CPS_dummy18007024_1_0_shift                              (0)
#define TMDS_CPS_pll_div2_en_mask                                     (0x00000200)
#define TMDS_CPS_no_clk_in_mask                                       (0x00000100)
#define TMDS_CPS_clkv_meas_sel_mask                                   (0x000000C0)
#define TMDS_CPS_de_inv_disable_mask                                  (0x00000020)
#define TMDS_CPS_de_err_pulse_en_mask                                 (0x00000010)
#define TMDS_CPS_clr_infoframe_dvi_mask                               (0x00000008)
#define TMDS_CPS_auto_dvi2hdmi_mask                                   (0x00000004)
#define TMDS_CPS_dummy18007024_1_0_mask                               (0x00000003)
#define TMDS_CPS_pll_div2_en(data)                                    (0x00000200&((data)<<9))
#define TMDS_CPS_no_clk_in(data)                                      (0x00000100&((data)<<8))
#define TMDS_CPS_clkv_meas_sel(data)                                  (0x000000C0&((data)<<6))
#define TMDS_CPS_de_inv_disable(data)                                 (0x00000020&((data)<<5))
#define TMDS_CPS_de_err_pulse_en(data)                                (0x00000010&((data)<<4))
#define TMDS_CPS_clr_infoframe_dvi(data)                              (0x00000008&((data)<<3))
#define TMDS_CPS_auto_dvi2hdmi(data)                                  (0x00000004&((data)<<2))
#define TMDS_CPS_dummy18007024_1_0(data)                              (0x00000003&(data))
#define TMDS_CPS_get_pll_div2_en(data)                                ((0x00000200&(data))>>9)
#define TMDS_CPS_get_no_clk_in(data)                                  ((0x00000100&(data))>>8)
#define TMDS_CPS_get_clkv_meas_sel(data)                              ((0x000000C0&(data))>>6)
#define TMDS_CPS_get_de_inv_disable(data)                             ((0x00000020&(data))>>5)
#define TMDS_CPS_get_de_err_pulse_en(data)                            ((0x00000010&(data))>>4)
#define TMDS_CPS_get_clr_infoframe_dvi(data)                          ((0x00000008&(data))>>3)
#define TMDS_CPS_get_auto_dvi2hdmi(data)                              ((0x00000004&(data))>>2)
#define TMDS_CPS_get_dummy18007024_1_0(data)                          (0x00000003&(data))


#define TMDS_UDC                                                      0x18007028
#define TMDS_UDC_reg_addr                                             "0xb8007028"
#define TMDS_UDC_reg                                                  0xb8007028
#define TMDS_UDC_inst_addr                                            "0x000A"
#define TMDS_UDC_inst                                                 0x000A
#define TMDS_UDC_debug_sel_shift                                      (4)
#define TMDS_UDC_dummy18007028_3_shift                                (3)
#define TMDS_UDC_cptest_shift                                         (2)
#define TMDS_UDC_hmtm_shift                                           (0)
#define TMDS_UDC_debug_sel_mask                                       (0x000003F0)
#define TMDS_UDC_dummy18007028_3_mask                                 (0x00000008)
#define TMDS_UDC_cptest_mask                                          (0x00000004)
#define TMDS_UDC_hmtm_mask                                            (0x00000003)
#define TMDS_UDC_debug_sel(data)                                      (0x000003F0&((data)<<4))
#define TMDS_UDC_dummy18007028_3(data)                                (0x00000008&((data)<<3))
#define TMDS_UDC_cptest(data)                                         (0x00000004&((data)<<2))
#define TMDS_UDC_hmtm(data)                                           (0x00000003&(data))
#define TMDS_UDC_get_debug_sel(data)                                  ((0x000003F0&(data))>>4)
#define TMDS_UDC_get_dummy18007028_3(data)                            ((0x00000008&(data))>>3)
#define TMDS_UDC_get_cptest(data)                                     ((0x00000004&(data))>>2)
#define TMDS_UDC_get_hmtm(data)                                       (0x00000003&(data))


#define TMDS_ERRC                                                     0x1800702c
#define TMDS_ERRC_reg_addr                                            "0xb800702c"
#define TMDS_ERRC_reg                                                 0xb800702c
#define TMDS_ERRC_inst_addr                                           "0x000B"
#define TMDS_ERRC_inst                                                0x000B
#define TMDS_ERRC_nl_shift                                            (0)
#define TMDS_ERRC_nl_mask                                             (0x00000007)
#define TMDS_ERRC_nl(data)                                            (0x00000007&(data))
#define TMDS_ERRC_get_nl(data)                                        (0x00000007&(data))


#define TMDS_OUT_CTRL                                                 0x18007030
#define TMDS_OUT_CTRL_reg_addr                                        "0xb8007030"
#define TMDS_OUT_CTRL_reg                                             0xb8007030
#define TMDS_OUT_CTRL_inst_addr                                       "0x000C"
#define TMDS_OUT_CTRL_inst                                            0x000C
#define TMDS_OUT_CTRL_tmds_bypass_shift                               (7)
#define TMDS_OUT_CTRL_dummy18007030_6_0_shift                         (0)
#define TMDS_OUT_CTRL_tmds_bypass_mask                                (0x00000080)
#define TMDS_OUT_CTRL_dummy18007030_6_0_mask                          (0x0000007F)
#define TMDS_OUT_CTRL_tmds_bypass(data)                               (0x00000080&((data)<<7))
#define TMDS_OUT_CTRL_dummy18007030_6_0(data)                         (0x0000007F&(data))
#define TMDS_OUT_CTRL_get_tmds_bypass(data)                           ((0x00000080&(data))>>7)
#define TMDS_OUT_CTRL_get_dummy18007030_6_0(data)                     (0x0000007F&(data))


#define TMDS_ROUT                                                     0x18007034
#define TMDS_ROUT_reg_addr                                            "0xb8007034"
#define TMDS_ROUT_reg                                                 0xb8007034
#define TMDS_ROUT_inst_addr                                           "0x000D"
#define TMDS_ROUT_inst                                                0x000D
#define TMDS_ROUT_tmds_rout_h_shift                                   (8)
#define TMDS_ROUT_tmds_rout_l_shift                                   (0)
#define TMDS_ROUT_tmds_rout_h_mask                                    (0x0000FF00)
#define TMDS_ROUT_tmds_rout_l_mask                                    (0x000000FF)
#define TMDS_ROUT_tmds_rout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_ROUT_tmds_rout_l(data)                                   (0x000000FF&(data))
#define TMDS_ROUT_get_tmds_rout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_ROUT_get_tmds_rout_l(data)                               (0x000000FF&(data))


#define TMDS_GOUT                                                     0x18007038
#define TMDS_GOUT_reg_addr                                            "0xb8007038"
#define TMDS_GOUT_reg                                                 0xb8007038
#define TMDS_GOUT_inst_addr                                           "0x000E"
#define TMDS_GOUT_inst                                                0x000E
#define TMDS_GOUT_tmds_gout_h_shift                                   (8)
#define TMDS_GOUT_tmds_gout_l_shift                                   (0)
#define TMDS_GOUT_tmds_gout_h_mask                                    (0x0000FF00)
#define TMDS_GOUT_tmds_gout_l_mask                                    (0x000000FF)
#define TMDS_GOUT_tmds_gout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_GOUT_tmds_gout_l(data)                                   (0x000000FF&(data))
#define TMDS_GOUT_get_tmds_gout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_GOUT_get_tmds_gout_l(data)                               (0x000000FF&(data))


#define TMDS_BOUT                                                     0x1800703c
#define TMDS_BOUT_reg_addr                                            "0xb800703c"
#define TMDS_BOUT_reg                                                 0xb800703c
#define TMDS_BOUT_inst_addr                                           "0x000F"
#define TMDS_BOUT_inst                                                0x000F
#define TMDS_BOUT_tmds_bout_h_shift                                   (8)
#define TMDS_BOUT_tmds_bout_l_shift                                   (0)
#define TMDS_BOUT_tmds_bout_h_mask                                    (0x0000FF00)
#define TMDS_BOUT_tmds_bout_l_mask                                    (0x000000FF)
#define TMDS_BOUT_tmds_bout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_BOUT_tmds_bout_l(data)                                   (0x000000FF&(data))
#define TMDS_BOUT_get_tmds_bout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_BOUT_get_tmds_bout_l(data)                               (0x000000FF&(data))


#define TMDS_DPC0                                                     0x18007040
#define TMDS_DPC0_reg_addr                                            "0xb8007040"
#define TMDS_DPC0_reg                                                 0xb8007040
#define TMDS_DPC0_inst_addr                                           "0x0010"
#define TMDS_DPC0_inst                                                0x0010
#define TMDS_DPC0_dpc_pp_valid_shift                                  (9)
#define TMDS_DPC0_dpc_default_ph_shift                                (8)
#define TMDS_DPC0_dpc_pp_shift                                        (4)
#define TMDS_DPC0_dpc_cd_shift                                        (0)
#define TMDS_DPC0_dpc_pp_valid_mask                                   (0x00000200)
#define TMDS_DPC0_dpc_default_ph_mask                                 (0x00000100)
#define TMDS_DPC0_dpc_pp_mask                                         (0x000000F0)
#define TMDS_DPC0_dpc_cd_mask                                         (0x0000000F)
#define TMDS_DPC0_dpc_pp_valid(data)                                  (0x00000200&((data)<<9))
#define TMDS_DPC0_dpc_default_ph(data)                                (0x00000100&((data)<<8))
#define TMDS_DPC0_dpc_pp(data)                                        (0x000000F0&((data)<<4))
#define TMDS_DPC0_dpc_cd(data)                                        (0x0000000F&(data))
#define TMDS_DPC0_get_dpc_pp_valid(data)                              ((0x00000200&(data))>>9)
#define TMDS_DPC0_get_dpc_default_ph(data)                            ((0x00000100&(data))>>8)
#define TMDS_DPC0_get_dpc_pp(data)                                    ((0x000000F0&(data))>>4)
#define TMDS_DPC0_get_dpc_cd(data)                                    (0x0000000F&(data))


#define TMDS_DPC1                                                     0x18007044
#define TMDS_DPC1_reg_addr                                            "0xb8007044"
#define TMDS_DPC1_reg                                                 0xb8007044
#define TMDS_DPC1_inst_addr                                           "0x0011"
#define TMDS_DPC1_inst                                                0x0011
#define TMDS_DPC1_dpc_cd_chg_flag_shift                               (18)
#define TMDS_DPC1_dpc_cd_chg_wd_en_shift                              (17)
#define TMDS_DPC1_dpc_cd_chg_int_en_shift                             (16)
#define TMDS_DPC1_dummy18007044_15_11_shift                           (11)
#define TMDS_DPC1_dpc_auto_shift                                      (10)
#define TMDS_DPC1_dpc_pp_valid_fw_shift                               (9)
#define TMDS_DPC1_dpc_default_ph_fw_shift                             (8)
#define TMDS_DPC1_dpc_pp_fw_shift                                     (4)
#define TMDS_DPC1_dpc_cd_fw_shift                                     (0)
#define TMDS_DPC1_dpc_cd_chg_flag_mask                                (0x00040000)
#define TMDS_DPC1_dpc_cd_chg_wd_en_mask                               (0x00020000)
#define TMDS_DPC1_dpc_cd_chg_int_en_mask                              (0x00010000)
#define TMDS_DPC1_dummy18007044_15_11_mask                            (0x0000F800)
#define TMDS_DPC1_dpc_auto_mask                                       (0x00000400)
#define TMDS_DPC1_dpc_pp_valid_fw_mask                                (0x00000200)
#define TMDS_DPC1_dpc_default_ph_fw_mask                              (0x00000100)
#define TMDS_DPC1_dpc_pp_fw_mask                                      (0x000000F0)
#define TMDS_DPC1_dpc_cd_fw_mask                                      (0x0000000F)
#define TMDS_DPC1_dpc_cd_chg_flag(data)                               (0x00040000&((data)<<18))
#define TMDS_DPC1_dpc_cd_chg_wd_en(data)                              (0x00020000&((data)<<17))
#define TMDS_DPC1_dpc_cd_chg_int_en(data)                             (0x00010000&((data)<<16))
#define TMDS_DPC1_dummy18007044_15_11(data)                           (0x0000F800&((data)<<11))
#define TMDS_DPC1_dpc_auto(data)                                      (0x00000400&((data)<<10))
#define TMDS_DPC1_dpc_pp_valid_fw(data)                               (0x00000200&((data)<<9))
#define TMDS_DPC1_dpc_default_ph_fw(data)                             (0x00000100&((data)<<8))
#define TMDS_DPC1_dpc_pp_fw(data)                                     (0x000000F0&((data)<<4))
#define TMDS_DPC1_dpc_cd_fw(data)                                     (0x0000000F&(data))
#define TMDS_DPC1_get_dpc_cd_chg_flag(data)                           ((0x00040000&(data))>>18)
#define TMDS_DPC1_get_dpc_cd_chg_wd_en(data)                          ((0x00020000&(data))>>17)
#define TMDS_DPC1_get_dpc_cd_chg_int_en(data)                         ((0x00010000&(data))>>16)
#define TMDS_DPC1_get_dummy18007044_15_11(data)                       ((0x0000F800&(data))>>11)
#define TMDS_DPC1_get_dpc_auto(data)                                  ((0x00000400&(data))>>10)
#define TMDS_DPC1_get_dpc_pp_valid_fw(data)                           ((0x00000200&(data))>>9)
#define TMDS_DPC1_get_dpc_default_ph_fw(data)                         ((0x00000100&(data))>>8)
#define TMDS_DPC1_get_dpc_pp_fw(data)                                 ((0x000000F0&(data))>>4)
#define TMDS_DPC1_get_dpc_cd_fw(data)                                 (0x0000000F&(data))


#define TMDS_DPC_SET0                                                 0x18007048
#define TMDS_DPC_SET0_reg_addr                                        "0xb8007048"
#define TMDS_DPC_SET0_reg                                             0xb8007048
#define TMDS_DPC_SET0_inst_addr                                       "0x0012"
#define TMDS_DPC_SET0_inst                                            0x0012
#define TMDS_DPC_SET0_dpc_bypass_dis_shift                            (8)
#define TMDS_DPC_SET0_dpc_en_shift                                    (7)
#define TMDS_DPC_SET0_phase_errcnt_in_shift                           (4)
#define TMDS_DPC_SET0_phase_clrcnt_in_shift                           (1)
#define TMDS_DPC_SET0_phase_clr_sel_shift                             (0)
#define TMDS_DPC_SET0_dpc_bypass_dis_mask                             (0x00000100)
#define TMDS_DPC_SET0_dpc_en_mask                                     (0x00000080)
#define TMDS_DPC_SET0_phase_errcnt_in_mask                            (0x00000070)
#define TMDS_DPC_SET0_phase_clrcnt_in_mask                            (0x0000000E)
#define TMDS_DPC_SET0_phase_clr_sel_mask                              (0x00000001)
#define TMDS_DPC_SET0_dpc_bypass_dis(data)                            (0x00000100&((data)<<8))
#define TMDS_DPC_SET0_dpc_en(data)                                    (0x00000080&((data)<<7))
#define TMDS_DPC_SET0_phase_errcnt_in(data)                           (0x00000070&((data)<<4))
#define TMDS_DPC_SET0_phase_clrcnt_in(data)                           (0x0000000E&((data)<<1))
#define TMDS_DPC_SET0_phase_clr_sel(data)                             (0x00000001&(data))
#define TMDS_DPC_SET0_get_dpc_bypass_dis(data)                        ((0x00000100&(data))>>8)
#define TMDS_DPC_SET0_get_dpc_en(data)                                ((0x00000080&(data))>>7)
#define TMDS_DPC_SET0_get_phase_errcnt_in(data)                       ((0x00000070&(data))>>4)
#define TMDS_DPC_SET0_get_phase_clrcnt_in(data)                       ((0x0000000E&(data))>>1)
#define TMDS_DPC_SET0_get_phase_clr_sel(data)                         (0x00000001&(data))


#define TMDS_DPC_SET1                                                 0x1800704c
#define TMDS_DPC_SET1_reg_addr                                        "0xb800704c"
#define TMDS_DPC_SET1_reg                                             0xb800704c
#define TMDS_DPC_SET1_inst_addr                                       "0x0013"
#define TMDS_DPC_SET1_inst                                            0x0013
#define TMDS_DPC_SET1_set_full_noti_shift                             (4)
#define TMDS_DPC_SET1_set_empty_noti_shift                            (0)
#define TMDS_DPC_SET1_set_full_noti_mask                              (0x000000F0)
#define TMDS_DPC_SET1_set_empty_noti_mask                             (0x0000000F)
#define TMDS_DPC_SET1_set_full_noti(data)                             (0x000000F0&((data)<<4))
#define TMDS_DPC_SET1_set_empty_noti(data)                            (0x0000000F&(data))
#define TMDS_DPC_SET1_get_set_full_noti(data)                         ((0x000000F0&(data))>>4)
#define TMDS_DPC_SET1_get_set_empty_noti(data)                        (0x0000000F&(data))


#define TMDS_DPC_SET2                                                 0x18007050
#define TMDS_DPC_SET2_reg_addr                                        "0xb8007050"
#define TMDS_DPC_SET2_reg                                             0xb8007050
#define TMDS_DPC_SET2_inst_addr                                       "0x0014"
#define TMDS_DPC_SET2_inst                                            0x0014
#define TMDS_DPC_SET2_fifo_errcnt_in_shift                            (5)
#define TMDS_DPC_SET2_clr_phase_flag_shift                            (4)
#define TMDS_DPC_SET2_clr_fifo_flag_shift                             (3)
#define TMDS_DPC_SET2_dpc_phase_ok_shift                              (2)
#define TMDS_DPC_SET2_dpc_phase_err_flag_shift                        (1)
#define TMDS_DPC_SET2_dpc_fifo_err_flag_shift                         (0)
#define TMDS_DPC_SET2_fifo_errcnt_in_mask                             (0x000000E0)
#define TMDS_DPC_SET2_clr_phase_flag_mask                             (0x00000010)
#define TMDS_DPC_SET2_clr_fifo_flag_mask                              (0x00000008)
#define TMDS_DPC_SET2_dpc_phase_ok_mask                               (0x00000004)
#define TMDS_DPC_SET2_dpc_phase_err_flag_mask                         (0x00000002)
#define TMDS_DPC_SET2_dpc_fifo_err_flag_mask                          (0x00000001)
#define TMDS_DPC_SET2_fifo_errcnt_in(data)                            (0x000000E0&((data)<<5))
#define TMDS_DPC_SET2_clr_phase_flag(data)                            (0x00000010&((data)<<4))
#define TMDS_DPC_SET2_clr_fifo_flag(data)                             (0x00000008&((data)<<3))
#define TMDS_DPC_SET2_dpc_phase_ok(data)                              (0x00000004&((data)<<2))
#define TMDS_DPC_SET2_dpc_phase_err_flag(data)                        (0x00000002&((data)<<1))
#define TMDS_DPC_SET2_dpc_fifo_err_flag(data)                         (0x00000001&(data))
#define TMDS_DPC_SET2_get_fifo_errcnt_in(data)                        ((0x000000E0&(data))>>5)
#define TMDS_DPC_SET2_get_clr_phase_flag(data)                        ((0x00000010&(data))>>4)
#define TMDS_DPC_SET2_get_clr_fifo_flag(data)                         ((0x00000008&(data))>>3)
#define TMDS_DPC_SET2_get_dpc_phase_ok(data)                          ((0x00000004&(data))>>2)
#define TMDS_DPC_SET2_get_dpc_phase_err_flag(data)                    ((0x00000002&(data))>>1)
#define TMDS_DPC_SET2_get_dpc_fifo_err_flag(data)                     (0x00000001&(data))


#define TMDS_DPC_SET3                                                 0x18007054
#define TMDS_DPC_SET3_reg_addr                                        "0xb8007054"
#define TMDS_DPC_SET3_reg                                             0xb8007054
#define TMDS_DPC_SET3_inst_addr                                       "0x0015"
#define TMDS_DPC_SET3_inst                                            0x0015
#define TMDS_DPC_SET3_dpc_fifo_over_flag_shift                        (7)
#define TMDS_DPC_SET3_dpc_fifo_under_flag_shift                       (6)
#define TMDS_DPC_SET3_dpc_fifo_over_xflag_shift                       (5)
#define TMDS_DPC_SET3_dpc_fifo_under_xflag_shift                      (4)
#define TMDS_DPC_SET3_dpc_fifo_over_flag_mask                         (0x00000080)
#define TMDS_DPC_SET3_dpc_fifo_under_flag_mask                        (0x00000040)
#define TMDS_DPC_SET3_dpc_fifo_over_xflag_mask                        (0x00000020)
#define TMDS_DPC_SET3_dpc_fifo_under_xflag_mask                       (0x00000010)
#define TMDS_DPC_SET3_dpc_fifo_over_flag(data)                        (0x00000080&((data)<<7))
#define TMDS_DPC_SET3_dpc_fifo_under_flag(data)                       (0x00000040&((data)<<6))
#define TMDS_DPC_SET3_dpc_fifo_over_xflag(data)                       (0x00000020&((data)<<5))
#define TMDS_DPC_SET3_dpc_fifo_under_xflag(data)                      (0x00000010&((data)<<4))
#define TMDS_DPC_SET3_get_dpc_fifo_over_flag(data)                    ((0x00000080&(data))>>7)
#define TMDS_DPC_SET3_get_dpc_fifo_under_flag(data)                   ((0x00000040&(data))>>6)
#define TMDS_DPC_SET3_get_dpc_fifo_over_xflag(data)                   ((0x00000020&(data))>>5)
#define TMDS_DPC_SET3_get_dpc_fifo_under_xflag(data)                  ((0x00000010&(data))>>4)


#define TMDS_DET_CTL                                                  0x18007058
#define TMDS_DET_CTL_reg_addr                                         "0xb8007058"
#define TMDS_DET_CTL_reg                                              0xb8007058
#define TMDS_DET_CTL_inst_addr                                        "0x0016"
#define TMDS_DET_CTL_inst                                             0x0016
#define TMDS_DET_CTL_de_sel_shift                                     (28)
#define TMDS_DET_CTL_tran_err_thrd_shift                              (24)
#define TMDS_DET_CTL_neg_de_err_thrd_shift                            (20)
#define TMDS_DET_CTL_pos_de_err_thrd_shift                            (16)
#define TMDS_DET_CTL_dummy18007058_15_shift                           (15)
#define TMDS_DET_CTL_neg_de_lowbd_shift                               (8)
#define TMDS_DET_CTL_dummy18007058_7_6_shift                          (6)
#define TMDS_DET_CTL_pos_de_lowbd_shift                               (0)
#define TMDS_DET_CTL_de_sel_mask                                      (0x10000000)
#define TMDS_DET_CTL_tran_err_thrd_mask                               (0x0F000000)
#define TMDS_DET_CTL_neg_de_err_thrd_mask                             (0x00F00000)
#define TMDS_DET_CTL_pos_de_err_thrd_mask                             (0x000F0000)
#define TMDS_DET_CTL_dummy18007058_15_mask                            (0x00008000)
#define TMDS_DET_CTL_neg_de_lowbd_mask                                (0x00007F00)
#define TMDS_DET_CTL_dummy18007058_7_6_mask                           (0x000000C0)
#define TMDS_DET_CTL_pos_de_lowbd_mask                                (0x0000003F)
#define TMDS_DET_CTL_de_sel(data)                                     (0x10000000&((data)<<28))
#define TMDS_DET_CTL_tran_err_thrd(data)                              (0x0F000000&((data)<<24))
#define TMDS_DET_CTL_neg_de_err_thrd(data)                            (0x00F00000&((data)<<20))
#define TMDS_DET_CTL_pos_de_err_thrd(data)                            (0x000F0000&((data)<<16))
#define TMDS_DET_CTL_dummy18007058_15(data)                           (0x00008000&((data)<<15))
#define TMDS_DET_CTL_neg_de_lowbd(data)                               (0x00007F00&((data)<<8))
#define TMDS_DET_CTL_dummy18007058_7_6(data)                          (0x000000C0&((data)<<6))
#define TMDS_DET_CTL_pos_de_lowbd(data)                               (0x0000003F&(data))
#define TMDS_DET_CTL_get_de_sel(data)                                 ((0x10000000&(data))>>28)
#define TMDS_DET_CTL_get_tran_err_thrd(data)                          ((0x0F000000&(data))>>24)
#define TMDS_DET_CTL_get_neg_de_err_thrd(data)                        ((0x00F00000&(data))>>20)
#define TMDS_DET_CTL_get_pos_de_err_thrd(data)                        ((0x000F0000&(data))>>16)
#define TMDS_DET_CTL_get_dummy18007058_15(data)                       ((0x00008000&(data))>>15)
#define TMDS_DET_CTL_get_neg_de_lowbd(data)                           ((0x00007F00&(data))>>8)
#define TMDS_DET_CTL_get_dummy18007058_7_6(data)                      ((0x000000C0&(data))>>6)
#define TMDS_DET_CTL_get_pos_de_lowbd(data)                           (0x0000003F&(data))


#define TMDS_DET_STS                                                  0x1800705c
#define TMDS_DET_STS_reg_addr                                         "0xb800705c"
#define TMDS_DET_STS_reg                                              0xb800705c
#define TMDS_DET_STS_inst_addr                                        "0x0017"
#define TMDS_DET_STS_inst                                             0x0017
#define TMDS_DET_STS_red_tran_err_flag_shift                          (8)
#define TMDS_DET_STS_grn_tran_err_flag_shift                          (7)
#define TMDS_DET_STS_blu_tran_err_flag_shift                          (6)
#define TMDS_DET_STS_red_pos_de_err_flag_shift                        (5)
#define TMDS_DET_STS_grn_pos_de_err_flag_shift                        (4)
#define TMDS_DET_STS_blu_pos_de_err_flag_shift                        (3)
#define TMDS_DET_STS_red_neg_de_err_flag_shift                        (2)
#define TMDS_DET_STS_grn_neg_de_err_flag_shift                        (1)
#define TMDS_DET_STS_blu_neg_de_err_flag_shift                        (0)
#define TMDS_DET_STS_red_tran_err_flag_mask                           (0x00000100)
#define TMDS_DET_STS_grn_tran_err_flag_mask                           (0x00000080)
#define TMDS_DET_STS_blu_tran_err_flag_mask                           (0x00000040)
#define TMDS_DET_STS_red_pos_de_err_flag_mask                         (0x00000020)
#define TMDS_DET_STS_grn_pos_de_err_flag_mask                         (0x00000010)
#define TMDS_DET_STS_blu_pos_de_err_flag_mask                         (0x00000008)
#define TMDS_DET_STS_red_neg_de_err_flag_mask                         (0x00000004)
#define TMDS_DET_STS_grn_neg_de_err_flag_mask                         (0x00000002)
#define TMDS_DET_STS_blu_neg_de_err_flag_mask                         (0x00000001)
#define TMDS_DET_STS_red_tran_err_flag(data)                          (0x00000100&((data)<<8))
#define TMDS_DET_STS_grn_tran_err_flag(data)                          (0x00000080&((data)<<7))
#define TMDS_DET_STS_blu_tran_err_flag(data)                          (0x00000040&((data)<<6))
#define TMDS_DET_STS_red_pos_de_err_flag(data)                        (0x00000020&((data)<<5))
#define TMDS_DET_STS_grn_pos_de_err_flag(data)                        (0x00000010&((data)<<4))
#define TMDS_DET_STS_blu_pos_de_err_flag(data)                        (0x00000008&((data)<<3))
#define TMDS_DET_STS_red_neg_de_err_flag(data)                        (0x00000004&((data)<<2))
#define TMDS_DET_STS_grn_neg_de_err_flag(data)                        (0x00000002&((data)<<1))
#define TMDS_DET_STS_blu_neg_de_err_flag(data)                        (0x00000001&(data))
#define TMDS_DET_STS_get_red_tran_err_flag(data)                      ((0x00000100&(data))>>8)
#define TMDS_DET_STS_get_grn_tran_err_flag(data)                      ((0x00000080&(data))>>7)
#define TMDS_DET_STS_get_blu_tran_err_flag(data)                      ((0x00000040&(data))>>6)
#define TMDS_DET_STS_get_red_pos_de_err_flag(data)                    ((0x00000020&(data))>>5)
#define TMDS_DET_STS_get_grn_pos_de_err_flag(data)                    ((0x00000010&(data))>>4)
#define TMDS_DET_STS_get_blu_pos_de_err_flag(data)                    ((0x00000008&(data))>>3)
#define TMDS_DET_STS_get_red_neg_de_err_flag(data)                    ((0x00000004&(data))>>2)
#define TMDS_DET_STS_get_grn_neg_de_err_flag(data)                    ((0x00000002&(data))>>1)
#define TMDS_DET_STS_get_blu_neg_de_err_flag(data)                    (0x00000001&(data))


#define VIDEO_BIT_ERR_DET                                             0x18007060
#define VIDEO_BIT_ERR_DET_reg_addr                                    "0xb8007060"
#define VIDEO_BIT_ERR_DET_reg                                         0xb8007060
#define VIDEO_BIT_ERR_DET_inst_addr                                   "0x0018"
#define VIDEO_BIT_ERR_DET_inst                                        0x0018
#define VIDEO_BIT_ERR_DET_thd_shift                                   (16)
#define VIDEO_BIT_ERR_DET_irq_en_shift                                (11)
#define VIDEO_BIT_ERR_DET_reset_shift                                 (10)
#define VIDEO_BIT_ERR_DET_period_shift                                (4)
#define VIDEO_BIT_ERR_DET_ch_sel_shift                                (2)
#define VIDEO_BIT_ERR_DET_mode_shift                                  (1)
#define VIDEO_BIT_ERR_DET_en_shift                                    (0)
#define VIDEO_BIT_ERR_DET_thd_mask                                    (0xFFFF0000)
#define VIDEO_BIT_ERR_DET_irq_en_mask                                 (0x00000800)
#define VIDEO_BIT_ERR_DET_reset_mask                                  (0x00000400)
#define VIDEO_BIT_ERR_DET_period_mask                                 (0x000003F0)
#define VIDEO_BIT_ERR_DET_ch_sel_mask                                 (0x0000000C)
#define VIDEO_BIT_ERR_DET_mode_mask                                   (0x00000002)
#define VIDEO_BIT_ERR_DET_en_mask                                     (0x00000001)
#define VIDEO_BIT_ERR_DET_thd(data)                                   (0xFFFF0000&((data)<<16))
#define VIDEO_BIT_ERR_DET_irq_en(data)                                (0x00000800&((data)<<11))
#define VIDEO_BIT_ERR_DET_reset(data)                                 (0x00000400&((data)<<10))
#define VIDEO_BIT_ERR_DET_period(data)                                (0x000003F0&((data)<<4))
#define VIDEO_BIT_ERR_DET_ch_sel(data)                                (0x0000000C&((data)<<2))
#define VIDEO_BIT_ERR_DET_mode(data)                                  (0x00000002&((data)<<1))
#define VIDEO_BIT_ERR_DET_en(data)                                    (0x00000001&(data))
#define VIDEO_BIT_ERR_DET_get_thd(data)                               ((0xFFFF0000&(data))>>16)
#define VIDEO_BIT_ERR_DET_get_irq_en(data)                            ((0x00000800&(data))>>11)
#define VIDEO_BIT_ERR_DET_get_reset(data)                             ((0x00000400&(data))>>10)
#define VIDEO_BIT_ERR_DET_get_period(data)                            ((0x000003F0&(data))>>4)
#define VIDEO_BIT_ERR_DET_get_ch_sel(data)                            ((0x0000000C&(data))>>2)
#define VIDEO_BIT_ERR_DET_get_mode(data)                              ((0x00000002&(data))>>1)
#define VIDEO_BIT_ERR_DET_get_en(data)                                (0x00000001&(data))


#define VIDEO_BIT_ERR_STATUS                                          0x18007064
#define VIDEO_BIT_ERR_STATUS_reg_addr                                 "0xb8007064"
#define VIDEO_BIT_ERR_STATUS_reg                                      0xb8007064
#define VIDEO_BIT_ERR_STATUS_inst_addr                                "0x0019"
#define VIDEO_BIT_ERR_STATUS_inst                                     0x0019
#define VIDEO_BIT_ERR_STATUS_ad_max_shift                             (25)
#define VIDEO_BIT_ERR_STATUS_ad_min_shift                             (20)
#define VIDEO_BIT_ERR_STATUS_no_dis_reset_shift                       (19)
#define VIDEO_BIT_ERR_STATUS_bit_err_thd_shift                        (18)
#define VIDEO_BIT_ERR_STATUS_bit_err_shift                            (17)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of_shift                     (16)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_shift                        (0)
#define VIDEO_BIT_ERR_STATUS_ad_max_mask                              (0x3E000000)
#define VIDEO_BIT_ERR_STATUS_ad_min_mask                              (0x01F00000)
#define VIDEO_BIT_ERR_STATUS_no_dis_reset_mask                        (0x00080000)
#define VIDEO_BIT_ERR_STATUS_bit_err_thd_mask                         (0x00040000)
#define VIDEO_BIT_ERR_STATUS_bit_err_mask                             (0x00020000)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of_mask                      (0x00010000)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_mask                         (0x0000FFFF)
#define VIDEO_BIT_ERR_STATUS_ad_max(data)                             (0x3E000000&((data)<<25))
#define VIDEO_BIT_ERR_STATUS_ad_min(data)                             (0x01F00000&((data)<<20))
#define VIDEO_BIT_ERR_STATUS_no_dis_reset(data)                       (0x00080000&((data)<<19))
#define VIDEO_BIT_ERR_STATUS_bit_err_thd(data)                        (0x00040000&((data)<<18))
#define VIDEO_BIT_ERR_STATUS_bit_err(data)                            (0x00020000&((data)<<17))
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of(data)                     (0x00010000&((data)<<16))
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt(data)                        (0x0000FFFF&(data))
#define VIDEO_BIT_ERR_STATUS_get_ad_max(data)                         ((0x3E000000&(data))>>25)
#define VIDEO_BIT_ERR_STATUS_get_ad_min(data)                         ((0x01F00000&(data))>>20)
#define VIDEO_BIT_ERR_STATUS_get_no_dis_reset(data)                   ((0x00080000&(data))>>19)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_thd(data)                    ((0x00040000&(data))>>18)
#define VIDEO_BIT_ERR_STATUS_get_bit_err(data)                        ((0x00020000&(data))>>17)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_cnt_of(data)                 ((0x00010000&(data))>>16)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_cnt(data)                    (0x0000FFFF&(data))


#define HDMI_SR                                                       0x18007080
#define HDMI_SR_reg_addr                                              "0xb8007080"
#define HDMI_SR_reg                                                   0xb8007080
#define HDMI_SR_inst_addr                                             "0x0020"
#define HDMI_SR_inst                                                  0x0020
#define HDMI_SR_avmute_bg_shift                                       (7)
#define HDMI_SR_avmute_shift                                          (6)
#define HDMI_SR_vic_shift                                             (5)
#define HDMI_SR_spdiftype_shift                                       (4)
#define HDMI_SR_pllsts_shift                                          (3)
#define HDMI_SR_afifoof_shift                                         (2)
#define HDMI_SR_afifouf_shift                                         (1)
#define HDMI_SR_mode_shift                                            (0)
#define HDMI_SR_avmute_bg_mask                                        (0x00000080)
#define HDMI_SR_avmute_mask                                           (0x00000040)
#define HDMI_SR_vic_mask                                              (0x00000020)
#define HDMI_SR_spdiftype_mask                                        (0x00000010)
#define HDMI_SR_pllsts_mask                                           (0x00000008)
#define HDMI_SR_afifoof_mask                                          (0x00000004)
#define HDMI_SR_afifouf_mask                                          (0x00000002)
#define HDMI_SR_mode_mask                                             (0x00000001)
#define HDMI_SR_avmute_bg(data)                                       (0x00000080&((data)<<7))
#define HDMI_SR_avmute(data)                                          (0x00000040&((data)<<6))
#define HDMI_SR_vic(data)                                             (0x00000020&((data)<<5))
#define HDMI_SR_spdiftype(data)                                       (0x00000010&((data)<<4))
#define HDMI_SR_pllsts(data)                                          (0x00000008&((data)<<3))
#define HDMI_SR_afifoof(data)                                         (0x00000004&((data)<<2))
#define HDMI_SR_afifouf(data)                                         (0x00000002&((data)<<1))
#define HDMI_SR_mode(data)                                            (0x00000001&(data))
#define HDMI_SR_get_avmute_bg(data)                                   ((0x00000080&(data))>>7)
#define HDMI_SR_get_avmute(data)                                      ((0x00000040&(data))>>6)
#define HDMI_SR_get_vic(data)                                         ((0x00000020&(data))>>5)
#define HDMI_SR_get_spdiftype(data)                                   ((0x00000010&(data))>>4)
#define HDMI_SR_get_pllsts(data)                                      ((0x00000008&(data))>>3)
#define HDMI_SR_get_afifoof(data)                                     ((0x00000004&(data))>>2)
#define HDMI_SR_get_afifouf(data)                                     ((0x00000002&(data))>>1)
#define HDMI_SR_get_mode(data)                                        (0x00000001&(data))


#define HDMI_GPVS                                                     0x18007084
#define HDMI_GPVS_reg_addr                                            "0xb8007084"
#define HDMI_GPVS_reg                                                 0xb8007084
#define HDMI_GPVS_inst_addr                                           "0x0021"
#define HDMI_GPVS_inst                                                0x0021
#define HDMI_GPVS_gmps_v_shift                                        (13)
#define HDMI_GPVS_vsps_v_shift                                        (12)
#define HDMI_GPVS_gmps_shift                                          (11)
#define HDMI_GPVS_vsps_shift                                          (10)
#define HDMI_GPVS_nps_shift                                           (9)
#define HDMI_GPVS_pis_8_shift                                         (8)
#define HDMI_GPVS_pis_7_shift                                         (7)
#define HDMI_GPVS_pis_6_shift                                         (6)
#define HDMI_GPVS_pis_5_shift                                         (5)
#define HDMI_GPVS_pvs_4_shift                                         (4)
#define HDMI_GPVS_pvs_3_shift                                         (3)
#define HDMI_GPVS_pvs_2_shift                                         (2)
#define HDMI_GPVS_pvs_1_shift                                         (1)
#define HDMI_GPVS_pvs_0_shift                                         (0)
#define HDMI_GPVS_gmps_v_mask                                         (0x00002000)
#define HDMI_GPVS_vsps_v_mask                                         (0x00001000)
#define HDMI_GPVS_gmps_mask                                           (0x00000800)
#define HDMI_GPVS_vsps_mask                                           (0x00000400)
#define HDMI_GPVS_nps_mask                                            (0x00000200)
#define HDMI_GPVS_pis_8_mask                                          (0x00000100)
#define HDMI_GPVS_pis_7_mask                                          (0x00000080)
#define HDMI_GPVS_pis_6_mask                                          (0x00000040)
#define HDMI_GPVS_pis_5_mask                                          (0x00000020)
#define HDMI_GPVS_pvs_4_mask                                          (0x00000010)
#define HDMI_GPVS_pvs_3_mask                                          (0x00000008)
#define HDMI_GPVS_pvs_2_mask                                          (0x00000004)
#define HDMI_GPVS_pvs_1_mask                                          (0x00000002)
#define HDMI_GPVS_pvs_0_mask                                          (0x00000001)
#define HDMI_GPVS_gmps_v(data)                                        (0x00002000&((data)<<13))
#define HDMI_GPVS_vsps_v(data)                                        (0x00001000&((data)<<12))
#define HDMI_GPVS_gmps(data)                                          (0x00000800&((data)<<11))
#define HDMI_GPVS_vsps(data)                                          (0x00000400&((data)<<10))
#define HDMI_GPVS_nps(data)                                           (0x00000200&((data)<<9))
#define HDMI_GPVS_pis_8(data)                                         (0x00000100&((data)<<8))
#define HDMI_GPVS_pis_7(data)                                         (0x00000080&((data)<<7))
#define HDMI_GPVS_pis_6(data)                                         (0x00000040&((data)<<6))
#define HDMI_GPVS_pis_5(data)                                         (0x00000020&((data)<<5))
#define HDMI_GPVS_pvs_4(data)                                         (0x00000010&((data)<<4))
#define HDMI_GPVS_pvs_3(data)                                         (0x00000008&((data)<<3))
#define HDMI_GPVS_pvs_2(data)                                         (0x00000004&((data)<<2))
#define HDMI_GPVS_pvs_1(data)                                         (0x00000002&((data)<<1))
#define HDMI_GPVS_pvs_0(data)                                         (0x00000001&(data))
#define HDMI_GPVS_get_gmps_v(data)                                    ((0x00002000&(data))>>13)
#define HDMI_GPVS_get_vsps_v(data)                                    ((0x00001000&(data))>>12)
#define HDMI_GPVS_get_gmps(data)                                      ((0x00000800&(data))>>11)
#define HDMI_GPVS_get_vsps(data)                                      ((0x00000400&(data))>>10)
#define HDMI_GPVS_get_nps(data)                                       ((0x00000200&(data))>>9)
#define HDMI_GPVS_get_pis_8(data)                                     ((0x00000100&(data))>>8)
#define HDMI_GPVS_get_pis_7(data)                                     ((0x00000080&(data))>>7)
#define HDMI_GPVS_get_pis_6(data)                                     ((0x00000040&(data))>>6)
#define HDMI_GPVS_get_pis_5(data)                                     ((0x00000020&(data))>>5)
#define HDMI_GPVS_get_pvs_4(data)                                     ((0x00000010&(data))>>4)
#define HDMI_GPVS_get_pvs_3(data)                                     ((0x00000008&(data))>>3)
#define HDMI_GPVS_get_pvs_2(data)                                     ((0x00000004&(data))>>2)
#define HDMI_GPVS_get_pvs_1(data)                                     ((0x00000002&(data))>>1)
#define HDMI_GPVS_get_pvs_0(data)                                     (0x00000001&(data))


#define HDMI_PSAP                                                     0x18007088
#define HDMI_PSAP_reg_addr                                            "0xb8007088"
#define HDMI_PSAP_reg                                                 0xb8007088
#define HDMI_PSAP_inst_addr                                           "0x0022"
#define HDMI_PSAP_inst                                                0x0022
#define HDMI_PSAP_apss_shift                                          (0)
#define HDMI_PSAP_apss_mask                                           (0x000000FF)
#define HDMI_PSAP_apss(data)                                          (0x000000FF&(data))
#define HDMI_PSAP_get_apss(data)                                      (0x000000FF&(data))


#define HDMI_PSDP                                                     0x1800708c
#define HDMI_PSDP_reg_addr                                            "0xb800708c"
#define HDMI_PSDP_reg                                                 0xb800708c
#define HDMI_PSDP_inst_addr                                           "0x0023"
#define HDMI_PSDP_inst                                                0x0023
#define HDMI_PSDP_dpss_shift                                          (0)
#define HDMI_PSDP_dpss_mask                                           (0x000000FF)
#define HDMI_PSDP_dpss(data)                                          (0x000000FF&(data))
#define HDMI_PSDP_get_dpss(data)                                      (0x000000FF&(data))


#define HDMI_SCR                                                      0x18007090
#define HDMI_SCR_reg_addr                                             "0xb8007090"
#define HDMI_SCR_reg                                                  0xb8007090
#define HDMI_SCR_inst_addr                                            "0x0024"
#define HDMI_SCR_inst                                                 0x0024
#define HDMI_SCR_nval_shift                                           (8)
#define HDMI_SCR_dvi_reset_ds_cm_en_shift                             (5)
#define HDMI_SCR_packet_ignore_shift                                  (4)
#define HDMI_SCR_mode_shift                                           (3)
#define HDMI_SCR_msmode_shift                                         (2)
#define HDMI_SCR_cabs_shift                                           (1)
#define HDMI_SCR_fcddip_shift                                         (0)
#define HDMI_SCR_nval_mask                                            (0x0000FF00)
#define HDMI_SCR_dvi_reset_ds_cm_en_mask                              (0x00000020)
#define HDMI_SCR_packet_ignore_mask                                   (0x00000010)
#define HDMI_SCR_mode_mask                                            (0x00000008)
#define HDMI_SCR_msmode_mask                                          (0x00000004)
#define HDMI_SCR_cabs_mask                                            (0x00000002)
#define HDMI_SCR_fcddip_mask                                          (0x00000001)
#define HDMI_SCR_nval(data)                                           (0x0000FF00&((data)<<8))
#define HDMI_SCR_dvi_reset_ds_cm_en(data)                             (0x00000020&((data)<<5))
#define HDMI_SCR_packet_ignore(data)                                  (0x00000010&((data)<<4))
#define HDMI_SCR_mode(data)                                           (0x00000008&((data)<<3))
#define HDMI_SCR_msmode(data)                                         (0x00000004&((data)<<2))
#define HDMI_SCR_cabs(data)                                           (0x00000002&((data)<<1))
#define HDMI_SCR_fcddip(data)                                         (0x00000001&(data))
#define HDMI_SCR_get_nval(data)                                       ((0x0000FF00&(data))>>8)
#define HDMI_SCR_get_dvi_reset_ds_cm_en(data)                         ((0x00000020&(data))>>5)
#define HDMI_SCR_get_packet_ignore(data)                              ((0x00000010&(data))>>4)
#define HDMI_SCR_get_mode(data)                                       ((0x00000008&(data))>>3)
#define HDMI_SCR_get_msmode(data)                                     ((0x00000004&(data))>>2)
#define HDMI_SCR_get_cabs(data)                                       ((0x00000002&(data))>>1)
#define HDMI_SCR_get_fcddip(data)                                     (0x00000001&(data))


#define HDMI_BCHCR                                                    0x18007094
#define HDMI_BCHCR_reg_addr                                           "0xb8007094"
#define HDMI_BCHCR_reg                                                0xb8007094
#define HDMI_BCHCR_inst_addr                                          "0x0025"
#define HDMI_BCHCR_inst                                               0x0025
#define HDMI_BCHCR_spcss_shift                                        (5)
#define HDMI_BCHCR_enrwe_shift                                        (4)
#define HDMI_BCHCR_bche_shift                                         (3)
#define HDMI_BCHCR_bches_shift                                        (2)
#define HDMI_BCHCR_bches2_shift                                       (1)
#define HDMI_BCHCR_pe_shift                                           (0)
#define HDMI_BCHCR_spcss_mask                                         (0x00000020)
#define HDMI_BCHCR_enrwe_mask                                         (0x00000010)
#define HDMI_BCHCR_bche_mask                                          (0x00000008)
#define HDMI_BCHCR_bches_mask                                         (0x00000004)
#define HDMI_BCHCR_bches2_mask                                        (0x00000002)
#define HDMI_BCHCR_pe_mask                                            (0x00000001)
#define HDMI_BCHCR_spcss(data)                                        (0x00000020&((data)<<5))
#define HDMI_BCHCR_enrwe(data)                                        (0x00000010&((data)<<4))
#define HDMI_BCHCR_bche(data)                                         (0x00000008&((data)<<3))
#define HDMI_BCHCR_bches(data)                                        (0x00000004&((data)<<2))
#define HDMI_BCHCR_bches2(data)                                       (0x00000002&((data)<<1))
#define HDMI_BCHCR_pe(data)                                           (0x00000001&(data))
#define HDMI_BCHCR_get_spcss(data)                                    ((0x00000020&(data))>>5)
#define HDMI_BCHCR_get_enrwe(data)                                    ((0x00000010&(data))>>4)
#define HDMI_BCHCR_get_bche(data)                                     ((0x00000008&(data))>>3)
#define HDMI_BCHCR_get_bches(data)                                    ((0x00000004&(data))>>2)
#define HDMI_BCHCR_get_bches2(data)                                   ((0x00000002&(data))>>1)
#define HDMI_BCHCR_get_pe(data)                                       (0x00000001&(data))


#define HDMI_AVMCR                                                    0x18007098
#define HDMI_AVMCR_reg_addr                                           "0xb8007098"
#define HDMI_AVMCR_reg                                                0xb8007098
#define HDMI_AVMCR_inst_addr                                          "0x0026"
#define HDMI_AVMCR_inst                                               0x0026
#define HDMI_AVMCR_wd_ptg_en_shift                                    (10)
#define HDMI_AVMCR_wd_vclk_en_shift                                   (9)
#define HDMI_AVMCR_avmute_flag_shift                                  (8)
#define HDMI_AVMCR_avmute_win_en_shift                                (7)
#define HDMI_AVMCR_aoc_shift                                          (6)
#define HDMI_AVMCR_aomc_shift                                         (5)
#define HDMI_AVMCR_awd_shift                                          (4)
#define HDMI_AVMCR_ve_shift                                           (3)
#define HDMI_AVMCR_ampic_shift                                        (2)
#define HDMI_AVMCR_vdpic_shift                                        (1)
#define HDMI_AVMCR_nfpss_shift                                        (0)
#define HDMI_AVMCR_wd_ptg_en_mask                                     (0x00000400)
#define HDMI_AVMCR_wd_vclk_en_mask                                    (0x00000200)
#define HDMI_AVMCR_avmute_flag_mask                                   (0x00000100)
#define HDMI_AVMCR_avmute_win_en_mask                                 (0x00000080)
#define HDMI_AVMCR_aoc_mask                                           (0x00000040)
#define HDMI_AVMCR_aomc_mask                                          (0x00000020)
#define HDMI_AVMCR_awd_mask                                           (0x00000010)
#define HDMI_AVMCR_ve_mask                                            (0x00000008)
#define HDMI_AVMCR_ampic_mask                                         (0x00000004)
#define HDMI_AVMCR_vdpic_mask                                         (0x00000002)
#define HDMI_AVMCR_nfpss_mask                                         (0x00000001)
#define HDMI_AVMCR_wd_ptg_en(data)                                    (0x00000400&((data)<<10))
#define HDMI_AVMCR_wd_vclk_en(data)                                   (0x00000200&((data)<<9))
#define HDMI_AVMCR_avmute_flag(data)                                  (0x00000100&((data)<<8))
#define HDMI_AVMCR_avmute_win_en(data)                                (0x00000080&((data)<<7))
#define HDMI_AVMCR_aoc(data)                                          (0x00000040&((data)<<6))
#define HDMI_AVMCR_aomc(data)                                         (0x00000020&((data)<<5))
#define HDMI_AVMCR_awd(data)                                          (0x00000010&((data)<<4))
#define HDMI_AVMCR_ve(data)                                           (0x00000008&((data)<<3))
#define HDMI_AVMCR_ampic(data)                                        (0x00000004&((data)<<2))
#define HDMI_AVMCR_vdpic(data)                                        (0x00000002&((data)<<1))
#define HDMI_AVMCR_nfpss(data)                                        (0x00000001&(data))
#define HDMI_AVMCR_get_wd_ptg_en(data)                                ((0x00000400&(data))>>10)
#define HDMI_AVMCR_get_wd_vclk_en(data)                               ((0x00000200&(data))>>9)
#define HDMI_AVMCR_get_avmute_flag(data)                              ((0x00000100&(data))>>8)
#define HDMI_AVMCR_get_avmute_win_en(data)                            ((0x00000080&(data))>>7)
#define HDMI_AVMCR_get_aoc(data)                                      ((0x00000040&(data))>>6)
#define HDMI_AVMCR_get_aomc(data)                                     ((0x00000020&(data))>>5)
#define HDMI_AVMCR_get_awd(data)                                      ((0x00000010&(data))>>4)
#define HDMI_AVMCR_get_ve(data)                                       ((0x00000008&(data))>>3)
#define HDMI_AVMCR_get_ampic(data)                                    ((0x00000004&(data))>>2)
#define HDMI_AVMCR_get_vdpic(data)                                    ((0x00000002&(data))>>1)
#define HDMI_AVMCR_get_nfpss(data)                                    (0x00000001&(data))


#define HDMI_WDCR0                                                    0x1800709c
#define HDMI_WDCR0_reg_addr                                           "0xb800709c"
#define HDMI_WDCR0_reg                                                0xb800709c
#define HDMI_WDCR0_inst_addr                                          "0x0027"
#define HDMI_WDCR0_inst                                               0x0027
#define HDMI_WDCR0_vwdap_shift                                        (23)
#define HDMI_WDCR0_vwdlf_shift                                        (22)
#define HDMI_WDCR0_vwdafo_shift                                       (21)
#define HDMI_WDCR0_vwdafu_shift                                       (20)
#define HDMI_WDCR0_yv_shift                                           (16)
#define HDMI_WDCR0_awdck_shift                                        (15)
#define HDMI_WDCR0_awdlf_shift                                        (14)
#define HDMI_WDCR0_ch_st_sel_shift                                    (13)
#define HDMI_WDCR0_vwdact_shift                                       (12)
#define HDMI_WDCR0_xv_shift                                           (8)
#define HDMI_WDCR0_asmfe_shift                                        (7)
#define HDMI_WDCR0_load_d_shift                                       (6)
#define HDMI_WDCR0_bt_track_en_shift                                  (5)
#define HDMI_WDCR0_awdct_shift                                        (4)
#define HDMI_WDCR0_awdap_shift                                        (3)
#define HDMI_WDCR0_awdfo_shift                                        (2)
#define HDMI_WDCR0_awdfu_shift                                        (1)
#define HDMI_WDCR0_ct_shift                                           (0)
#define HDMI_WDCR0_vwdap_mask                                         (0x00800000)
#define HDMI_WDCR0_vwdlf_mask                                         (0x00400000)
#define HDMI_WDCR0_vwdafo_mask                                        (0x00200000)
#define HDMI_WDCR0_vwdafu_mask                                        (0x00100000)
#define HDMI_WDCR0_yv_mask                                            (0x000F0000)
#define HDMI_WDCR0_awdck_mask                                         (0x00008000)
#define HDMI_WDCR0_awdlf_mask                                         (0x00004000)
#define HDMI_WDCR0_ch_st_sel_mask                                     (0x00002000)
#define HDMI_WDCR0_vwdact_mask                                        (0x00001000)
#define HDMI_WDCR0_xv_mask                                            (0x00000F00)
#define HDMI_WDCR0_asmfe_mask                                         (0x00000080)
#define HDMI_WDCR0_load_d_mask                                        (0x00000040)
#define HDMI_WDCR0_bt_track_en_mask                                   (0x00000020)
#define HDMI_WDCR0_awdct_mask                                         (0x00000010)
#define HDMI_WDCR0_awdap_mask                                         (0x00000008)
#define HDMI_WDCR0_awdfo_mask                                         (0x00000004)
#define HDMI_WDCR0_awdfu_mask                                         (0x00000002)
#define HDMI_WDCR0_ct_mask                                            (0x00000001)
#define HDMI_WDCR0_vwdap(data)                                        (0x00800000&((data)<<23))
#define HDMI_WDCR0_vwdlf(data)                                        (0x00400000&((data)<<22))
#define HDMI_WDCR0_vwdafo(data)                                       (0x00200000&((data)<<21))
#define HDMI_WDCR0_vwdafu(data)                                       (0x00100000&((data)<<20))
#define HDMI_WDCR0_yv(data)                                           (0x000F0000&((data)<<16))
#define HDMI_WDCR0_awdck(data)                                        (0x00008000&((data)<<15))
#define HDMI_WDCR0_awdlf(data)                                        (0x00004000&((data)<<14))
#define HDMI_WDCR0_ch_st_sel(data)                                    (0x00002000&((data)<<13))
#define HDMI_WDCR0_vwdact(data)                                       (0x00001000&((data)<<12))
#define HDMI_WDCR0_xv(data)                                           (0x00000F00&((data)<<8))
#define HDMI_WDCR0_asmfe(data)                                        (0x00000080&((data)<<7))
#define HDMI_WDCR0_load_d(data)                                       (0x00000040&((data)<<6))
#define HDMI_WDCR0_bt_track_en(data)                                  (0x00000020&((data)<<5))
#define HDMI_WDCR0_awdct(data)                                        (0x00000010&((data)<<4))
#define HDMI_WDCR0_awdap(data)                                        (0x00000008&((data)<<3))
#define HDMI_WDCR0_awdfo(data)                                        (0x00000004&((data)<<2))
#define HDMI_WDCR0_awdfu(data)                                        (0x00000002&((data)<<1))
#define HDMI_WDCR0_ct(data)                                           (0x00000001&(data))
#define HDMI_WDCR0_get_vwdap(data)                                    ((0x00800000&(data))>>23)
#define HDMI_WDCR0_get_vwdlf(data)                                    ((0x00400000&(data))>>22)
#define HDMI_WDCR0_get_vwdafo(data)                                   ((0x00200000&(data))>>21)
#define HDMI_WDCR0_get_vwdafu(data)                                   ((0x00100000&(data))>>20)
#define HDMI_WDCR0_get_yv(data)                                       ((0x000F0000&(data))>>16)
#define HDMI_WDCR0_get_awdck(data)                                    ((0x00008000&(data))>>15)
#define HDMI_WDCR0_get_awdlf(data)                                    ((0x00004000&(data))>>14)
#define HDMI_WDCR0_get_ch_st_sel(data)                                ((0x00002000&(data))>>13)
#define HDMI_WDCR0_get_vwdact(data)                                   ((0x00001000&(data))>>12)
#define HDMI_WDCR0_get_xv(data)                                       ((0x00000F00&(data))>>8)
#define HDMI_WDCR0_get_asmfe(data)                                    ((0x00000080&(data))>>7)
#define HDMI_WDCR0_get_load_d(data)                                   ((0x00000040&(data))>>6)
#define HDMI_WDCR0_get_bt_track_en(data)                              ((0x00000020&(data))>>5)
#define HDMI_WDCR0_get_awdct(data)                                    ((0x00000010&(data))>>4)
#define HDMI_WDCR0_get_awdap(data)                                    ((0x00000008&(data))>>3)
#define HDMI_WDCR0_get_awdfo(data)                                    ((0x00000004&(data))>>2)
#define HDMI_WDCR0_get_awdfu(data)                                    ((0x00000002&(data))>>1)
#define HDMI_WDCR0_get_ct(data)                                       (0x00000001&(data))


#define HDMI_DBCR                                                     0x180070a0
#define HDMI_DBCR_reg_addr                                            "0xb80070a0"
#define HDMI_DBCR_reg                                                 0xb80070a0
#define HDMI_DBCR_inst_addr                                           "0x0028"
#define HDMI_DBCR_inst                                                0x0028
#define HDMI_DBCR_aldbfv_shift                                        (3)
#define HDMI_DBCR_aldbfo_shift                                        (2)
#define HDMI_DBCR_aldbfu_shift                                        (1)
#define HDMI_DBCR_aldbpn_shift                                        (0)
#define HDMI_DBCR_aldbfv_mask                                         (0x00000008)
#define HDMI_DBCR_aldbfo_mask                                         (0x00000004)
#define HDMI_DBCR_aldbfu_mask                                         (0x00000002)
#define HDMI_DBCR_aldbpn_mask                                         (0x00000001)
#define HDMI_DBCR_aldbfv(data)                                        (0x00000008&((data)<<3))
#define HDMI_DBCR_aldbfo(data)                                        (0x00000004&((data)<<2))
#define HDMI_DBCR_aldbfu(data)                                        (0x00000002&((data)<<1))
#define HDMI_DBCR_aldbpn(data)                                        (0x00000001&(data))
#define HDMI_DBCR_get_aldbfv(data)                                    ((0x00000008&(data))>>3)
#define HDMI_DBCR_get_aldbfo(data)                                    ((0x00000004&(data))>>2)
#define HDMI_DBCR_get_aldbfu(data)                                    ((0x00000002&(data))>>1)
#define HDMI_DBCR_get_aldbpn(data)                                    (0x00000001&(data))


#define HDMI_AWDSR                                                    0x180070a4
#define HDMI_AWDSR_reg_addr                                           "0xb80070a4"
#define HDMI_AWDSR_reg                                                0xb80070a4
#define HDMI_AWDSR_inst_addr                                          "0x0029"
#define HDMI_AWDSR_inst                                               0x0029
#define HDMI_AWDSR_awdpvsb_shift                                      (0)
#define HDMI_AWDSR_awdpvsb_mask                                       (0x0000007F)
#define HDMI_AWDSR_awdpvsb(data)                                      (0x0000007F&(data))
#define HDMI_AWDSR_get_awdpvsb(data)                                  (0x0000007F&(data))


#define HDMI_VWDSR                                                    0x180070a8
#define HDMI_VWDSR_reg_addr                                           "0xb80070a8"
#define HDMI_VWDSR_reg                                                0xb80070a8
#define HDMI_VWDSR_inst_addr                                          "0x002A"
#define HDMI_VWDSR_inst                                               0x002A
#define HDMI_VWDSR_vwdpvsb_shift                                      (0)
#define HDMI_VWDSR_vwdpvsb_mask                                       (0x0000007F)
#define HDMI_VWDSR_vwdpvsb(data)                                      (0x0000007F&(data))
#define HDMI_VWDSR_get_vwdpvsb(data)                                  (0x0000007F&(data))


#define HDMI_PAMICR                                                   0x180070ac
#define HDMI_PAMICR_reg_addr                                          "0xb80070ac"
#define HDMI_PAMICR_reg                                               0xb80070ac
#define HDMI_PAMICR_inst_addr                                         "0x002B"
#define HDMI_PAMICR_inst                                              0x002B
#define HDMI_PAMICR_icpvsb_shift                                      (0)
#define HDMI_PAMICR_icpvsb_mask                                       (0x0000007F)
#define HDMI_PAMICR_icpvsb(data)                                      (0x0000007F&(data))
#define HDMI_PAMICR_get_icpvsb(data)                                  (0x0000007F&(data))


#define HDMI_PTRSV1                                                   0x180070b0
#define HDMI_PTRSV1_reg_addr                                          "0xb80070b0"
#define HDMI_PTRSV1_reg                                               0xb80070b0
#define HDMI_PTRSV1_inst_addr                                         "0x002C"
#define HDMI_PTRSV1_inst                                              0x002C
#define HDMI_PTRSV1_pt4_shift                                         (24)
#define HDMI_PTRSV1_pt3_shift                                         (16)
#define HDMI_PTRSV1_pt2_shift                                         (8)
#define HDMI_PTRSV1_pt1_shift                                         (0)
#define HDMI_PTRSV1_pt4_mask                                          (0xFF000000)
#define HDMI_PTRSV1_pt3_mask                                          (0x00FF0000)
#define HDMI_PTRSV1_pt2_mask                                          (0x0000FF00)
#define HDMI_PTRSV1_pt1_mask                                          (0x000000FF)
#define HDMI_PTRSV1_pt4(data)                                         (0xFF000000&((data)<<24))
#define HDMI_PTRSV1_pt3(data)                                         (0x00FF0000&((data)<<16))
#define HDMI_PTRSV1_pt2(data)                                         (0x0000FF00&((data)<<8))
#define HDMI_PTRSV1_pt1(data)                                         (0x000000FF&(data))
#define HDMI_PTRSV1_get_pt4(data)                                     ((0xFF000000&(data))>>24)
#define HDMI_PTRSV1_get_pt3(data)                                     ((0x00FF0000&(data))>>16)
#define HDMI_PTRSV1_get_pt2(data)                                     ((0x0000FF00&(data))>>8)
#define HDMI_PTRSV1_get_pt1(data)                                     (0x000000FF&(data))


#define HDMI_PVGCR0                                                   0x180070b4
#define HDMI_PVGCR0_reg_addr                                          "0xb80070b4"
#define HDMI_PVGCR0_reg                                               0xb80070b4
#define HDMI_PVGCR0_inst_addr                                         "0x002D"
#define HDMI_PVGCR0_inst                                              0x002D
#define HDMI_PVGCR0_pvsef_shift                                       (0)
#define HDMI_PVGCR0_pvsef_mask                                        (0xFFFFFFFF)
#define HDMI_PVGCR0_pvsef(data)                                       (0xFFFFFFFF&(data))
#define HDMI_PVGCR0_get_pvsef(data)                                   (0xFFFFFFFF&(data))


#define HDMI_PVSR0                                                    0x180070b8
#define HDMI_PVSR0_reg_addr                                           "0xb80070b8"
#define HDMI_PVSR0_reg                                                0xb80070b8
#define HDMI_PVSR0_inst_addr                                          "0x002E"
#define HDMI_PVSR0_inst                                               0x002E
#define HDMI_PVSR0_pvs_shift                                          (0)
#define HDMI_PVSR0_pvs_mask                                           (0xFFFFFFFF)
#define HDMI_PVSR0_pvs(data)                                          (0xFFFFFFFF&(data))
#define HDMI_PVSR0_get_pvs(data)                                      (0xFFFFFFFF&(data))


#define HDMI_VCR                                                      0x180070bc
#define HDMI_VCR_reg_addr                                             "0xb80070bc"
#define HDMI_VCR_reg                                                  0xb80070bc
#define HDMI_VCR_inst_addr                                            "0x002F"
#define HDMI_VCR_inst                                                 0x002F
#define HDMI_VCR_cbus_ddc_chsel_shift                                 (28)
#define HDMI_VCR_hdmi_field_shift                                     (27)
#define HDMI_VCR_int_pro_chg_flag_shift                               (26)
#define HDMI_VCR_int_pro_chg_wd_en_shift                              (25)
#define HDMI_VCR_int_pro_chg_int_en_shift                             (24)
#define HDMI_VCR_hdcp_ddc_chsel_shift                                 (22)
#define HDMI_VCR_iclk_sel_shift                                       (20)
#define HDMI_VCR_csc_r_shift                                          (18)
#define HDMI_VCR_hdirq_shift                                          (17)
#define HDMI_VCR_csam_shift                                           (16)
#define HDMI_VCR_csc_shift                                            (14)
#define HDMI_VCR_field_decide_sel_shift                               (13)
#define HDMI_VCR_prdsam_shift                                         (12)
#define HDMI_VCR_dsc_r_shift                                          (8)
#define HDMI_VCR_eoi_shift                                            (7)
#define HDMI_VCR_eot_shift                                            (6)
#define HDMI_VCR_se_shift                                             (5)
#define HDMI_VCR_rs_shift                                             (4)
#define HDMI_VCR_dsc_shift                                            (0)
#define HDMI_VCR_cbus_ddc_chsel_mask                                  (0x10000000)
#define HDMI_VCR_hdmi_field_mask                                      (0x08000000)
#define HDMI_VCR_int_pro_chg_flag_mask                                (0x04000000)
#define HDMI_VCR_int_pro_chg_wd_en_mask                               (0x02000000)
#define HDMI_VCR_int_pro_chg_int_en_mask                              (0x01000000)
#define HDMI_VCR_hdcp_ddc_chsel_mask                                  (0x00C00000)
#define HDMI_VCR_iclk_sel_mask                                        (0x00300000)
#define HDMI_VCR_csc_r_mask                                           (0x000C0000)
#define HDMI_VCR_hdirq_mask                                           (0x00020000)
#define HDMI_VCR_csam_mask                                            (0x00010000)
#define HDMI_VCR_csc_mask                                             (0x0000C000)
#define HDMI_VCR_field_decide_sel_mask                                (0x00002000)
#define HDMI_VCR_prdsam_mask                                          (0x00001000)
#define HDMI_VCR_dsc_r_mask                                           (0x00000F00)
#define HDMI_VCR_eoi_mask                                             (0x00000080)
#define HDMI_VCR_eot_mask                                             (0x00000040)
#define HDMI_VCR_se_mask                                              (0x00000020)
#define HDMI_VCR_rs_mask                                              (0x00000010)
#define HDMI_VCR_dsc_mask                                             (0x0000000F)
#define HDMI_VCR_cbus_ddc_chsel(data)                                 (0x10000000&((data)<<28))
#define HDMI_VCR_hdmi_field(data)                                     (0x08000000&((data)<<27))
#define HDMI_VCR_int_pro_chg_flag(data)                               (0x04000000&((data)<<26))
#define HDMI_VCR_int_pro_chg_wd_en(data)                              (0x02000000&((data)<<25))
#define HDMI_VCR_int_pro_chg_int_en(data)                             (0x01000000&((data)<<24))
#define HDMI_VCR_hdcp_ddc_chsel(data)                                 (0x00C00000&((data)<<22))
#define HDMI_VCR_iclk_sel(data)                                       (0x00300000&((data)<<20))
#define HDMI_VCR_csc_r(data)                                          (0x000C0000&((data)<<18))
#define HDMI_VCR_hdirq(data)                                          (0x00020000&((data)<<17))
#define HDMI_VCR_csam(data)                                           (0x00010000&((data)<<16))
#define HDMI_VCR_csc(data)                                            (0x0000C000&((data)<<14))
#define HDMI_VCR_field_decide_sel(data)                               (0x00002000&((data)<<13))
#define HDMI_VCR_prdsam(data)                                         (0x00001000&((data)<<12))
#define HDMI_VCR_dsc_r(data)                                          (0x00000F00&((data)<<8))
#define HDMI_VCR_eoi(data)                                            (0x00000080&((data)<<7))
#define HDMI_VCR_eot(data)                                            (0x00000040&((data)<<6))
#define HDMI_VCR_se(data)                                             (0x00000020&((data)<<5))
#define HDMI_VCR_rs(data)                                             (0x00000010&((data)<<4))
#define HDMI_VCR_dsc(data)                                            (0x0000000F&(data))
#define HDMI_VCR_get_cbus_ddc_chsel(data)                             ((0x10000000&(data))>>28)
#define HDMI_VCR_get_hdmi_field(data)                                 ((0x08000000&(data))>>27)
#define HDMI_VCR_get_int_pro_chg_flag(data)                           ((0x04000000&(data))>>26)
#define HDMI_VCR_get_int_pro_chg_wd_en(data)                          ((0x02000000&(data))>>25)
#define HDMI_VCR_get_int_pro_chg_int_en(data)                         ((0x01000000&(data))>>24)
#define HDMI_VCR_get_hdcp_ddc_chsel(data)                             ((0x00C00000&(data))>>22)
#define HDMI_VCR_get_iclk_sel(data)                                   ((0x00300000&(data))>>20)
#define HDMI_VCR_get_csc_r(data)                                      ((0x000C0000&(data))>>18)
#define HDMI_VCR_get_hdirq(data)                                      ((0x00020000&(data))>>17)
#define HDMI_VCR_get_csam(data)                                       ((0x00010000&(data))>>16)
#define HDMI_VCR_get_csc(data)                                        ((0x0000C000&(data))>>14)
#define HDMI_VCR_get_field_decide_sel(data)                           ((0x00002000&(data))>>13)
#define HDMI_VCR_get_prdsam(data)                                     ((0x00001000&(data))>>12)
#define HDMI_VCR_get_dsc_r(data)                                      ((0x00000F00&(data))>>8)
#define HDMI_VCR_get_eoi(data)                                        ((0x00000080&(data))>>7)
#define HDMI_VCR_get_eot(data)                                        ((0x00000040&(data))>>6)
#define HDMI_VCR_get_se(data)                                         ((0x00000020&(data))>>5)
#define HDMI_VCR_get_rs(data)                                         ((0x00000010&(data))>>4)
#define HDMI_VCR_get_dsc(data)                                        (0x0000000F&(data))


#define HDMI_ACRCR                                                    0x180070c0
#define HDMI_ACRCR_reg_addr                                           "0xb80070c0"
#define HDMI_ACRCR_reg                                                0xb80070c0
#define HDMI_ACRCR_inst_addr                                          "0x0030"
#define HDMI_ACRCR_inst                                               0x0030
#define HDMI_ACRCR_pucnr_shift                                        (1)
#define HDMI_ACRCR_pucsr_shift                                        (0)
#define HDMI_ACRCR_pucnr_mask                                         (0x00000002)
#define HDMI_ACRCR_pucsr_mask                                         (0x00000001)
#define HDMI_ACRCR_pucnr(data)                                        (0x00000002&((data)<<1))
#define HDMI_ACRCR_pucsr(data)                                        (0x00000001&(data))
#define HDMI_ACRCR_get_pucnr(data)                                    ((0x00000002&(data))>>1)
#define HDMI_ACRCR_get_pucsr(data)                                    (0x00000001&(data))


#define HDMI_ACRSR0                                                   0x180070c4
#define HDMI_ACRSR0_reg_addr                                          "0xb80070c4"
#define HDMI_ACRSR0_reg                                               0xb80070c4
#define HDMI_ACRSR0_inst_addr                                         "0x0031"
#define HDMI_ACRSR0_inst                                              0x0031
#define HDMI_ACRSR0_cts_shift                                         (0)
#define HDMI_ACRSR0_cts_mask                                          (0x000FFFFF)
#define HDMI_ACRSR0_cts(data)                                         (0x000FFFFF&(data))
#define HDMI_ACRSR0_get_cts(data)                                     (0x000FFFFF&(data))


#define HDMI_ACRSR1                                                   0x180070c8
#define HDMI_ACRSR1_reg_addr                                          "0xb80070c8"
#define HDMI_ACRSR1_reg                                               0xb80070c8
#define HDMI_ACRSR1_inst_addr                                         "0x0032"
#define HDMI_ACRSR1_inst                                              0x0032
#define HDMI_ACRSR1_n_shift                                           (0)
#define HDMI_ACRSR1_n_mask                                            (0x000FFFFF)
#define HDMI_ACRSR1_n(data)                                           (0x000FFFFF&(data))
#define HDMI_ACRSR1_get_n(data)                                       (0x000FFFFF&(data))


#define HDMI_ACS0                                                     0x180070cc
#define HDMI_ACS0_reg_addr                                            "0xb80070cc"
#define HDMI_ACS0_reg                                                 0xb80070cc
#define HDMI_ACS0_inst_addr                                           "0x0033"
#define HDMI_ACS0_inst                                                0x0033
#define HDMI_ACS0_cs_shift                                            (0)
#define HDMI_ACS0_cs_mask                                             (0x0000FFFF)
#define HDMI_ACS0_cs(data)                                            (0x0000FFFF&(data))
#define HDMI_ACS0_get_cs(data)                                        (0x0000FFFF&(data))


#define HDMI_ACS1                                                     0x180070d0
#define HDMI_ACS1_reg_addr                                            "0xb80070d0"
#define HDMI_ACS1_reg                                                 0xb80070d0
#define HDMI_ACS1_inst_addr                                           "0x0034"
#define HDMI_ACS1_inst                                                0x0034
#define HDMI_ACS1_cs_shift                                            (0)
#define HDMI_ACS1_cs_mask                                             (0x00FFFFFF)
#define HDMI_ACS1_cs(data)                                            (0x00FFFFFF&(data))
#define HDMI_ACS1_get_cs(data)                                        (0x00FFFFFF&(data))


#define HDMI_INTCR                                                    0x180070d4
#define HDMI_INTCR_reg_addr                                           "0xb80070d4"
#define HDMI_INTCR_reg                                                0xb80070d4
#define HDMI_INTCR_inst_addr                                          "0x0035"
#define HDMI_INTCR_inst                                               0x0035
#define HDMI_INTCR_pending_shift                                      (7)
#define HDMI_INTCR_avmute_shift                                       (6)
#define HDMI_INTCR_fifod_shift                                        (5)
#define HDMI_INTCR_act_shift                                          (4)
#define HDMI_INTCR_apll_shift                                         (3)
#define HDMI_INTCR_afifoo_shift                                       (2)
#define HDMI_INTCR_afifou_shift                                       (1)
#define HDMI_INTCR_vc_shift                                           (0)
#define HDMI_INTCR_pending_mask                                       (0x00000080)
#define HDMI_INTCR_avmute_mask                                        (0x00000040)
#define HDMI_INTCR_fifod_mask                                         (0x00000020)
#define HDMI_INTCR_act_mask                                           (0x00000010)
#define HDMI_INTCR_apll_mask                                          (0x00000008)
#define HDMI_INTCR_afifoo_mask                                        (0x00000004)
#define HDMI_INTCR_afifou_mask                                        (0x00000002)
#define HDMI_INTCR_vc_mask                                            (0x00000001)
#define HDMI_INTCR_pending(data)                                      (0x00000080&((data)<<7))
#define HDMI_INTCR_avmute(data)                                       (0x00000040&((data)<<6))
#define HDMI_INTCR_fifod(data)                                        (0x00000020&((data)<<5))
#define HDMI_INTCR_act(data)                                          (0x00000010&((data)<<4))
#define HDMI_INTCR_apll(data)                                         (0x00000008&((data)<<3))
#define HDMI_INTCR_afifoo(data)                                       (0x00000004&((data)<<2))
#define HDMI_INTCR_afifou(data)                                       (0x00000002&((data)<<1))
#define HDMI_INTCR_vc(data)                                           (0x00000001&(data))
#define HDMI_INTCR_get_pending(data)                                  ((0x00000080&(data))>>7)
#define HDMI_INTCR_get_avmute(data)                                   ((0x00000040&(data))>>6)
#define HDMI_INTCR_get_fifod(data)                                    ((0x00000020&(data))>>5)
#define HDMI_INTCR_get_act(data)                                      ((0x00000010&(data))>>4)
#define HDMI_INTCR_get_apll(data)                                     ((0x00000008&(data))>>3)
#define HDMI_INTCR_get_afifoo(data)                                   ((0x00000004&(data))>>2)
#define HDMI_INTCR_get_afifou(data)                                   ((0x00000002&(data))>>1)
#define HDMI_INTCR_get_vc(data)                                       (0x00000001&(data))


#define HDMI_ALCR                                                     0x180070d8
#define HDMI_ALCR_reg_addr                                            "0xb80070d8"
#define HDMI_ALCR_reg                                                 0xb80070d8
#define HDMI_ALCR_inst_addr                                           "0x0036"
#define HDMI_ALCR_inst                                                0x0036
#define HDMI_ALCR_lo1_shift                                           (6)
#define HDMI_ALCR_lo2_shift                                           (4)
#define HDMI_ALCR_lo3_shift                                           (2)
#define HDMI_ALCR_lo4_shift                                           (0)
#define HDMI_ALCR_lo1_mask                                            (0x000000C0)
#define HDMI_ALCR_lo2_mask                                            (0x00000030)
#define HDMI_ALCR_lo3_mask                                            (0x0000000C)
#define HDMI_ALCR_lo4_mask                                            (0x00000003)
#define HDMI_ALCR_lo1(data)                                           (0x000000C0&((data)<<6))
#define HDMI_ALCR_lo2(data)                                           (0x00000030&((data)<<4))
#define HDMI_ALCR_lo3(data)                                           (0x0000000C&((data)<<2))
#define HDMI_ALCR_lo4(data)                                           (0x00000003&(data))
#define HDMI_ALCR_get_lo1(data)                                       ((0x000000C0&(data))>>6)
#define HDMI_ALCR_get_lo2(data)                                       ((0x00000030&(data))>>4)
#define HDMI_ALCR_get_lo3(data)                                       ((0x0000000C&(data))>>2)
#define HDMI_ALCR_get_lo4(data)                                       (0x00000003&(data))


#define HDMI_AOCR                                                     0x180070dc
#define HDMI_AOCR_reg_addr                                            "0xb80070dc"
#define HDMI_AOCR_reg                                                 0xb80070dc
#define HDMI_AOCR_inst_addr                                           "0x0037"
#define HDMI_AOCR_inst                                                0x0037
#define HDMI_AOCR_i2s_clk_en_dvi_shift                                (8)
#define HDMI_AOCR_spdifo1_shift                                       (7)
#define HDMI_AOCR_spdifo2_shift                                       (6)
#define HDMI_AOCR_spdifo3_shift                                       (5)
#define HDMI_AOCR_spdifo4_shift                                       (4)
#define HDMI_AOCR_i2so1_shift                                         (3)
#define HDMI_AOCR_i2so2_shift                                         (2)
#define HDMI_AOCR_i2so3_shift                                         (1)
#define HDMI_AOCR_i2so4_shift                                         (0)
#define HDMI_AOCR_i2s_clk_en_dvi_mask                                 (0x00000100)
#define HDMI_AOCR_spdifo1_mask                                        (0x00000080)
#define HDMI_AOCR_spdifo2_mask                                        (0x00000040)
#define HDMI_AOCR_spdifo3_mask                                        (0x00000020)
#define HDMI_AOCR_spdifo4_mask                                        (0x00000010)
#define HDMI_AOCR_i2so1_mask                                          (0x00000008)
#define HDMI_AOCR_i2so2_mask                                          (0x00000004)
#define HDMI_AOCR_i2so3_mask                                          (0x00000002)
#define HDMI_AOCR_i2so4_mask                                          (0x00000001)
#define HDMI_AOCR_i2s_clk_en_dvi(data)                                (0x00000100&((data)<<8))
#define HDMI_AOCR_spdifo1(data)                                       (0x00000080&((data)<<7))
#define HDMI_AOCR_spdifo2(data)                                       (0x00000040&((data)<<6))
#define HDMI_AOCR_spdifo3(data)                                       (0x00000020&((data)<<5))
#define HDMI_AOCR_spdifo4(data)                                       (0x00000010&((data)<<4))
#define HDMI_AOCR_i2so1(data)                                         (0x00000008&((data)<<3))
#define HDMI_AOCR_i2so2(data)                                         (0x00000004&((data)<<2))
#define HDMI_AOCR_i2so3(data)                                         (0x00000002&((data)<<1))
#define HDMI_AOCR_i2so4(data)                                         (0x00000001&(data))
#define HDMI_AOCR_get_i2s_clk_en_dvi(data)                            ((0x00000100&(data))>>8)
#define HDMI_AOCR_get_spdifo1(data)                                   ((0x00000080&(data))>>7)
#define HDMI_AOCR_get_spdifo2(data)                                   ((0x00000040&(data))>>6)
#define HDMI_AOCR_get_spdifo3(data)                                   ((0x00000020&(data))>>5)
#define HDMI_AOCR_get_spdifo4(data)                                   ((0x00000010&(data))>>4)
#define HDMI_AOCR_get_i2so1(data)                                     ((0x00000008&(data))>>3)
#define HDMI_AOCR_get_i2so2(data)                                     ((0x00000004&(data))>>2)
#define HDMI_AOCR_get_i2so3(data)                                     ((0x00000002&(data))>>1)
#define HDMI_AOCR_get_i2so4(data)                                     (0x00000001&(data))


#define HDMI_BCSR                                                     0x180070e0
#define HDMI_BCSR_reg_addr                                            "0xb80070e0"
#define HDMI_BCSR_reg                                                 0xb80070e0
#define HDMI_BCSR_inst_addr                                           "0x0038"
#define HDMI_BCSR_inst                                                0x0038
#define HDMI_BCSR_nvlgb_shift                                         (5)
#define HDMI_BCSR_nalgb_shift                                         (4)
#define HDMI_BCSR_natgb_shift                                         (3)
#define HDMI_BCSR_ngb_shift                                           (2)
#define HDMI_BCSR_pe_shift                                            (1)
#define HDMI_BCSR_gcp_shift                                           (0)
#define HDMI_BCSR_nvlgb_mask                                          (0x00000020)
#define HDMI_BCSR_nalgb_mask                                          (0x00000010)
#define HDMI_BCSR_natgb_mask                                          (0x00000008)
#define HDMI_BCSR_ngb_mask                                            (0x00000004)
#define HDMI_BCSR_pe_mask                                             (0x00000002)
#define HDMI_BCSR_gcp_mask                                            (0x00000001)
#define HDMI_BCSR_nvlgb(data)                                         (0x00000020&((data)<<5))
#define HDMI_BCSR_nalgb(data)                                         (0x00000010&((data)<<4))
#define HDMI_BCSR_natgb(data)                                         (0x00000008&((data)<<3))
#define HDMI_BCSR_ngb(data)                                           (0x00000004&((data)<<2))
#define HDMI_BCSR_pe(data)                                            (0x00000002&((data)<<1))
#define HDMI_BCSR_gcp(data)                                           (0x00000001&(data))
#define HDMI_BCSR_get_nvlgb(data)                                     ((0x00000020&(data))>>5)
#define HDMI_BCSR_get_nalgb(data)                                     ((0x00000010&(data))>>4)
#define HDMI_BCSR_get_natgb(data)                                     ((0x00000008&(data))>>3)
#define HDMI_BCSR_get_ngb(data)                                       ((0x00000004&(data))>>2)
#define HDMI_BCSR_get_pe(data)                                        ((0x00000002&(data))>>1)
#define HDMI_BCSR_get_gcp(data)                                       (0x00000001&(data))


#define HDMI_ASR0                                                     0x180070e4
#define HDMI_ASR0_reg_addr                                            "0xb80070e4"
#define HDMI_ASR0_reg                                                 0xb80070e4
#define HDMI_ASR0_inst_addr                                           "0x0039"
#define HDMI_ASR0_inst                                                0x0039
#define HDMI_ASR0_fsre_shift                                          (2)
#define HDMI_ASR0_fsif_shift                                          (1)
#define HDMI_ASR0_fscs_shift                                          (0)
#define HDMI_ASR0_fsre_mask                                           (0x00000004)
#define HDMI_ASR0_fsif_mask                                           (0x00000002)
#define HDMI_ASR0_fscs_mask                                           (0x00000001)
#define HDMI_ASR0_fsre(data)                                          (0x00000004&((data)<<2))
#define HDMI_ASR0_fsif(data)                                          (0x00000002&((data)<<1))
#define HDMI_ASR0_fscs(data)                                          (0x00000001&(data))
#define HDMI_ASR0_get_fsre(data)                                      ((0x00000004&(data))>>2)
#define HDMI_ASR0_get_fsif(data)                                      ((0x00000002&(data))>>1)
#define HDMI_ASR0_get_fscs(data)                                      (0x00000001&(data))


#define HDMI_ASR1                                                     0x180070e8
#define HDMI_ASR1_reg_addr                                            "0xb80070e8"
#define HDMI_ASR1_reg                                                 0xb80070e8
#define HDMI_ASR1_inst_addr                                           "0x003A"
#define HDMI_ASR1_inst                                                0x003A
#define HDMI_ASR1_fbif_shift                                          (4)
#define HDMI_ASR1_fbcs_shift                                          (0)
#define HDMI_ASR1_fbif_mask                                           (0x00000070)
#define HDMI_ASR1_fbcs_mask                                           (0x0000000F)
#define HDMI_ASR1_fbif(data)                                          (0x00000070&((data)<<4))
#define HDMI_ASR1_fbcs(data)                                          (0x0000000F&(data))
#define HDMI_ASR1_get_fbif(data)                                      ((0x00000070&(data))>>4)
#define HDMI_ASR1_get_fbcs(data)                                      (0x0000000F&(data))


#define HDMI_VIDEO_FORMAT                                             0x180070ec
#define HDMI_VIDEO_FORMAT_reg_addr                                    "0xb80070ec"
#define HDMI_VIDEO_FORMAT_reg                                         0xb80070ec
#define HDMI_VIDEO_FORMAT_inst_addr                                   "0x003B"
#define HDMI_VIDEO_FORMAT_inst                                        0x003B
#define HDMI_VIDEO_FORMAT_hvf_shift                                   (8)
#define HDMI_VIDEO_FORMAT_hdmi_vic_shift                              (0)
#define HDMI_VIDEO_FORMAT_hvf_mask                                    (0x00000700)
#define HDMI_VIDEO_FORMAT_hdmi_vic_mask                               (0x000000FF)
#define HDMI_VIDEO_FORMAT_hvf(data)                                   (0x00000700&((data)<<8))
#define HDMI_VIDEO_FORMAT_hdmi_vic(data)                              (0x000000FF&(data))
#define HDMI_VIDEO_FORMAT_get_hvf(data)                               ((0x00000700&(data))>>8)
#define HDMI_VIDEO_FORMAT_get_hdmi_vic(data)                          (0x000000FF&(data))


#define HDMI_3D_FORMAT                                                0x180070f0
#define HDMI_3D_FORMAT_reg_addr                                       "0xb80070f0"
#define HDMI_3D_FORMAT_reg                                            0xb80070f0
#define HDMI_3D_FORMAT_inst_addr                                      "0x003C"
#define HDMI_3D_FORMAT_inst                                           0x003C
#define HDMI_3D_FORMAT_hdmi_3d_ext_data_shift                         (12)
#define HDMI_3D_FORMAT_hdmi_3d_metadata_type_shift                    (9)
#define HDMI_3D_FORMAT_hdmi_3d_structure_shift                        (4)
#define HDMI_3D_FORMAT_hdmi_3d_meta_present_shift                     (3)
#define HDMI_3D_FORMAT_hdmi_3d_ext_data_mask                          (0x0000F000)
#define HDMI_3D_FORMAT_hdmi_3d_metadata_type_mask                     (0x00000E00)
#define HDMI_3D_FORMAT_hdmi_3d_structure_mask                         (0x000000F0)
#define HDMI_3D_FORMAT_hdmi_3d_meta_present_mask                      (0x00000008)
#define HDMI_3D_FORMAT_hdmi_3d_ext_data(data)                         (0x0000F000&((data)<<12))
#define HDMI_3D_FORMAT_hdmi_3d_metadata_type(data)                    (0x00000E00&((data)<<9))
#define HDMI_3D_FORMAT_hdmi_3d_structure(data)                        (0x000000F0&((data)<<4))
#define HDMI_3D_FORMAT_hdmi_3d_meta_present(data)                     (0x00000008&((data)<<3))
#define HDMI_3D_FORMAT_get_hdmi_3d_ext_data(data)                     ((0x0000F000&(data))>>12)
#define HDMI_3D_FORMAT_get_hdmi_3d_metadata_type(data)                ((0x00000E00&(data))>>9)
#define HDMI_3D_FORMAT_get_hdmi_3d_structure(data)                    ((0x000000F0&(data))>>4)
#define HDMI_3D_FORMAT_get_hdmi_3d_meta_present(data)                 ((0x00000008&(data))>>3)


#define AUDIO_SAMPLE_RATE_CHANGE_IRQ                                  0x18007100
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_reg_addr                         "0xb8007100"
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_reg                              0xb8007100
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_inst_addr                        "0x0040"
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_inst                             0x0040
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq_shift            (3)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq_shift               (2)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq_shift       (1)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq_shift          (0)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq_mask             (0x00000008)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq_mask                (0x00000004)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq_mask        (0x00000002)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq_mask           (0x00000001)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq(data)            (0x00000008&((data)<<3))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq(data)               (0x00000004&((data)<<2))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq(data)       (0x00000002&((data)<<1))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq(data)          (0x00000001&(data))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_en_ncts_chg_irq(data)        ((0x00000008&(data))>>3)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_ncts_chg_irq(data)           ((0x00000004&(data))>>2)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_en_ch_status_chg_irq(data)   ((0x00000002&(data))>>1)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_ch_status_chg_irq(data)      (0x00000001&(data))


#define HIGH_BIT_RATE_AUDIO_PACKET                                    0x18007104
#define HIGH_BIT_RATE_AUDIO_PACKET_reg_addr                           "0xb8007104"
#define HIGH_BIT_RATE_AUDIO_PACKET_reg                                0xb8007104
#define HIGH_BIT_RATE_AUDIO_PACKET_inst_addr                          "0x0041"
#define HIGH_BIT_RATE_AUDIO_PACKET_inst                               0x0041
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual_shift        (2)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw_shift            (1)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_shift               (0)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual_mask         (0x00000004)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw_mask             (0x00000002)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_mask                (0x00000001)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual(data)        (0x00000004&((data)<<2))
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw(data)            (0x00000002&((data)<<1))
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode(data)               (0x00000001&(data))
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode_manual(data)    ((0x00000004&(data))>>2)
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode_fw(data)        ((0x00000002&(data))>>1)
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode(data)           (0x00000001&(data))


#define HDMI_AFCR                                                     0x18007108
#define HDMI_AFCR_reg_addr                                            "0xb8007108"
#define HDMI_AFCR_reg                                                 0xb8007108
#define HDMI_AFCR_inst_addr                                           "0x0042"
#define HDMI_AFCR_inst                                                0x0042
#define HDMI_AFCR_dummy18007108_31_14_shift                           (14)
#define HDMI_AFCR_gain_bypass_en_shift                                (13)
#define HDMI_AFCR_afifof_shift                                        (12)
#define HDMI_AFCR_afifoe_shift                                        (11)
#define HDMI_AFCR_afifowe_r_shift                                     (10)
#define HDMI_AFCR_afifore_r_shift                                     (8)
#define HDMI_AFCR_tst_i2s_sw_shift                                    (7)
#define HDMI_AFCR_aoem_shift                                          (6)
#define HDMI_AFCR_aoc_shift                                           (5)
#define HDMI_AFCR_audio_test_enable_shift                             (4)
#define HDMI_AFCR_mgc_shift                                           (3)
#define HDMI_AFCR_afifowe_shift                                       (2)
#define HDMI_AFCR_afifore_shift                                       (0)
#define HDMI_AFCR_dummy18007108_31_14_mask                            (0xFFFFC000)
#define HDMI_AFCR_gain_bypass_en_mask                                 (0x00002000)
#define HDMI_AFCR_afifof_mask                                         (0x00001000)
#define HDMI_AFCR_afifoe_mask                                         (0x00000800)
#define HDMI_AFCR_afifowe_r_mask                                      (0x00000400)
#define HDMI_AFCR_afifore_r_mask                                      (0x00000300)
#define HDMI_AFCR_tst_i2s_sw_mask                                     (0x00000080)
#define HDMI_AFCR_aoem_mask                                           (0x00000040)
#define HDMI_AFCR_aoc_mask                                            (0x00000020)
#define HDMI_AFCR_audio_test_enable_mask                              (0x00000010)
#define HDMI_AFCR_mgc_mask                                            (0x00000008)
#define HDMI_AFCR_afifowe_mask                                        (0x00000004)
#define HDMI_AFCR_afifore_mask                                        (0x00000003)
#define HDMI_AFCR_dummy18007108_31_14(data)                           (0xFFFFC000&((data)<<14))
#define HDMI_AFCR_gain_bypass_en(data)                                (0x00002000&((data)<<13))
#define HDMI_AFCR_afifof(data)                                        (0x00001000&((data)<<12))
#define HDMI_AFCR_afifoe(data)                                        (0x00000800&((data)<<11))
#define HDMI_AFCR_afifowe_r(data)                                     (0x00000400&((data)<<10))
#define HDMI_AFCR_afifore_r(data)                                     (0x00000300&((data)<<8))
#define HDMI_AFCR_tst_i2s_sw(data)                                    (0x00000080&((data)<<7))
#define HDMI_AFCR_aoem(data)                                          (0x00000040&((data)<<6))
#define HDMI_AFCR_aoc(data)                                           (0x00000020&((data)<<5))
#define HDMI_AFCR_audio_test_enable(data)                             (0x00000010&((data)<<4))
#define HDMI_AFCR_mgc(data)                                           (0x00000008&((data)<<3))
#define HDMI_AFCR_afifowe(data)                                       (0x00000004&((data)<<2))
#define HDMI_AFCR_afifore(data)                                       (0x00000003&(data))
#define HDMI_AFCR_get_dummy18007108_31_14(data)                       ((0xFFFFC000&(data))>>14)
#define HDMI_AFCR_get_gain_bypass_en(data)                            ((0x00002000&(data))>>13)
#define HDMI_AFCR_get_afifof(data)                                    ((0x00001000&(data))>>12)
#define HDMI_AFCR_get_afifoe(data)                                    ((0x00000800&(data))>>11)
#define HDMI_AFCR_get_afifowe_r(data)                                 ((0x00000400&(data))>>10)
#define HDMI_AFCR_get_afifore_r(data)                                 ((0x00000300&(data))>>8)
#define HDMI_AFCR_get_tst_i2s_sw(data)                                ((0x00000080&(data))>>7)
#define HDMI_AFCR_get_aoem(data)                                      ((0x00000040&(data))>>6)
#define HDMI_AFCR_get_aoc(data)                                       ((0x00000020&(data))>>5)
#define HDMI_AFCR_get_audio_test_enable(data)                         ((0x00000010&(data))>>4)
#define HDMI_AFCR_get_mgc(data)                                       ((0x00000008&(data))>>3)
#define HDMI_AFCR_get_afifowe(data)                                   ((0x00000004&(data))>>2)
#define HDMI_AFCR_get_afifore(data)                                   (0x00000003&(data))
//For SW function 
#define MHL_CTS_TEST_ON                                                    _BIT31
#define MHL_CTS_TEST_PP_MODE                                           _BIT30
#define MHL_HDMI_SETPHY_BYPASS                                       _BIT29
#define MHL_HDMI_PHY_BYPASS                                            _BIT28
#define MHL_HDMI_Bit_Error_check                                        _BIT27

#define HDMI_AFSR                                                     0x1800710c
#define HDMI_AFSR_reg_addr                                            "0xb800710c"
#define HDMI_AFSR_reg                                                 0xb800710c
#define HDMI_AFSR_inst_addr                                           "0x0043"
#define HDMI_AFSR_inst                                                0x0043
#define HDMI_AFSR_audio_bist_clksel_shift                             (0)
#define HDMI_AFSR_audio_bist_clksel_mask                              (0x00000001)
#define HDMI_AFSR_audio_bist_clksel(data)                             (0x00000001&(data))
#define HDMI_AFSR_get_audio_bist_clksel(data)                         (0x00000001&(data))


#define HDMI_MAGCR0                                                   0x18007110
#define HDMI_MAGCR0_reg_addr                                          "0xb8007110"
#define HDMI_MAGCR0_reg                                               0xb8007110
#define HDMI_MAGCR0_inst_addr                                         "0x0044"
#define HDMI_MAGCR0_inst                                              0x0044
#define HDMI_MAGCR0_agi_shift                                         (13)
#define HDMI_MAGCR0_agd_shift                                         (8)
#define HDMI_MAGCR0_mg_shift                                          (0)
#define HDMI_MAGCR0_agi_mask                                          (0x0000E000)
#define HDMI_MAGCR0_agd_mask                                          (0x00001F00)
#define HDMI_MAGCR0_mg_mask                                           (0x000000FF)
#define HDMI_MAGCR0_agi(data)                                         (0x0000E000&((data)<<13))
#define HDMI_MAGCR0_agd(data)                                         (0x00001F00&((data)<<8))
#define HDMI_MAGCR0_mg(data)                                          (0x000000FF&(data))
#define HDMI_MAGCR0_get_agi(data)                                     ((0x0000E000&(data))>>13)
#define HDMI_MAGCR0_get_agd(data)                                     ((0x00001F00&(data))>>8)
#define HDMI_MAGCR0_get_mg(data)                                      (0x000000FF&(data))


#define HDMI_MAG_M_FINAL                                              0x18007114
#define HDMI_MAG_M_FINAL_reg_addr                                     "0xb8007114"
#define HDMI_MAG_M_FINAL_reg                                          0xb8007114
#define HDMI_MAG_M_FINAL_inst_addr                                    "0x0045"
#define HDMI_MAG_M_FINAL_inst                                         0x0045
#define HDMI_MAG_M_FINAL_ldp_time_shift                               (21)
#define HDMI_MAG_M_FINAL_ldp_time_mode_shift                          (20)
#define HDMI_MAG_M_FINAL_fg_r_shift                                   (12)
#define HDMI_MAG_M_FINAL_fg_l_shift                                   (4)
#define HDMI_MAG_M_FINAL_auto_dly_mod_shift                           (3)
#define HDMI_MAG_M_FINAL_fg_en_shift                                  (2)
#define HDMI_MAG_M_FINAL_ffg_l_shift                                  (1)
#define HDMI_MAG_M_FINAL_ffg_r_shift                                  (0)
#define HDMI_MAG_M_FINAL_ldp_time_mask                                (0x7FE00000)
#define HDMI_MAG_M_FINAL_ldp_time_mode_mask                           (0x00100000)
#define HDMI_MAG_M_FINAL_fg_r_mask                                    (0x000FF000)
#define HDMI_MAG_M_FINAL_fg_l_mask                                    (0x00000FF0)
#define HDMI_MAG_M_FINAL_auto_dly_mod_mask                            (0x00000008)
#define HDMI_MAG_M_FINAL_fg_en_mask                                   (0x00000004)
#define HDMI_MAG_M_FINAL_ffg_l_mask                                   (0x00000002)
#define HDMI_MAG_M_FINAL_ffg_r_mask                                   (0x00000001)
#define HDMI_MAG_M_FINAL_ldp_time(data)                               (0x7FE00000&((data)<<21))
#define HDMI_MAG_M_FINAL_ldp_time_mode(data)                          (0x00100000&((data)<<20))
#define HDMI_MAG_M_FINAL_fg_r(data)                                   (0x000FF000&((data)<<12))
#define HDMI_MAG_M_FINAL_fg_l(data)                                   (0x00000FF0&((data)<<4))
#define HDMI_MAG_M_FINAL_auto_dly_mod(data)                           (0x00000008&((data)<<3))
#define HDMI_MAG_M_FINAL_fg_en(data)                                  (0x00000004&((data)<<2))
#define HDMI_MAG_M_FINAL_ffg_l(data)                                  (0x00000002&((data)<<1))
#define HDMI_MAG_M_FINAL_ffg_r(data)                                  (0x00000001&(data))
#define HDMI_MAG_M_FINAL_get_ldp_time(data)                           ((0x7FE00000&(data))>>21)
#define HDMI_MAG_M_FINAL_get_ldp_time_mode(data)                      ((0x00100000&(data))>>20)
#define HDMI_MAG_M_FINAL_get_fg_r(data)                               ((0x000FF000&(data))>>12)
#define HDMI_MAG_M_FINAL_get_fg_l(data)                               ((0x00000FF0&(data))>>4)
#define HDMI_MAG_M_FINAL_get_auto_dly_mod(data)                       ((0x00000008&(data))>>3)
#define HDMI_MAG_M_FINAL_get_fg_en(data)                              ((0x00000004&(data))>>2)
#define HDMI_MAG_M_FINAL_get_ffg_l(data)                              ((0x00000002&(data))>>1)
#define HDMI_MAG_M_FINAL_get_ffg_r(data)                              (0x00000001&(data))


#define ZCD_CTRL                                                      0x18007118
#define ZCD_CTRL_reg_addr                                             "0xb8007118"
#define ZCD_CTRL_reg                                                  0xb8007118
#define ZCD_CTRL_inst_addr                                            "0x0046"
#define ZCD_CTRL_inst                                                 0x0046
#define ZCD_CTRL_zcd_ch7_done_shift                                   (23)
#define ZCD_CTRL_zcd_ch6_done_shift                                   (22)
#define ZCD_CTRL_zcd_ch5_done_shift                                   (21)
#define ZCD_CTRL_zcd_ch4_done_shift                                   (20)
#define ZCD_CTRL_zcd_ch3_done_shift                                   (19)
#define ZCD_CTRL_zcd_ch2_done_shift                                   (18)
#define ZCD_CTRL_zcd_ch1_done_shift                                   (17)
#define ZCD_CTRL_zcd_ch0_done_shift                                   (16)
#define ZCD_CTRL_zcd_timeout_shift                                    (8)
#define ZCD_CTRL_zcd_en_shift                                         (7)
#define ZCD_CTRL_zcd_sep_8ch_shift                                    (6)
#define ZCD_CTRL_zcd_sep_st_shift                                     (5)
#define ZCD_CTRL_dummy18007118_4_0_shift                              (0)
#define ZCD_CTRL_zcd_ch7_done_mask                                    (0x00800000)
#define ZCD_CTRL_zcd_ch6_done_mask                                    (0x00400000)
#define ZCD_CTRL_zcd_ch5_done_mask                                    (0x00200000)
#define ZCD_CTRL_zcd_ch4_done_mask                                    (0x00100000)
#define ZCD_CTRL_zcd_ch3_done_mask                                    (0x00080000)
#define ZCD_CTRL_zcd_ch2_done_mask                                    (0x00040000)
#define ZCD_CTRL_zcd_ch1_done_mask                                    (0x00020000)
#define ZCD_CTRL_zcd_ch0_done_mask                                    (0x00010000)
#define ZCD_CTRL_zcd_timeout_mask                                     (0x00007F00)
#define ZCD_CTRL_zcd_en_mask                                          (0x00000080)
#define ZCD_CTRL_zcd_sep_8ch_mask                                     (0x00000040)
#define ZCD_CTRL_zcd_sep_st_mask                                      (0x00000020)
#define ZCD_CTRL_dummy18007118_4_0_mask                               (0x0000001F)
#define ZCD_CTRL_zcd_ch7_done(data)                                   (0x00800000&((data)<<23))
#define ZCD_CTRL_zcd_ch6_done(data)                                   (0x00400000&((data)<<22))
#define ZCD_CTRL_zcd_ch5_done(data)                                   (0x00200000&((data)<<21))
#define ZCD_CTRL_zcd_ch4_done(data)                                   (0x00100000&((data)<<20))
#define ZCD_CTRL_zcd_ch3_done(data)                                   (0x00080000&((data)<<19))
#define ZCD_CTRL_zcd_ch2_done(data)                                   (0x00040000&((data)<<18))
#define ZCD_CTRL_zcd_ch1_done(data)                                   (0x00020000&((data)<<17))
#define ZCD_CTRL_zcd_ch0_done(data)                                   (0x00010000&((data)<<16))
#define ZCD_CTRL_zcd_timeout(data)                                    (0x00007F00&((data)<<8))
#define ZCD_CTRL_zcd_en(data)                                         (0x00000080&((data)<<7))
#define ZCD_CTRL_zcd_sep_8ch(data)                                    (0x00000040&((data)<<6))
#define ZCD_CTRL_zcd_sep_st(data)                                     (0x00000020&((data)<<5))
#define ZCD_CTRL_dummy18007118_4_0(data)                              (0x0000001F&(data))
#define ZCD_CTRL_get_zcd_ch7_done(data)                               ((0x00800000&(data))>>23)
#define ZCD_CTRL_get_zcd_ch6_done(data)                               ((0x00400000&(data))>>22)
#define ZCD_CTRL_get_zcd_ch5_done(data)                               ((0x00200000&(data))>>21)
#define ZCD_CTRL_get_zcd_ch4_done(data)                               ((0x00100000&(data))>>20)
#define ZCD_CTRL_get_zcd_ch3_done(data)                               ((0x00080000&(data))>>19)
#define ZCD_CTRL_get_zcd_ch2_done(data)                               ((0x00040000&(data))>>18)
#define ZCD_CTRL_get_zcd_ch1_done(data)                               ((0x00020000&(data))>>17)
#define ZCD_CTRL_get_zcd_ch0_done(data)                               ((0x00010000&(data))>>16)
#define ZCD_CTRL_get_zcd_timeout(data)                                ((0x00007F00&(data))>>8)
#define ZCD_CTRL_get_zcd_en(data)                                     ((0x00000080&(data))>>7)
#define ZCD_CTRL_get_zcd_sep_8ch(data)                                ((0x00000040&(data))>>6)
#define ZCD_CTRL_get_zcd_sep_st(data)                                 ((0x00000020&(data))>>5)
#define ZCD_CTRL_get_dummy18007118_4_0(data)                          (0x0000001F&(data))


#define AUDIO_FREQDET                                                 0x1800711c
#define AUDIO_FREQDET_reg_addr                                        "0xb800711c"
#define AUDIO_FREQDET_reg                                             0xb800711c
#define AUDIO_FREQDET_inst_addr                                       "0x0047"
#define AUDIO_FREQDET_inst                                            0x0047
#define AUDIO_FREQDET_xtal_div_shift                                  (24)
#define AUDIO_FREQDET_afreq_meas_result_shift                         (12)
#define AUDIO_FREQDET_afreq_meas_range_shift                          (9)
#define AUDIO_FREQDET_popup_afreq_meas_result_shift                   (8)
#define AUDIO_FREQDET_audio_freq_detect_shift                         (7)
#define AUDIO_FREQDET_auto_load_scode_shift                           (6)
#define AUDIO_FREQDET_awd_by_freqchange_shift                         (5)
#define AUDIO_FREQDET_awd_by_noaudio_shift                            (4)
#define AUDIO_FREQDET_irq_by_freqchange_shift                         (3)
#define AUDIO_FREQDET_irq_by_noaudio_shift                            (2)
#define AUDIO_FREQDET_freqchange_shift                                (1)
#define AUDIO_FREQDET_noaudio_shift                                   (0)
#define AUDIO_FREQDET_xtal_div_mask                                   (0xFF000000)
#define AUDIO_FREQDET_afreq_meas_result_mask                          (0x00FFF000)
#define AUDIO_FREQDET_afreq_meas_range_mask                           (0x00000E00)
#define AUDIO_FREQDET_popup_afreq_meas_result_mask                    (0x00000100)
#define AUDIO_FREQDET_audio_freq_detect_mask                          (0x00000080)
#define AUDIO_FREQDET_auto_load_scode_mask                            (0x00000040)
#define AUDIO_FREQDET_awd_by_freqchange_mask                          (0x00000020)
#define AUDIO_FREQDET_awd_by_noaudio_mask                             (0x00000010)
#define AUDIO_FREQDET_irq_by_freqchange_mask                          (0x00000008)
#define AUDIO_FREQDET_irq_by_noaudio_mask                             (0x00000004)
#define AUDIO_FREQDET_freqchange_mask                                 (0x00000002)
#define AUDIO_FREQDET_noaudio_mask                                    (0x00000001)
#define AUDIO_FREQDET_xtal_div(data)                                  (0xFF000000&((data)<<24))
#define AUDIO_FREQDET_afreq_meas_result(data)                         (0x00FFF000&((data)<<12))
#define AUDIO_FREQDET_afreq_meas_range(data)                          (0x00000E00&((data)<<9))
#define AUDIO_FREQDET_popup_afreq_meas_result(data)                   (0x00000100&((data)<<8))
#define AUDIO_FREQDET_audio_freq_detect(data)                         (0x00000080&((data)<<7))
#define AUDIO_FREQDET_auto_load_scode(data)                           (0x00000040&((data)<<6))
#define AUDIO_FREQDET_awd_by_freqchange(data)                         (0x00000020&((data)<<5))
#define AUDIO_FREQDET_awd_by_noaudio(data)                            (0x00000010&((data)<<4))
#define AUDIO_FREQDET_irq_by_freqchange(data)                         (0x00000008&((data)<<3))
#define AUDIO_FREQDET_irq_by_noaudio(data)                            (0x00000004&((data)<<2))
#define AUDIO_FREQDET_freqchange(data)                                (0x00000002&((data)<<1))
#define AUDIO_FREQDET_noaudio(data)                                   (0x00000001&(data))
#define AUDIO_FREQDET_get_xtal_div(data)                              ((0xFF000000&(data))>>24)
#define AUDIO_FREQDET_get_afreq_meas_result(data)                     ((0x00FFF000&(data))>>12)
#define AUDIO_FREQDET_get_afreq_meas_range(data)                      ((0x00000E00&(data))>>9)
#define AUDIO_FREQDET_get_popup_afreq_meas_result(data)               ((0x00000100&(data))>>8)
#define AUDIO_FREQDET_get_audio_freq_detect(data)                     ((0x00000080&(data))>>7)
#define AUDIO_FREQDET_get_auto_load_scode(data)                       ((0x00000040&(data))>>6)
#define AUDIO_FREQDET_get_awd_by_freqchange(data)                     ((0x00000020&(data))>>5)
#define AUDIO_FREQDET_get_awd_by_noaudio(data)                        ((0x00000010&(data))>>4)
#define AUDIO_FREQDET_get_irq_by_freqchange(data)                     ((0x00000008&(data))>>3)
#define AUDIO_FREQDET_get_irq_by_noaudio(data)                        ((0x00000004&(data))>>2)
#define AUDIO_FREQDET_get_freqchange(data)                            ((0x00000002&(data))>>1)
#define AUDIO_FREQDET_get_noaudio(data)                               (0x00000001&(data))


#define RANGE0_1                                                      0x18007120
#define RANGE0_1_reg_addr                                             "0xb8007120"
#define RANGE0_1_reg                                                  0xb8007120
#define RANGE0_1_inst_addr                                            "0x0048"
#define RANGE0_1_inst                                                 0x0048
#define RANGE0_1_range0_th_shift                                      (12)
#define RANGE0_1_range1_th_shift                                      (0)
#define RANGE0_1_range0_th_mask                                       (0x00FFF000)
#define RANGE0_1_range1_th_mask                                       (0x00000FFF)
#define RANGE0_1_range0_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE0_1_range1_th(data)                                      (0x00000FFF&(data))
#define RANGE0_1_get_range0_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE0_1_get_range1_th(data)                                  (0x00000FFF&(data))


#define RANGE2_3                                                      0x18007124
#define RANGE2_3_reg_addr                                             "0xb8007124"
#define RANGE2_3_reg                                                  0xb8007124
#define RANGE2_3_inst_addr                                            "0x0049"
#define RANGE2_3_inst                                                 0x0049
#define RANGE2_3_range2_th_shift                                      (12)
#define RANGE2_3_range3_th_shift                                      (0)
#define RANGE2_3_range2_th_mask                                       (0x00FFF000)
#define RANGE2_3_range3_th_mask                                       (0x00000FFF)
#define RANGE2_3_range2_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE2_3_range3_th(data)                                      (0x00000FFF&(data))
#define RANGE2_3_get_range2_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE2_3_get_range3_th(data)                                  (0x00000FFF&(data))


#define RANGE4_5                                                      0x18007128
#define RANGE4_5_reg_addr                                             "0xb8007128"
#define RANGE4_5_reg                                                  0xb8007128
#define RANGE4_5_inst_addr                                            "0x004A"
#define RANGE4_5_inst                                                 0x004A
#define RANGE4_5_range4_th_shift                                      (12)
#define RANGE4_5_range5_th_shift                                      (0)
#define RANGE4_5_range4_th_mask                                       (0x00FFF000)
#define RANGE4_5_range5_th_mask                                       (0x00000FFF)
#define RANGE4_5_range4_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE4_5_range5_th(data)                                      (0x00000FFF&(data))
#define RANGE4_5_get_range4_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE4_5_get_range5_th(data)                                  (0x00000FFF&(data))


#define PRESET_S_CODE0                                                0x1800712c
#define PRESET_S_CODE0_reg_addr                                       "0xb800712c"
#define PRESET_S_CODE0_reg                                            0xb800712c
#define PRESET_S_CODE0_inst_addr                                      "0x004B"
#define PRESET_S_CODE0_inst                                           0x004B
#define PRESET_S_CODE0_pre_set_s1_code3_shift                         (31)
#define PRESET_S_CODE0_pre_set_s_code3_shift                          (24)
#define PRESET_S_CODE0_pre_set_s1_code2_shift                         (23)
#define PRESET_S_CODE0_pre_set_s_code2_shift                          (16)
#define PRESET_S_CODE0_pre_set_s1_code1_shift                         (15)
#define PRESET_S_CODE0_pre_set_s_code1_shift                          (8)
#define PRESET_S_CODE0_pre_set_s1_code0_shift                         (7)
#define PRESET_S_CODE0_pre_set_s_code0_shift                          (0)
#define PRESET_S_CODE0_pre_set_s1_code3_mask                          (0x80000000)
#define PRESET_S_CODE0_pre_set_s_code3_mask                           (0x7F000000)
#define PRESET_S_CODE0_pre_set_s1_code2_mask                          (0x00800000)
#define PRESET_S_CODE0_pre_set_s_code2_mask                           (0x007F0000)
#define PRESET_S_CODE0_pre_set_s1_code1_mask                          (0x00008000)
#define PRESET_S_CODE0_pre_set_s_code1_mask                           (0x00007F00)
#define PRESET_S_CODE0_pre_set_s1_code0_mask                          (0x00000080)
#define PRESET_S_CODE0_pre_set_s_code0_mask                           (0x0000007F)
#define PRESET_S_CODE0_pre_set_s1_code3(data)                         (0x80000000&((data)<<31))
#define PRESET_S_CODE0_pre_set_s_code3(data)                          (0x7F000000&((data)<<24))
#define PRESET_S_CODE0_pre_set_s1_code2(data)                         (0x00800000&((data)<<23))
#define PRESET_S_CODE0_pre_set_s_code2(data)                          (0x007F0000&((data)<<16))
#define PRESET_S_CODE0_pre_set_s1_code1(data)                         (0x00008000&((data)<<15))
#define PRESET_S_CODE0_pre_set_s_code1(data)                          (0x00007F00&((data)<<8))
#define PRESET_S_CODE0_pre_set_s1_code0(data)                         (0x00000080&((data)<<7))
#define PRESET_S_CODE0_pre_set_s_code0(data)                          (0x0000007F&(data))
#define PRESET_S_CODE0_get_pre_set_s1_code3(data)                     ((0x80000000&(data))>>31)
#define PRESET_S_CODE0_get_pre_set_s_code3(data)                      ((0x7F000000&(data))>>24)
#define PRESET_S_CODE0_get_pre_set_s1_code2(data)                     ((0x00800000&(data))>>23)
#define PRESET_S_CODE0_get_pre_set_s_code2(data)                      ((0x007F0000&(data))>>16)
#define PRESET_S_CODE0_get_pre_set_s1_code1(data)                     ((0x00008000&(data))>>15)
#define PRESET_S_CODE0_get_pre_set_s_code1(data)                      ((0x00007F00&(data))>>8)
#define PRESET_S_CODE0_get_pre_set_s1_code0(data)                     ((0x00000080&(data))>>7)
#define PRESET_S_CODE0_get_pre_set_s_code0(data)                      (0x0000007F&(data))


#define PRESET_S_CODE1                                                0x18007130
#define PRESET_S_CODE1_reg_addr                                       "0xb8007130"
#define PRESET_S_CODE1_reg                                            0xb8007130
#define PRESET_S_CODE1_inst_addr                                      "0x004C"
#define PRESET_S_CODE1_inst                                           0x004C
#define PRESET_S_CODE1_dp_abuf_wr_mod_en_shift                        (23)
#define PRESET_S_CODE1_auto_stop_trk_en_shift                         (22)
#define PRESET_S_CODE1_trk_mod_en_shift                               (21)
#define PRESET_S_CODE1_afsm_mod_en_shift                              (20)
#define PRESET_S_CODE1_pre_set_sm_code0_shift                         (15)
#define PRESET_S_CODE1_pre_set_sm_code1_shift                         (14)
#define PRESET_S_CODE1_pre_set_sm_code2_shift                         (13)
#define PRESET_S_CODE1_pre_set_sm_code3_shift                         (12)
#define PRESET_S_CODE1_pre_set_sm_code4_shift                         (11)
#define PRESET_S_CODE1_pre_set_s1_code4_shift                         (7)
#define PRESET_S_CODE1_pre_set_s_code4_shift                          (0)
#define PRESET_S_CODE1_dp_abuf_wr_mod_en_mask                         (0x00800000)
#define PRESET_S_CODE1_auto_stop_trk_en_mask                          (0x00400000)
#define PRESET_S_CODE1_trk_mod_en_mask                                (0x00200000)
#define PRESET_S_CODE1_afsm_mod_en_mask                               (0x00100000)
#define PRESET_S_CODE1_pre_set_sm_code0_mask                          (0x00008000)
#define PRESET_S_CODE1_pre_set_sm_code1_mask                          (0x00004000)
#define PRESET_S_CODE1_pre_set_sm_code2_mask                          (0x00002000)
#define PRESET_S_CODE1_pre_set_sm_code3_mask                          (0x00001000)
#define PRESET_S_CODE1_pre_set_sm_code4_mask                          (0x00000800)
#define PRESET_S_CODE1_pre_set_s1_code4_mask                          (0x00000080)
#define PRESET_S_CODE1_pre_set_s_code4_mask                           (0x0000007F)
#define PRESET_S_CODE1_dp_abuf_wr_mod_en(data)                        (0x00800000&((data)<<23))
#define PRESET_S_CODE1_auto_stop_trk_en(data)                         (0x00400000&((data)<<22))
#define PRESET_S_CODE1_trk_mod_en(data)                               (0x00200000&((data)<<21))
#define PRESET_S_CODE1_afsm_mod_en(data)                              (0x00100000&((data)<<20))
#define PRESET_S_CODE1_pre_set_sm_code0(data)                         (0x00008000&((data)<<15))
#define PRESET_S_CODE1_pre_set_sm_code1(data)                         (0x00004000&((data)<<14))
#define PRESET_S_CODE1_pre_set_sm_code2(data)                         (0x00002000&((data)<<13))
#define PRESET_S_CODE1_pre_set_sm_code3(data)                         (0x00001000&((data)<<12))
#define PRESET_S_CODE1_pre_set_sm_code4(data)                         (0x00000800&((data)<<11))
#define PRESET_S_CODE1_pre_set_s1_code4(data)                         (0x00000080&((data)<<7))
#define PRESET_S_CODE1_pre_set_s_code4(data)                          (0x0000007F&(data))
#define PRESET_S_CODE1_get_dp_abuf_wr_mod_en(data)                    ((0x00800000&(data))>>23)
#define PRESET_S_CODE1_get_auto_stop_trk_en(data)                     ((0x00400000&(data))>>22)
#define PRESET_S_CODE1_get_trk_mod_en(data)                           ((0x00200000&(data))>>21)
#define PRESET_S_CODE1_get_afsm_mod_en(data)                          ((0x00100000&(data))>>20)
#define PRESET_S_CODE1_get_pre_set_sm_code0(data)                     ((0x00008000&(data))>>15)
#define PRESET_S_CODE1_get_pre_set_sm_code1(data)                     ((0x00004000&(data))>>14)
#define PRESET_S_CODE1_get_pre_set_sm_code2(data)                     ((0x00002000&(data))>>13)
#define PRESET_S_CODE1_get_pre_set_sm_code3(data)                     ((0x00001000&(data))>>12)
#define PRESET_S_CODE1_get_pre_set_sm_code4(data)                     ((0x00000800&(data))>>11)
#define PRESET_S_CODE1_get_pre_set_s1_code4(data)                     ((0x00000080&(data))>>7)
#define PRESET_S_CODE1_get_pre_set_s_code4(data)                      (0x0000007F&(data))


#define PRBS7_R_CTRL                                                  0x18007134
#define PRBS7_R_CTRL_reg_addr                                         "0xb8007134"
#define PRBS7_R_CTRL_reg                                              0xb8007134
#define PRBS7_R_CTRL_inst_addr                                        "0x004D"
#define PRBS7_R_CTRL_inst                                             0x004D
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_R_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_R_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_R_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_R_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_R_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_R_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_R_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_R_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_R_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_R_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_R_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_R_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_R_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_R_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_R_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_R_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_R_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_R_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_R_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_R_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_R_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_R_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_R_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_R_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_R_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define PRBS7_G_CTRL                                                  0x18007138
#define PRBS7_G_CTRL_reg_addr                                         "0xb8007138"
#define PRBS7_G_CTRL_reg                                              0xb8007138
#define PRBS7_G_CTRL_inst_addr                                        "0x004E"
#define PRBS7_G_CTRL_inst                                             0x004E
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_G_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_G_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_G_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_G_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_G_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_G_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_G_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_G_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_G_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_G_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_G_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_G_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_G_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_G_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_G_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_G_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_G_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_G_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_G_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_G_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_G_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_G_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_G_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_G_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_G_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define PRBS7_B_CTRL                                                  0x1800713c
#define PRBS7_B_CTRL_reg_addr                                         "0xb800713c"
#define PRBS7_B_CTRL_reg                                              0xb800713c
#define PRBS7_B_CTRL_inst_addr                                        "0x004F"
#define PRBS7_B_CTRL_inst                                             0x004F
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_B_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_B_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_B_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_B_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_B_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_B_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_B_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_B_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_B_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_B_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_B_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_B_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_B_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_B_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_B_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_B_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_B_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_B_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_B_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_B_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_B_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_B_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_B_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_B_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_B_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define HDMI_LEADING_GB_CMP_CTRL                                      0x18007140
#define HDMI_LEADING_GB_CMP_CTRL_reg_addr                             "0xb8007140"
#define HDMI_LEADING_GB_CMP_CTRL_reg                                  0xb8007140
#define HDMI_LEADING_GB_CMP_CTRL_inst_addr                            "0x0050"
#define HDMI_LEADING_GB_CMP_CTRL_inst                                 0x0050
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag_shift                   (30)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en_shift                  (29)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en_shift                 (28)
#define HDMI_LEADING_GB_CMP_CTRL_preamble_shift                       (24)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value_shift                      (8)
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel_shift                   (4)
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel_shift                    (2)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti_shift                  (1)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en_shift                     (0)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag_mask                    (0x40000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en_mask                   (0x20000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en_mask                  (0x10000000)
#define HDMI_LEADING_GB_CMP_CTRL_preamble_mask                        (0x0F000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value_mask                       (0x0003FF00)
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel_mask                    (0x00000010)
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel_mask                     (0x0000000C)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti_mask                   (0x00000002)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en_mask                      (0x00000001)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag(data)                   (0x40000000&((data)<<30))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en(data)                  (0x20000000&((data)<<29))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en(data)                 (0x10000000&((data)<<28))
#define HDMI_LEADING_GB_CMP_CTRL_preamble(data)                       (0x0F000000&((data)<<24))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value(data)                      (0x0003FF00&((data)<<8))
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel(data)                   (0x00000010&((data)<<4))
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel(data)                    (0x0000000C&((data)<<2))
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti(data)                  (0x00000002&((data)<<1))
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en(data)                     (0x00000001&(data))
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_flag(data)               ((0x40000000&(data))>>30)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_wd_en(data)              ((0x20000000&(data))>>29)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_int_en(data)             ((0x10000000&(data))>>28)
#define HDMI_LEADING_GB_CMP_CTRL_get_preamble(data)                   ((0x0F000000&(data))>>24)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_value(data)                  ((0x0003FF00&(data))>>8)
#define HDMI_LEADING_GB_CMP_CTRL_get_dvi_mode_sel(data)               ((0x00000010&(data))>>4)
#define HDMI_LEADING_GB_CMP_CTRL_get_channel_sel(data)                ((0x0000000C&(data))>>2)
#define HDMI_LEADING_GB_CMP_CTRL_get_lgb_cal_conti(data)              ((0x00000002&(data))>>1)
#define HDMI_LEADING_GB_CMP_CTRL_get_lgb_cal_en(data)                 (0x00000001&(data))


#define HDMI_LEADING_GB_CMP_TIMES                                     0x18007144
#define HDMI_LEADING_GB_CMP_TIMES_reg_addr                            "0xb8007144"
#define HDMI_LEADING_GB_CMP_TIMES_reg                                 0xb8007144
#define HDMI_LEADING_GB_CMP_TIMES_inst_addr                           "0x0051"
#define HDMI_LEADING_GB_CMP_TIMES_inst                                0x0051
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt_shift                   (16)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times_shift                     (0)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt_mask                    (0xFFFF0000)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times_mask                      (0x0000FFFF)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt(data)                   (0xFFFF0000&((data)<<16))
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times(data)                     (0x0000FFFF&(data))
#define HDMI_LEADING_GB_CMP_TIMES_get_cmp_err_cnt(data)               ((0xFFFF0000&(data))>>16)
#define HDMI_LEADING_GB_CMP_TIMES_get_cmp_times(data)                 (0x0000FFFF&(data))


#define HDMI_LEADING_GB_CMP_CNT                                       0x18007148
#define HDMI_LEADING_GB_CMP_CNT_reg_addr                              "0xb8007148"
#define HDMI_LEADING_GB_CMP_CNT_reg                                   0xb8007148
#define HDMI_LEADING_GB_CMP_CNT_inst_addr                             "0x0052"
#define HDMI_LEADING_GB_CMP_CNT_inst                                  0x0052
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_shift                (16)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame_shift       (0)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_mask                 (0xFFFF0000)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame_mask        (0x0000FFFF)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt(data)                (0xFFFF0000&((data)<<16))
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame(data)       (0x0000FFFF&(data))
#define HDMI_LEADING_GB_CMP_CNT_get_preamble_cmp_cnt(data)            ((0xFFFF0000&(data))>>16)
#define HDMI_LEADING_GB_CMP_CNT_get_preamble_cmp_cnt_by_frame(data)   (0x0000FFFF&(data))


#define AUDIO_CTS_UP_BOUND                                            0x1800714c
#define AUDIO_CTS_UP_BOUND_reg_addr                                   "0xb800714c"
#define AUDIO_CTS_UP_BOUND_reg                                        0xb800714c
#define AUDIO_CTS_UP_BOUND_inst_addr                                  "0x0053"
#define AUDIO_CTS_UP_BOUND_inst                                       0x0053
#define AUDIO_CTS_UP_BOUND_cts_over_flag_shift                        (31)
#define AUDIO_CTS_UP_BOUND_cts_clip_en_shift                          (20)
#define AUDIO_CTS_UP_BOUND_cts_up_bound_shift                         (0)
#define AUDIO_CTS_UP_BOUND_cts_over_flag_mask                         (0x80000000)
#define AUDIO_CTS_UP_BOUND_cts_clip_en_mask                           (0x00100000)
#define AUDIO_CTS_UP_BOUND_cts_up_bound_mask                          (0x000FFFFF)
#define AUDIO_CTS_UP_BOUND_cts_over_flag(data)                        (0x80000000&((data)<<31))
#define AUDIO_CTS_UP_BOUND_cts_clip_en(data)                          (0x00100000&((data)<<20))
#define AUDIO_CTS_UP_BOUND_cts_up_bound(data)                         (0x000FFFFF&(data))
#define AUDIO_CTS_UP_BOUND_get_cts_over_flag(data)                    ((0x80000000&(data))>>31)
#define AUDIO_CTS_UP_BOUND_get_cts_clip_en(data)                      ((0x00100000&(data))>>20)
#define AUDIO_CTS_UP_BOUND_get_cts_up_bound(data)                     (0x000FFFFF&(data))


#define AUDIO_CTS_LOW_BOUND                                           0x18007150
#define AUDIO_CTS_LOW_BOUND_reg_addr                                  "0xb8007150"
#define AUDIO_CTS_LOW_BOUND_reg                                       0xb8007150
#define AUDIO_CTS_LOW_BOUND_inst_addr                                 "0x0054"
#define AUDIO_CTS_LOW_BOUND_inst                                      0x0054
#define AUDIO_CTS_LOW_BOUND_cts_under_flag_shift                      (31)
#define AUDIO_CTS_LOW_BOUND_cts_low_bound_shift                       (0)
#define AUDIO_CTS_LOW_BOUND_cts_under_flag_mask                       (0x80000000)
#define AUDIO_CTS_LOW_BOUND_cts_low_bound_mask                        (0x000FFFFF)
#define AUDIO_CTS_LOW_BOUND_cts_under_flag(data)                      (0x80000000&((data)<<31))
#define AUDIO_CTS_LOW_BOUND_cts_low_bound(data)                       (0x000FFFFF&(data))
#define AUDIO_CTS_LOW_BOUND_get_cts_under_flag(data)                  ((0x80000000&(data))>>31)
#define AUDIO_CTS_LOW_BOUND_get_cts_low_bound(data)                   (0x000FFFFF&(data))


#define AUDIO_N_UP_BOUND                                              0x18007154
#define AUDIO_N_UP_BOUND_reg_addr                                     "0xb8007154"
#define AUDIO_N_UP_BOUND_reg                                          0xb8007154
#define AUDIO_N_UP_BOUND_inst_addr                                    "0x0055"
#define AUDIO_N_UP_BOUND_inst                                         0x0055
#define AUDIO_N_UP_BOUND_n_over_flag_shift                            (31)
#define AUDIO_N_UP_BOUND_n_clip_en_shift                              (20)
#define AUDIO_N_UP_BOUND_n_up_bound_shift                             (0)
#define AUDIO_N_UP_BOUND_n_over_flag_mask                             (0x80000000)
#define AUDIO_N_UP_BOUND_n_clip_en_mask                               (0x00100000)
#define AUDIO_N_UP_BOUND_n_up_bound_mask                              (0x000FFFFF)
#define AUDIO_N_UP_BOUND_n_over_flag(data)                            (0x80000000&((data)<<31))
#define AUDIO_N_UP_BOUND_n_clip_en(data)                              (0x00100000&((data)<<20))
#define AUDIO_N_UP_BOUND_n_up_bound(data)                             (0x000FFFFF&(data))
#define AUDIO_N_UP_BOUND_get_n_over_flag(data)                        ((0x80000000&(data))>>31)
#define AUDIO_N_UP_BOUND_get_n_clip_en(data)                          ((0x00100000&(data))>>20)
#define AUDIO_N_UP_BOUND_get_n_up_bound(data)                         (0x000FFFFF&(data))


#define AUDIO_N_LOW_BOUND                                             0x18007158
#define AUDIO_N_LOW_BOUND_reg_addr                                    "0xb8007158"
#define AUDIO_N_LOW_BOUND_reg                                         0xb8007158
#define AUDIO_N_LOW_BOUND_inst_addr                                   "0x0056"
#define AUDIO_N_LOW_BOUND_inst                                        0x0056
#define AUDIO_N_LOW_BOUND_n_under_flag_shift                          (31)
#define AUDIO_N_LOW_BOUND_n_low_bound_shift                           (0)
#define AUDIO_N_LOW_BOUND_n_under_flag_mask                           (0x80000000)
#define AUDIO_N_LOW_BOUND_n_low_bound_mask                            (0x000FFFFF)
#define AUDIO_N_LOW_BOUND_n_under_flag(data)                          (0x80000000&((data)<<31))
#define AUDIO_N_LOW_BOUND_n_low_bound(data)                           (0x000FFFFF&(data))
#define AUDIO_N_LOW_BOUND_get_n_under_flag(data)                      ((0x80000000&(data))>>31)
#define AUDIO_N_LOW_BOUND_get_n_low_bound(data)                       (0x000FFFFF&(data))


#define MHL_HDMI_MAC_CTRL                                             0x1800715c
#define MHL_HDMI_MAC_CTRL_reg_addr                                    "0xb800715c"
#define MHL_HDMI_MAC_CTRL_reg                                         0xb800715c
#define MHL_HDMI_MAC_CTRL_inst_addr                                   "0x0057"
#define MHL_HDMI_MAC_CTRL_inst                                        0x0057
#define MHL_HDMI_MAC_CTRL_pp_mode_output_shift                        (12)
#define MHL_HDMI_MAC_CTRL_packet_mhl_en_shift                         (8)
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel_shift                         (5)
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel_shift                         (4)
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en_shift                     (0)
#define MHL_HDMI_MAC_CTRL_pp_mode_output_mask                         (0x00001000)
#define MHL_HDMI_MAC_CTRL_packet_mhl_en_mask                          (0x00000100)
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel_mask                          (0x000000E0)
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel_mask                          (0x00000010)
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en_mask                      (0x00000001)
#define MHL_HDMI_MAC_CTRL_pp_mode_output(data)                        (0x00001000&((data)<<12))
#define MHL_HDMI_MAC_CTRL_packet_mhl_en(data)                         (0x00000100&((data)<<8))
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel(data)                         (0x000000E0&((data)<<5))
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel(data)                         (0x00000010&((data)<<4))
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en(data)                     (0x00000001&(data))
#define MHL_HDMI_MAC_CTRL_get_pp_mode_output(data)                    ((0x00001000&(data))>>12)
#define MHL_HDMI_MAC_CTRL_get_packet_mhl_en(data)                     ((0x00000100&(data))>>8)
#define MHL_HDMI_MAC_CTRL_get_xor_pixel_sel(data)                     ((0x000000E0&(data))>>5)
#define MHL_HDMI_MAC_CTRL_get_cal_pixel_sel(data)                     ((0x00000010&(data))>>4)
#define MHL_HDMI_MAC_CTRL_get_ch_dec_pp_mode_en(data)                 (0x00000001&(data))


#define MHL_3D_FORMAT                                                 0x18007160
#define MHL_3D_FORMAT_reg_addr                                        "0xb8007160"
#define MHL_3D_FORMAT_reg                                             0xb8007160
#define MHL_3D_FORMAT_inst_addr                                       "0x0058"
#define MHL_3D_FORMAT_inst                                            0x0058
#define MHL_3D_FORMAT_mhl_3d_fmt_shift                                (26)
#define MHL_3D_FORMAT_mhl_vid_shift                                   (24)
#define MHL_3D_FORMAT_oui_shift                                       (0)
#define MHL_3D_FORMAT_mhl_3d_fmt_mask                                 (0x3C000000)
#define MHL_3D_FORMAT_mhl_vid_mask                                    (0x03000000)
#define MHL_3D_FORMAT_oui_mask                                        (0x00FFFFFF)
#define MHL_3D_FORMAT_mhl_3d_fmt(data)                                (0x3C000000&((data)<<26))
#define MHL_3D_FORMAT_mhl_vid(data)                                   (0x03000000&((data)<<24))
#define MHL_3D_FORMAT_oui(data)                                       (0x00FFFFFF&(data))
#define MHL_3D_FORMAT_get_mhl_3d_fmt(data)                            ((0x3C000000&(data))>>26)
#define MHL_3D_FORMAT_get_mhl_vid(data)                               ((0x03000000&(data))>>24)
#define MHL_3D_FORMAT_get_oui(data)                                   (0x00FFFFFF&(data))


#define LIGHT_SLEEP                                                   0x18007170
#define LIGHT_SLEEP_reg_addr                                          "0xb8007170"
#define LIGHT_SLEEP_reg                                               0xb8007170
#define LIGHT_SLEEP_inst_addr                                         "0x005C"
#define LIGHT_SLEEP_inst                                              0x005C
#define LIGHT_SLEEP_hdcp_ls_shift                                     (1)
#define LIGHT_SLEEP_audio_ls_shift                                    (0)
#define LIGHT_SLEEP_hdcp_ls_mask                                      (0x00000002)
#define LIGHT_SLEEP_audio_ls_mask                                     (0x00000001)
#define LIGHT_SLEEP_hdcp_ls(data)                                     (0x00000002&((data)<<1))
#define LIGHT_SLEEP_audio_ls(data)                                    (0x00000001&(data))
#define LIGHT_SLEEP_get_hdcp_ls(data)                                 ((0x00000002&(data))>>1)
#define LIGHT_SLEEP_get_audio_ls(data)                                (0x00000001&(data))


#define DEEP_SLEEP                                                    0x18007174
#define DEEP_SLEEP_reg_addr                                           "0xb8007174"
#define DEEP_SLEEP_reg                                                0xb8007174
#define DEEP_SLEEP_inst_addr                                          "0x005D"
#define DEEP_SLEEP_inst                                               0x005D
#define DEEP_SLEEP_hdcp_ds_shift                                      (1)
#define DEEP_SLEEP_audio_ds_shift                                     (0)
#define DEEP_SLEEP_hdcp_ds_mask                                       (0x00000002)
#define DEEP_SLEEP_audio_ds_mask                                      (0x00000001)
#define DEEP_SLEEP_hdcp_ds(data)                                      (0x00000002&((data)<<1))
#define DEEP_SLEEP_audio_ds(data)                                     (0x00000001&(data))
#define DEEP_SLEEP_get_hdcp_ds(data)                                  ((0x00000002&(data))>>1)
#define DEEP_SLEEP_get_audio_ds(data)                                 (0x00000001&(data))


#define SHOT_DOWN                                                     0x18007178
#define SHOT_DOWN_reg_addr                                            "0xb8007178"
#define SHOT_DOWN_reg                                                 0xb8007178
#define SHOT_DOWN_inst_addr                                           "0x005E"
#define SHOT_DOWN_inst                                                0x005E
#define SHOT_DOWN_hdcp_sd_shift                                       (1)
#define SHOT_DOWN_audio_sd_shift                                      (0)
#define SHOT_DOWN_hdcp_sd_mask                                        (0x00000002)
#define SHOT_DOWN_audio_sd_mask                                       (0x00000001)
#define SHOT_DOWN_hdcp_sd(data)                                       (0x00000002&((data)<<1))
#define SHOT_DOWN_audio_sd(data)                                      (0x00000001&(data))
#define SHOT_DOWN_get_hdcp_sd(data)                                   ((0x00000002&(data))>>1)
#define SHOT_DOWN_get_audio_sd(data)                                  (0x00000001&(data))


#define READ_MARGIN_ENABLE                                            0x1800717c
#define READ_MARGIN_ENABLE_reg_addr                                   "0xb800717c"
#define READ_MARGIN_ENABLE_reg                                        0xb800717c
#define READ_MARGIN_ENABLE_inst_addr                                  "0x005F"
#define READ_MARGIN_ENABLE_inst                                       0x005F
#define READ_MARGIN_ENABLE_hdcp_rme_shift                             (1)
#define READ_MARGIN_ENABLE_audio_rme_shift                            (0)
#define READ_MARGIN_ENABLE_hdcp_rme_mask                              (0x00000002)
#define READ_MARGIN_ENABLE_audio_rme_mask                             (0x00000001)
#define READ_MARGIN_ENABLE_hdcp_rme(data)                             (0x00000002&((data)<<1))
#define READ_MARGIN_ENABLE_audio_rme(data)                            (0x00000001&(data))
#define READ_MARGIN_ENABLE_get_hdcp_rme(data)                         ((0x00000002&(data))>>1)
#define READ_MARGIN_ENABLE_get_audio_rme(data)                        (0x00000001&(data))


#define READ_MARGIN                                                   0x18007180
#define READ_MARGIN_reg_addr                                          "0xb8007180"
#define READ_MARGIN_reg                                               0xb8007180
#define READ_MARGIN_inst_addr                                         "0x0060"
#define READ_MARGIN_inst                                              0x0060
#define READ_MARGIN_hdcp_rm_shift                                     (4)
#define READ_MARGIN_audio_rm_shift                                    (0)
#define READ_MARGIN_hdcp_rm_mask                                      (0x000000F0)
#define READ_MARGIN_audio_rm_mask                                     (0x0000000F)
#define READ_MARGIN_hdcp_rm(data)                                     (0x000000F0&((data)<<4))
#define READ_MARGIN_audio_rm(data)                                    (0x0000000F&(data))
#define READ_MARGIN_get_hdcp_rm(data)                                 ((0x000000F0&(data))>>4)
#define READ_MARGIN_get_audio_rm(data)                                (0x0000000F&(data))


#define BIST_MODE                                                     0x18007184
#define BIST_MODE_reg_addr                                            "0xb8007184"
#define BIST_MODE_reg                                                 0xb8007184
#define BIST_MODE_inst_addr                                           "0x0061"
#define BIST_MODE_inst                                                0x0061
#define BIST_MODE_hdcp_bist_en_shift                                  (1)
#define BIST_MODE_audio_bist_en_shift                                 (0)
#define BIST_MODE_hdcp_bist_en_mask                                   (0x00000002)
#define BIST_MODE_audio_bist_en_mask                                  (0x00000001)
#define BIST_MODE_hdcp_bist_en(data)                                  (0x00000002&((data)<<1))
#define BIST_MODE_audio_bist_en(data)                                 (0x00000001&(data))
#define BIST_MODE_get_hdcp_bist_en(data)                              ((0x00000002&(data))>>1)
#define BIST_MODE_get_audio_bist_en(data)                             (0x00000001&(data))


#define BIST_DONE                                                     0x18007188
#define BIST_DONE_reg_addr                                            "0xb8007188"
#define BIST_DONE_reg                                                 0xb8007188
#define BIST_DONE_inst_addr                                           "0x0062"
#define BIST_DONE_inst                                                0x0062
#define BIST_DONE_hdcp_bist_done_shift                                (1)
#define BIST_DONE_audio_bist_done_shift                               (0)
#define BIST_DONE_hdcp_bist_done_mask                                 (0x00000002)
#define BIST_DONE_audio_bist_done_mask                                (0x00000001)
#define BIST_DONE_hdcp_bist_done(data)                                (0x00000002&((data)<<1))
#define BIST_DONE_audio_bist_done(data)                               (0x00000001&(data))
#define BIST_DONE_get_hdcp_bist_done(data)                            ((0x00000002&(data))>>1)
#define BIST_DONE_get_audio_bist_done(data)                           (0x00000001&(data))


#define BIST_FAIL                                                     0x1800718c
#define BIST_FAIL_reg_addr                                            "0xb800718c"
#define BIST_FAIL_reg                                                 0xb800718c
#define BIST_FAIL_inst_addr                                           "0x0063"
#define BIST_FAIL_inst                                                0x0063
#define BIST_FAIL_hdcp_bist_fail_shift                                (1)
#define BIST_FAIL_audio_bist_fail_shift                               (0)
#define BIST_FAIL_hdcp_bist_fail_mask                                 (0x00000002)
#define BIST_FAIL_audio_bist_fail_mask                                (0x00000001)
#define BIST_FAIL_hdcp_bist_fail(data)                                (0x00000002&((data)<<1))
#define BIST_FAIL_audio_bist_fail(data)                               (0x00000001&(data))
#define BIST_FAIL_get_hdcp_bist_fail(data)                            ((0x00000002&(data))>>1)
#define BIST_FAIL_get_audio_bist_fail(data)                           (0x00000001&(data))


#define DRF_MODE                                                      0x18007190
#define DRF_MODE_reg_addr                                             "0xb8007190"
#define DRF_MODE_reg                                                  0xb8007190
#define DRF_MODE_inst_addr                                            "0x0064"
#define DRF_MODE_inst                                                 0x0064
#define DRF_MODE_hdcp_drf_mode_shift                                  (1)
#define DRF_MODE_audio_drf_mode_shift                                 (0)
#define DRF_MODE_hdcp_drf_mode_mask                                   (0x00000002)
#define DRF_MODE_audio_drf_mode_mask                                  (0x00000001)
#define DRF_MODE_hdcp_drf_mode(data)                                  (0x00000002&((data)<<1))
#define DRF_MODE_audio_drf_mode(data)                                 (0x00000001&(data))
#define DRF_MODE_get_hdcp_drf_mode(data)                              ((0x00000002&(data))>>1)
#define DRF_MODE_get_audio_drf_mode(data)                             (0x00000001&(data))


#define DRF_RESUME                                                    0x18007194
#define DRF_RESUME_reg_addr                                           "0xb8007194"
#define DRF_RESUME_reg                                                0xb8007194
#define DRF_RESUME_inst_addr                                          "0x0065"
#define DRF_RESUME_inst                                               0x0065
#define DRF_RESUME_hdcp_drf_resume_shift                              (1)
#define DRF_RESUME_audio_drf_resume_shift                             (0)
#define DRF_RESUME_hdcp_drf_resume_mask                               (0x00000002)
#define DRF_RESUME_audio_drf_resume_mask                              (0x00000001)
#define DRF_RESUME_hdcp_drf_resume(data)                              (0x00000002&((data)<<1))
#define DRF_RESUME_audio_drf_resume(data)                             (0x00000001&(data))
#define DRF_RESUME_get_hdcp_drf_resume(data)                          ((0x00000002&(data))>>1)
#define DRF_RESUME_get_audio_drf_resume(data)                         (0x00000001&(data))


#define DRF_DONE                                                      0x18007198
#define DRF_DONE_reg_addr                                             "0xb8007198"
#define DRF_DONE_reg                                                  0xb8007198
#define DRF_DONE_inst_addr                                            "0x0066"
#define DRF_DONE_inst                                                 0x0066
#define DRF_DONE_hdcp_drf_done_shift                                  (1)
#define DRF_DONE_audio_drf_done_shift                                 (0)
#define DRF_DONE_hdcp_drf_done_mask                                   (0x00000002)
#define DRF_DONE_audio_drf_done_mask                                  (0x00000001)
#define DRF_DONE_hdcp_drf_done(data)                                  (0x00000002&((data)<<1))
#define DRF_DONE_audio_drf_done(data)                                 (0x00000001&(data))
#define DRF_DONE_get_hdcp_drf_done(data)                              ((0x00000002&(data))>>1)
#define DRF_DONE_get_audio_drf_done(data)                             (0x00000001&(data))


#define DRF_PAUSE                                                     0x1800719c
#define DRF_PAUSE_reg_addr                                            "0xb800719c"
#define DRF_PAUSE_reg                                                 0xb800719c
#define DRF_PAUSE_inst_addr                                           "0x0067"
#define DRF_PAUSE_inst                                                0x0067
#define DRF_PAUSE_hdcp_drf_pause_shift                                (1)
#define DRF_PAUSE_audio_drf_pause_shift                               (0)
#define DRF_PAUSE_hdcp_drf_pause_mask                                 (0x00000002)
#define DRF_PAUSE_audio_drf_pause_mask                                (0x00000001)
#define DRF_PAUSE_hdcp_drf_pause(data)                                (0x00000002&((data)<<1))
#define DRF_PAUSE_audio_drf_pause(data)                               (0x00000001&(data))
#define DRF_PAUSE_get_hdcp_drf_pause(data)                            ((0x00000002&(data))>>1)
#define DRF_PAUSE_get_audio_drf_pause(data)                           (0x00000001&(data))


#define DRF_FAIL                                                      0x180071a0
#define DRF_FAIL_reg_addr                                             "0xb80071a0"
#define DRF_FAIL_reg                                                  0xb80071a0
#define DRF_FAIL_inst_addr                                            "0x0068"
#define DRF_FAIL_inst                                                 0x0068
#define DRF_FAIL_hdcp_drf_fail_shift                                  (1)
#define DRF_FAIL_audio_drf_fail_shift                                 (0)
#define DRF_FAIL_hdcp_drf_fail_mask                                   (0x00000002)
#define DRF_FAIL_audio_drf_fail_mask                                  (0x00000001)
#define DRF_FAIL_hdcp_drf_fail(data)                                  (0x00000002&((data)<<1))
#define DRF_FAIL_audio_drf_fail(data)                                 (0x00000001&(data))
#define DRF_FAIL_get_hdcp_drf_fail(data)                              ((0x00000002&(data))>>1)
#define DRF_FAIL_get_audio_drf_fail(data)                             (0x00000001&(data))


#define DVS                                                           0x180071a4
#define DVS_reg_addr                                                  "0xb80071a4"
#define DVS_reg                                                       0xb80071a4
#define DVS_inst_addr                                                 "0x0069"
#define DVS_inst                                                      0x0069
#define DVS_hdcp_dvs_shift                                            (4)
#define DVS_audio_dvs_shift                                           (0)
#define DVS_hdcp_dvs_mask                                             (0x000000F0)
#define DVS_audio_dvs_mask                                            (0x0000000F)
#define DVS_hdcp_dvs(data)                                            (0x000000F0&((data)<<4))
#define DVS_audio_dvs(data)                                           (0x0000000F&(data))
#define DVS_get_hdcp_dvs(data)                                        ((0x000000F0&(data))>>4)
#define DVS_get_audio_dvs(data)                                       (0x0000000F&(data))


#define DVSE                                                          0x180071a8
#define DVSE_reg_addr                                                 "0xb80071a8"
#define DVSE_reg                                                      0xb80071a8
#define DVSE_inst_addr                                                "0x006A"
#define DVSE_inst                                                     0x006A
#define DVSE_hdcp_dvse_shift                                          (1)
#define DVSE_audio_dvse_shift                                         (0)
#define DVSE_hdcp_dvse_mask                                           (0x00000002)
#define DVSE_audio_dvse_mask                                          (0x00000001)
#define DVSE_hdcp_dvse(data)                                          (0x00000002&((data)<<1))
#define DVSE_audio_dvse(data)                                         (0x00000001&(data))
#define DVSE_get_hdcp_dvse(data)                                      ((0x00000002&(data))>>1)
#define DVSE_get_audio_dvse(data)                                     (0x00000001&(data))


#define CTS_FIFO_CTL                                                  0x180071ac
#define CTS_FIFO_CTL_reg_addr                                         "0xb80071ac"
#define CTS_FIFO_CTL_reg                                              0xb80071ac
#define CTS_FIFO_CTL_inst_addr                                        "0x006B"
#define CTS_FIFO_CTL_inst                                             0x006B
#define CTS_FIFO_CTL_hdmi_test_sel_shift                              (4)
#define CTS_FIFO_CTL_hdmi_out_sel_shift                               (3)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_shift                    (2)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_shift                      (1)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_shift                     (0)
#define CTS_FIFO_CTL_hdmi_test_sel_mask                               (0x000000F0)
#define CTS_FIFO_CTL_hdmi_out_sel_mask                                (0x00000008)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_mask                     (0x00000004)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_mask                       (0x00000002)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_mask                      (0x00000001)
#define CTS_FIFO_CTL_hdmi_test_sel(data)                              (0x000000F0&((data)<<4))
#define CTS_FIFO_CTL_hdmi_out_sel(data)                               (0x00000008&((data)<<3))
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi(data)                    (0x00000004&((data)<<2))
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi(data)                      (0x00000002&((data)<<1))
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi(data)                     (0x00000001&(data))
#define CTS_FIFO_CTL_get_hdmi_test_sel(data)                          ((0x000000F0&(data))>>4)
#define CTS_FIFO_CTL_get_hdmi_out_sel(data)                           ((0x00000008&(data))>>3)
#define CTS_FIFO_CTL_get_force_ctsfifo_rstn_hdmi(data)                ((0x00000004&(data))>>2)
#define CTS_FIFO_CTL_get_en_ctsfifo_vsrst_hdmi(data)                  ((0x00000002&(data))>>1)
#define CTS_FIFO_CTL_get_en_ctsfifo_bypass_hdmi(data)                 (0x00000001&(data))


#define CBUS_CLK_CTL                                                  0x180071b0
#define CBUS_CLK_CTL_reg_addr                                         "0xb80071b0"
#define CBUS_CLK_CTL_reg                                              0xb80071b0
#define CBUS_CLK_CTL_inst_addr                                        "0x006C"
#define CBUS_CLK_CTL_inst                                             0x006C
#define CBUS_CLK_CTL_sys_clk_div_shift                                (4)
#define CBUS_CLK_CTL_cbus_core_pwdn_shift                             (1)
#define CBUS_CLK_CTL_sys_clk_en_shift                                 (0)
#define CBUS_CLK_CTL_sys_clk_div_mask                                 (0x00000070)
#define CBUS_CLK_CTL_cbus_core_pwdn_mask                              (0x00000002)
#define CBUS_CLK_CTL_sys_clk_en_mask                                  (0x00000001)
#define CBUS_CLK_CTL_sys_clk_div(data)                                (0x00000070&((data)<<4))
#define CBUS_CLK_CTL_cbus_core_pwdn(data)                             (0x00000002&((data)<<1))
#define CBUS_CLK_CTL_sys_clk_en(data)                                 (0x00000001&(data))
#define CBUS_CLK_CTL_get_sys_clk_div(data)                            ((0x00000070&(data))>>4)
#define CBUS_CLK_CTL_get_cbus_core_pwdn(data)                         ((0x00000002&(data))>>1)
#define CBUS_CLK_CTL_get_sys_clk_en(data)                             (0x00000001&(data))


#define HDCP_BIST                                                     0x18007200
#define HDCP_BIST_reg_addr                                            "0xb8007200"
#define HDCP_BIST_reg                                                 0xb8007200
#define HDCP_BIST_inst_addr                                           "0x0080"
#define HDCP_BIST_inst                                                0x0080


#define HDCP_CR                                                       0x18007204
#define HDCP_CR_reg_addr                                              "0xb8007204"
#define HDCP_CR_reg                                                   0xb8007204
#define HDCP_CR_inst_addr                                             "0x0081"
#define HDCP_CR_inst                                                  0x0081
#define HDCP_CR_namfe_shift                                           (7)
#define HDCP_CR_dummy18007204_6_shift                                 (6)
#define HDCP_CR_ivsp_shift                                            (5)
#define HDCP_CR_invvs_shift                                           (4)
#define HDCP_CR_ivspm_shift                                           (3)
#define HDCP_CR_maddf_shift                                           (2)
#define HDCP_CR_dkapde_shift                                          (1)
#define HDCP_CR_hdcp_en_shift                                         (0)
#define HDCP_CR_namfe_mask                                            (0x00000080)
#define HDCP_CR_dummy18007204_6_mask                                  (0x00000040)
#define HDCP_CR_ivsp_mask                                             (0x00000020)
#define HDCP_CR_invvs_mask                                            (0x00000010)
#define HDCP_CR_ivspm_mask                                            (0x00000008)
#define HDCP_CR_maddf_mask                                            (0x00000004)
#define HDCP_CR_dkapde_mask                                           (0x00000002)
#define HDCP_CR_hdcp_en_mask                                          (0x00000001)
#define HDCP_CR_namfe(data)                                           (0x00000080&((data)<<7))
#define HDCP_CR_dummy18007204_6(data)                                 (0x00000040&((data)<<6))
#define HDCP_CR_ivsp(data)                                            (0x00000020&((data)<<5))
#define HDCP_CR_invvs(data)                                           (0x00000010&((data)<<4))
#define HDCP_CR_ivspm(data)                                           (0x00000008&((data)<<3))
#define HDCP_CR_maddf(data)                                           (0x00000004&((data)<<2))
#define HDCP_CR_dkapde(data)                                          (0x00000002&((data)<<1))
#define HDCP_CR_hdcp_en(data)                                         (0x00000001&(data))
#define HDCP_CR_get_namfe(data)                                       ((0x00000080&(data))>>7)
#define HDCP_CR_get_dummy18007204_6(data)                             ((0x00000040&(data))>>6)
#define HDCP_CR_get_ivsp(data)                                        ((0x00000020&(data))>>5)
#define HDCP_CR_get_invvs(data)                                       ((0x00000010&(data))>>4)
#define HDCP_CR_get_ivspm(data)                                       ((0x00000008&(data))>>3)
#define HDCP_CR_get_maddf(data)                                       ((0x00000004&(data))>>2)
#define HDCP_CR_get_dkapde(data)                                      ((0x00000002&(data))>>1)
#define HDCP_CR_get_hdcp_en(data)                                     (0x00000001&(data))


#define HDCP_DKAP                                                     0x18007208
#define HDCP_DKAP_reg_addr                                            "0xb8007208"
#define HDCP_DKAP_reg                                                 0xb8007208
#define HDCP_DKAP_inst_addr                                           "0x0082"
#define HDCP_DKAP_inst                                                0x0082
#define HDCP_DKAP_dkap_shift                                          (0)
#define HDCP_DKAP_dkap_mask                                           (0x000000FF)
#define HDCP_DKAP_dkap(data)                                          (0x000000FF&(data))
#define HDCP_DKAP_get_dkap(data)                                      (0x000000FF&(data))


#define HDCP_PCR                                                      0x1800720c
#define HDCP_PCR_reg_addr                                             "0xb800720c"
#define HDCP_PCR_reg                                                  0xb800720c
#define HDCP_PCR_inst_addr                                            "0x0083"
#define HDCP_PCR_inst                                                 0x0083
#define HDCP_PCR_i2c_scl_dly_sel_shift                                (24)
#define HDCP_PCR_i2c_sda_dly_sel_shift                                (20)
#define HDCP_PCR_tune_up_down_shift                                   (17)
#define HDCP_PCR_tune_range_shift                                     (10)
#define HDCP_PCR_ddcdbnc_shift                                        (9)
#define HDCP_PCR_dummy1800720c_8_shift                                (8)
#define HDCP_PCR_dbnc_level_sel_shift                                 (7)
#define HDCP_PCR_km_clk_sel_shift                                     (6)
#define HDCP_PCR_hdcp_vs_sel_shift                                    (5)
#define HDCP_PCR_enc_tog_shift                                        (4)
#define HDCP_PCR_avmute_dis_shift                                     (3)
#define HDCP_PCR_dummy1800720c_2_1_shift                              (1)
#define HDCP_PCR_apai_shift                                           (0)
#define HDCP_PCR_i2c_scl_dly_sel_mask                                 (0x0F000000)
#define HDCP_PCR_i2c_sda_dly_sel_mask                                 (0x00F00000)
#define HDCP_PCR_tune_up_down_mask                                    (0x00020000)
#define HDCP_PCR_tune_range_mask                                      (0x0001FC00)
#define HDCP_PCR_ddcdbnc_mask                                         (0x00000200)
#define HDCP_PCR_dummy1800720c_8_mask                                 (0x00000100)
#define HDCP_PCR_dbnc_level_sel_mask                                  (0x00000080)
#define HDCP_PCR_km_clk_sel_mask                                      (0x00000040)
#define HDCP_PCR_hdcp_vs_sel_mask                                     (0x00000020)
#define HDCP_PCR_enc_tog_mask                                         (0x00000010)
#define HDCP_PCR_avmute_dis_mask                                      (0x00000008)
#define HDCP_PCR_dummy1800720c_2_1_mask                               (0x00000006)
#define HDCP_PCR_apai_mask                                            (0x00000001)
#define HDCP_PCR_i2c_scl_dly_sel(data)                                (0x0F000000&((data)<<24))
#define HDCP_PCR_i2c_sda_dly_sel(data)                                (0x00F00000&((data)<<20))
#define HDCP_PCR_tune_up_down(data)                                   (0x00020000&((data)<<17))
#define HDCP_PCR_tune_range(data)                                     (0x0001FC00&((data)<<10))
#define HDCP_PCR_ddcdbnc(data)                                        (0x00000200&((data)<<9))
#define HDCP_PCR_dummy1800720c_8(data)                                (0x00000100&((data)<<8))
#define HDCP_PCR_dbnc_level_sel(data)                                 (0x00000080&((data)<<7))
#define HDCP_PCR_km_clk_sel(data)                                     (0x00000040&((data)<<6))
#define HDCP_PCR_hdcp_vs_sel(data)                                    (0x00000020&((data)<<5))
#define HDCP_PCR_enc_tog(data)                                        (0x00000010&((data)<<4))
#define HDCP_PCR_avmute_dis(data)                                     (0x00000008&((data)<<3))
#define HDCP_PCR_dummy1800720c_2_1(data)                              (0x00000006&((data)<<1))
#define HDCP_PCR_apai(data)                                           (0x00000001&(data))
#define HDCP_PCR_get_i2c_scl_dly_sel(data)                            ((0x0F000000&(data))>>24)
#define HDCP_PCR_get_i2c_sda_dly_sel(data)                            ((0x00F00000&(data))>>20)
#define HDCP_PCR_get_tune_up_down(data)                               ((0x00020000&(data))>>17)
#define HDCP_PCR_get_tune_range(data)                                 ((0x0001FC00&(data))>>10)
#define HDCP_PCR_get_ddcdbnc(data)                                    ((0x00000200&(data))>>9)
#define HDCP_PCR_get_dummy1800720c_8(data)                            ((0x00000100&(data))>>8)
#define HDCP_PCR_get_dbnc_level_sel(data)                             ((0x00000080&(data))>>7)
#define HDCP_PCR_get_km_clk_sel(data)                                 ((0x00000040&(data))>>6)
#define HDCP_PCR_get_hdcp_vs_sel(data)                                ((0x00000020&(data))>>5)
#define HDCP_PCR_get_enc_tog(data)                                    ((0x00000010&(data))>>4)
#define HDCP_PCR_get_avmute_dis(data)                                 ((0x00000008&(data))>>3)
#define HDCP_PCR_get_dummy1800720c_2_1(data)                          ((0x00000006&(data))>>1)
#define HDCP_PCR_get_apai(data)                                       (0x00000001&(data))


#define HDCP_FLAG1                                                    0x18007210
#define HDCP_FLAG1_reg_addr                                           "0xb8007210"
#define HDCP_FLAG1_reg                                                0xb8007210
#define HDCP_FLAG1_inst_addr                                          "0x0084"
#define HDCP_FLAG1_inst                                               0x0084
#define HDCP_FLAG1_wr_aksv_flag_shift                                 (4)
#define HDCP_FLAG1_rd_ri_flag_shift                                   (3)
#define HDCP_FLAG1_rd_bksv_flag_shift                                 (2)
#define HDCP_FLAG1_dummy18007210_1_0_shift                            (0)
#define HDCP_FLAG1_wr_aksv_flag_mask                                  (0x00000010)
#define HDCP_FLAG1_rd_ri_flag_mask                                    (0x00000008)
#define HDCP_FLAG1_rd_bksv_flag_mask                                  (0x00000004)
#define HDCP_FLAG1_dummy18007210_1_0_mask                             (0x00000003)
#define HDCP_FLAG1_wr_aksv_flag(data)                                 (0x00000010&((data)<<4))
#define HDCP_FLAG1_rd_ri_flag(data)                                   (0x00000008&((data)<<3))
#define HDCP_FLAG1_rd_bksv_flag(data)                                 (0x00000004&((data)<<2))
#define HDCP_FLAG1_dummy18007210_1_0(data)                            (0x00000003&(data))
#define HDCP_FLAG1_get_wr_aksv_flag(data)                             ((0x00000010&(data))>>4)
#define HDCP_FLAG1_get_rd_ri_flag(data)                               ((0x00000008&(data))>>3)
#define HDCP_FLAG1_get_rd_bksv_flag(data)                             ((0x00000004&(data))>>2)
#define HDCP_FLAG1_get_dummy18007210_1_0(data)                        (0x00000003&(data))


#define HDCP_FLAG2                                                    0x18007214
#define HDCP_FLAG2_reg_addr                                           "0xb8007214"
#define HDCP_FLAG2_reg                                                0xb8007214
#define HDCP_FLAG2_inst_addr                                          "0x0085"
#define HDCP_FLAG2_inst                                               0x0085
#define HDCP_FLAG2_irq_aksv_en_shift                                  (4)
#define HDCP_FLAG2_irq_ri_en_shift                                    (3)
#define HDCP_FLAG2_irq_bksv_en_shift                                  (2)
#define HDCP_FLAG2_dummy18007214_1_0_shift                            (0)
#define HDCP_FLAG2_irq_aksv_en_mask                                   (0x00000010)
#define HDCP_FLAG2_irq_ri_en_mask                                     (0x00000008)
#define HDCP_FLAG2_irq_bksv_en_mask                                   (0x00000004)
#define HDCP_FLAG2_dummy18007214_1_0_mask                             (0x00000003)
#define HDCP_FLAG2_irq_aksv_en(data)                                  (0x00000010&((data)<<4))
#define HDCP_FLAG2_irq_ri_en(data)                                    (0x00000008&((data)<<3))
#define HDCP_FLAG2_irq_bksv_en(data)                                  (0x00000004&((data)<<2))
#define HDCP_FLAG2_dummy18007214_1_0(data)                            (0x00000003&(data))
#define HDCP_FLAG2_get_irq_aksv_en(data)                              ((0x00000010&(data))>>4)
#define HDCP_FLAG2_get_irq_ri_en(data)                                ((0x00000008&(data))>>3)
#define HDCP_FLAG2_get_irq_bksv_en(data)                              ((0x00000004&(data))>>2)
#define HDCP_FLAG2_get_dummy18007214_1_0(data)                        (0x00000003&(data))


#define HDCP_AP                                                       0x18007218
#define HDCP_AP_reg_addr                                              "0xb8007218"
#define HDCP_AP_reg                                                   0xb8007218
#define HDCP_AP_inst_addr                                             "0x0086"
#define HDCP_AP_inst                                                  0x0086
#define HDCP_AP_ap1_shift                                             (0)
#define HDCP_AP_ap1_mask                                              (0x000000FF)
#define HDCP_AP_ap1(data)                                             (0x000000FF&(data))
#define HDCP_AP_get_ap1(data)                                         (0x000000FF&(data))


#define HDCP_DP                                                       0x1800721c
#define HDCP_DP_reg_addr                                              "0xb800721c"
#define HDCP_DP_reg                                                   0xb800721c
#define HDCP_DP_inst_addr                                             "0x0087"
#define HDCP_DP_inst                                                  0x0087
#define HDCP_DP_dp1_shift                                             (0)
#define HDCP_DP_dp1_mask                                              (0x000000FF)
#define HDCP_DP_dp1(data)                                             (0x000000FF&(data))
#define HDCP_DP_get_dp1(data)                                         (0x000000FF&(data))


#define HDMI_CMCR                                                     0x18007300
#define HDMI_CMCR_reg_addr                                            "0xb8007300"
#define HDMI_CMCR_reg                                                 0xb8007300
#define HDMI_CMCR_inst_addr                                           "0x00C0"
#define HDMI_CMCR_inst                                                0x00C0
#define HDMI_CMCR_icmux_shift                                         (7)
#define HDMI_CMCR_ocs_shift                                           (5)
#define HDMI_CMCR_dbdcb_shift                                         (4)
#define HDMI_CMCR_dummy18007300_3_0_shift                             (0)
#define HDMI_CMCR_icmux_mask                                          (0x00000080)
#define HDMI_CMCR_ocs_mask                                            (0x00000060)
#define HDMI_CMCR_dbdcb_mask                                          (0x00000010)
#define HDMI_CMCR_dummy18007300_3_0_mask                              (0x0000000F)
#define HDMI_CMCR_icmux(data)                                         (0x00000080&((data)<<7))
#define HDMI_CMCR_ocs(data)                                           (0x00000060&((data)<<5))
#define HDMI_CMCR_dbdcb(data)                                         (0x00000010&((data)<<4))
#define HDMI_CMCR_dummy18007300_3_0(data)                             (0x0000000F&(data))
#define HDMI_CMCR_get_icmux(data)                                     ((0x00000080&(data))>>7)
#define HDMI_CMCR_get_ocs(data)                                       ((0x00000060&(data))>>5)
#define HDMI_CMCR_get_dbdcb(data)                                     ((0x00000010&(data))>>4)
#define HDMI_CMCR_get_dummy18007300_3_0(data)                         (0x0000000F&(data))


#define HDMI_MCAPR                                                    0x18007304
#define HDMI_MCAPR_reg_addr                                           "0xb8007304"
#define HDMI_MCAPR_reg                                                0xb8007304
#define HDMI_MCAPR_inst_addr                                          "0x00C1"
#define HDMI_MCAPR_inst                                               0x00C1
#define HDMI_MCAPR_dummy18007304_7_0_shift                            (0)
#define HDMI_MCAPR_dummy18007304_7_0_mask                             (0x000000FF)
#define HDMI_MCAPR_dummy18007304_7_0(data)                            (0x000000FF&(data))
#define HDMI_MCAPR_get_dummy18007304_7_0(data)                        (0x000000FF&(data))


#define HDMI_SCAPR                                                    0x18007308
#define HDMI_SCAPR_reg_addr                                           "0xb8007308"
#define HDMI_SCAPR_reg                                                0xb8007308
#define HDMI_SCAPR_inst_addr                                          "0x00C2"
#define HDMI_SCAPR_inst                                               0x00C2
#define HDMI_SCAPR_s1_code_msb_r_shift                                (17)
#define HDMI_SCAPR_slc_r_shift                                        (16)
#define HDMI_SCAPR_sc_r_shift                                         (9)
#define HDMI_SCAPR_s1_code_msb_shift                                  (8)
#define HDMI_SCAPR_slc_shift                                          (7)
#define HDMI_SCAPR_sc_shift                                           (0)
#define HDMI_SCAPR_s1_code_msb_r_mask                                 (0x00020000)
#define HDMI_SCAPR_slc_r_mask                                         (0x00010000)
#define HDMI_SCAPR_sc_r_mask                                          (0x0000FE00)
#define HDMI_SCAPR_s1_code_msb_mask                                   (0x00000100)
#define HDMI_SCAPR_slc_mask                                           (0x00000080)
#define HDMI_SCAPR_sc_mask                                            (0x0000007F)
#define HDMI_SCAPR_s1_code_msb_r(data)                                (0x00020000&((data)<<17))
#define HDMI_SCAPR_slc_r(data)                                        (0x00010000&((data)<<16))
#define HDMI_SCAPR_sc_r(data)                                         (0x0000FE00&((data)<<9))
#define HDMI_SCAPR_s1_code_msb(data)                                  (0x00000100&((data)<<8))
#define HDMI_SCAPR_slc(data)                                          (0x00000080&((data)<<7))
#define HDMI_SCAPR_sc(data)                                           (0x0000007F&(data))
#define HDMI_SCAPR_get_s1_code_msb_r(data)                            ((0x00020000&(data))>>17)
#define HDMI_SCAPR_get_slc_r(data)                                    ((0x00010000&(data))>>16)
#define HDMI_SCAPR_get_sc_r(data)                                     ((0x0000FE00&(data))>>9)
#define HDMI_SCAPR_get_s1_code_msb(data)                              ((0x00000100&(data))>>8)
#define HDMI_SCAPR_get_slc(data)                                      ((0x00000080&(data))>>7)
#define HDMI_SCAPR_get_sc(data)                                       (0x0000007F&(data))


#define HDMI_DCAPR0                                                   0x1800730c
#define HDMI_DCAPR0_reg_addr                                          "0xb800730c"
#define HDMI_DCAPR0_reg                                               0xb800730c
#define HDMI_DCAPR0_inst_addr                                         "0x00C3"
#define HDMI_DCAPR0_inst                                              0x00C3
#define HDMI_DCAPR0_dcaprh_shift                                      (8)
#define HDMI_DCAPR0_dcaprl_shift                                      (0)
#define HDMI_DCAPR0_dcaprh_mask                                       (0x0000FF00)
#define HDMI_DCAPR0_dcaprl_mask                                       (0x000000FF)
#define HDMI_DCAPR0_dcaprh(data)                                      (0x0000FF00&((data)<<8))
#define HDMI_DCAPR0_dcaprl(data)                                      (0x000000FF&(data))
#define HDMI_DCAPR0_get_dcaprh(data)                                  ((0x0000FF00&(data))>>8)
#define HDMI_DCAPR0_get_dcaprl(data)                                  (0x000000FF&(data))


#define HDMI_PSCR                                                     0x18007310
#define HDMI_PSCR_reg_addr                                            "0xb8007310"
#define HDMI_PSCR_reg                                                 0xb8007310
#define HDMI_PSCR_inst_addr                                           "0x00C4"
#define HDMI_PSCR_inst                                                0x00C4
#define HDMI_PSCR_fdint_shift                                         (5)
#define HDMI_PSCR_etcn_shift                                          (4)
#define HDMI_PSCR_etfd_shift                                          (3)
#define HDMI_PSCR_etfbc_shift                                         (2)
#define HDMI_PSCR_pecs_shift                                          (0)
#define HDMI_PSCR_fdint_mask                                          (0x000000E0)
#define HDMI_PSCR_etcn_mask                                           (0x00000010)
#define HDMI_PSCR_etfd_mask                                           (0x00000008)
#define HDMI_PSCR_etfbc_mask                                          (0x00000004)
#define HDMI_PSCR_pecs_mask                                           (0x00000003)
#define HDMI_PSCR_fdint(data)                                         (0x000000E0&((data)<<5))
#define HDMI_PSCR_etcn(data)                                          (0x00000010&((data)<<4))
#define HDMI_PSCR_etfd(data)                                          (0x00000008&((data)<<3))
#define HDMI_PSCR_etfbc(data)                                         (0x00000004&((data)<<2))
#define HDMI_PSCR_pecs(data)                                          (0x00000003&(data))
#define HDMI_PSCR_get_fdint(data)                                     ((0x000000E0&(data))>>5)
#define HDMI_PSCR_get_etcn(data)                                      ((0x00000010&(data))>>4)
#define HDMI_PSCR_get_etfd(data)                                      ((0x00000008&(data))>>3)
#define HDMI_PSCR_get_etfbc(data)                                     ((0x00000004&(data))>>2)
#define HDMI_PSCR_get_pecs(data)                                      (0x00000003&(data))


#define HDMI_AFDD                                                     0x1800731c
#define HDMI_AFDD_reg_addr                                            "0xb800731c"
#define HDMI_AFDD_reg                                                 0xb800731c
#define HDMI_AFDD_inst_addr                                           "0x00C7"
#define HDMI_AFDD_inst                                                0x00C7
#define HDMI_AFDD_mfddf_shift                                         (24)
#define HDMI_AFDD_mfddr_shift                                         (16)
#define HDMI_AFDD_fddf_shift                                          (8)
#define HDMI_AFDD_fddr_shift                                          (0)
#define HDMI_AFDD_mfddf_mask                                          (0xFF000000)
#define HDMI_AFDD_mfddr_mask                                          (0x00FF0000)
#define HDMI_AFDD_fddf_mask                                           (0x0000FF00)
#define HDMI_AFDD_fddr_mask                                           (0x000000FF)
#define HDMI_AFDD_mfddf(data)                                         (0xFF000000&((data)<<24))
#define HDMI_AFDD_mfddr(data)                                         (0x00FF0000&((data)<<16))
#define HDMI_AFDD_fddf(data)                                          (0x0000FF00&((data)<<8))
#define HDMI_AFDD_fddr(data)                                          (0x000000FF&(data))
#define HDMI_AFDD_get_mfddf(data)                                     ((0xFF000000&(data))>>24)
#define HDMI_AFDD_get_mfddr(data)                                     ((0x00FF0000&(data))>>16)
#define HDMI_AFDD_get_fddf(data)                                      ((0x0000FF00&(data))>>8)
#define HDMI_AFDD_get_fddr(data)                                      (0x000000FF&(data))


#define HDMI_FTR                                                      0x18007320
#define HDMI_FTR_reg_addr                                             "0xb8007320"
#define HDMI_FTR_reg                                                  0xb8007320
#define HDMI_FTR_inst_addr                                            "0x00C8"
#define HDMI_FTR_inst                                                 0x00C8
#define HDMI_FTR_tl2der_shift                                         (6)
#define HDMI_FTR_tl2def_shift                                         (4)
#define HDMI_FTR_tt_shift                                             (0)
#define HDMI_FTR_tl2der_mask                                          (0x000000C0)
#define HDMI_FTR_tl2def_mask                                          (0x00000030)
#define HDMI_FTR_tt_mask                                              (0x0000000F)
#define HDMI_FTR_tl2der(data)                                         (0x000000C0&((data)<<6))
#define HDMI_FTR_tl2def(data)                                         (0x00000030&((data)<<4))
#define HDMI_FTR_tt(data)                                             (0x0000000F&(data))
#define HDMI_FTR_get_tl2der(data)                                     ((0x000000C0&(data))>>6)
#define HDMI_FTR_get_tl2def(data)                                     ((0x00000030&(data))>>4)
#define HDMI_FTR_get_tt(data)                                         (0x0000000F&(data))


#define HDMI_FBR                                                      0x18007324
#define HDMI_FBR_reg_addr                                             "0xb8007324"
#define HDMI_FBR_reg                                                  0xb8007324
#define HDMI_FBR_inst_addr                                            "0x00C9"
#define HDMI_FBR_inst                                                 0x00C9
#define HDMI_FBR_tfd_shift                                            (3)
#define HDMI_FBR_bad_shift                                            (0)
#define HDMI_FBR_tfd_mask                                             (0x000000F8)
#define HDMI_FBR_bad_mask                                             (0x00000007)
#define HDMI_FBR_tfd(data)                                            (0x000000F8&((data)<<3))
#define HDMI_FBR_bad(data)                                            (0x00000007&(data))
#define HDMI_FBR_get_tfd(data)                                        ((0x000000F8&(data))>>3)
#define HDMI_FBR_get_bad(data)                                        (0x00000007&(data))


#define HDMI_ICPSNCR0                                                 0x18007328
#define HDMI_ICPSNCR0_reg_addr                                        "0xb8007328"
#define HDMI_ICPSNCR0_reg                                             0xb8007328
#define HDMI_ICPSNCR0_inst_addr                                       "0x00CA"
#define HDMI_ICPSNCR0_inst                                            0x00CA
#define HDMI_ICPSNCR0_ich_shift                                       (8)
#define HDMI_ICPSNCR0_icl_shift                                       (0)
#define HDMI_ICPSNCR0_ich_mask                                        (0x0000FF00)
#define HDMI_ICPSNCR0_icl_mask                                        (0x000000FF)
#define HDMI_ICPSNCR0_ich(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICPSNCR0_icl(data)                                       (0x000000FF&(data))
#define HDMI_ICPSNCR0_get_ich(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICPSNCR0_get_icl(data)                                   (0x000000FF&(data))


#define HDMI_PCPSNCR0                                                 0x1800732c
#define HDMI_PCPSNCR0_reg_addr                                        "0xb800732c"
#define HDMI_PCPSNCR0_reg                                             0xb800732c
#define HDMI_PCPSNCR0_inst_addr                                       "0x00CB"
#define HDMI_PCPSNCR0_inst                                            0x00CB
#define HDMI_PCPSNCR0_pch_shift                                       (8)
#define HDMI_PCPSNCR0_pcl_shift                                       (0)
#define HDMI_PCPSNCR0_pch_mask                                        (0x0000FF00)
#define HDMI_PCPSNCR0_pcl_mask                                        (0x000000FF)
#define HDMI_PCPSNCR0_pch(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCPSNCR0_pcl(data)                                       (0x000000FF&(data))
#define HDMI_PCPSNCR0_get_pch(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCPSNCR0_get_pcl(data)                                   (0x000000FF&(data))


#define HDMI_ICTPSR0                                                  0x18007330
#define HDMI_ICTPSR0_reg_addr                                         "0xb8007330"
#define HDMI_ICTPSR0_reg                                              0xb8007330
#define HDMI_ICTPSR0_inst_addr                                        "0x00CC"
#define HDMI_ICTPSR0_inst                                             0x00CC
#define HDMI_ICTPSR0_icth_shift                                       (8)
#define HDMI_ICTPSR0_ictl_shift                                       (0)
#define HDMI_ICTPSR0_icth_mask                                        (0x0000FF00)
#define HDMI_ICTPSR0_ictl_mask                                        (0x000000FF)
#define HDMI_ICTPSR0_icth(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICTPSR0_ictl(data)                                       (0x000000FF&(data))
#define HDMI_ICTPSR0_get_icth(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICTPSR0_get_ictl(data)                                   (0x000000FF&(data))


#define HDMI_PCTPSR0                                                  0x18007334
#define HDMI_PCTPSR0_reg_addr                                         "0xb8007334"
#define HDMI_PCTPSR0_reg                                              0xb8007334
#define HDMI_PCTPSR0_inst_addr                                        "0x00CD"
#define HDMI_PCTPSR0_inst                                             0x00CD
#define HDMI_PCTPSR0_pcth_shift                                       (8)
#define HDMI_PCTPSR0_pctl_shift                                       (0)
#define HDMI_PCTPSR0_pcth_mask                                        (0x0000FF00)
#define HDMI_PCTPSR0_pctl_mask                                        (0x000000FF)
#define HDMI_PCTPSR0_pcth(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCTPSR0_pctl(data)                                       (0x000000FF&(data))
#define HDMI_PCTPSR0_get_pcth(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCTPSR0_get_pctl(data)                                   (0x000000FF&(data))


#define HDMI_ICBPSR0                                                  0x18007338
#define HDMI_ICBPSR0_reg_addr                                         "0xb8007338"
#define HDMI_ICBPSR0_reg                                              0xb8007338
#define HDMI_ICBPSR0_inst_addr                                        "0x00CE"
#define HDMI_ICBPSR0_inst                                             0x00CE
#define HDMI_ICBPSR0_icbh_shift                                       (8)
#define HDMI_ICBPSR0_icbl_shift                                       (0)
#define HDMI_ICBPSR0_icbh_mask                                        (0x0000FF00)
#define HDMI_ICBPSR0_icbl_mask                                        (0x000000FF)
#define HDMI_ICBPSR0_icbh(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICBPSR0_icbl(data)                                       (0x000000FF&(data))
#define HDMI_ICBPSR0_get_icbh(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICBPSR0_get_icbl(data)                                   (0x000000FF&(data))


#define HDMI_PCBPSR0                                                  0x1800733c
#define HDMI_PCBPSR0_reg_addr                                         "0xb800733c"
#define HDMI_PCBPSR0_reg                                              0xb800733c
#define HDMI_PCBPSR0_inst_addr                                        "0x00CF"
#define HDMI_PCBPSR0_inst                                             0x00CF
#define HDMI_PCBPSR0_pcbh_shift                                       (8)
#define HDMI_PCBPSR0_pcbl_shift                                       (0)
#define HDMI_PCBPSR0_pcbh_mask                                        (0x0000FF00)
#define HDMI_PCBPSR0_pcbl_mask                                        (0x000000FF)
#define HDMI_PCBPSR0_pcbh(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCBPSR0_pcbl(data)                                       (0x000000FF&(data))
#define HDMI_PCBPSR0_get_pcbh(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCBPSR0_get_pcbl(data)                                   (0x000000FF&(data))


#define HDMI_NTX1024TR0                                               0x18007340
#define HDMI_NTX1024TR0_reg_addr                                      "0xb8007340"
#define HDMI_NTX1024TR0_reg                                           0xb8007340
#define HDMI_NTX1024TR0_inst_addr                                     "0x00D0"
#define HDMI_NTX1024TR0_inst                                          0x00D0
#define HDMI_NTX1024TR0_rm_shift                                      (12)
#define HDMI_NTX1024TR0_nt_shift                                      (0)
#define HDMI_NTX1024TR0_rm_mask                                       (0x00001000)
#define HDMI_NTX1024TR0_nt_mask                                       (0x00000FFF)
#define HDMI_NTX1024TR0_rm(data)                                      (0x00001000&((data)<<12))
#define HDMI_NTX1024TR0_nt(data)                                      (0x00000FFF&(data))
#define HDMI_NTX1024TR0_get_rm(data)                                  ((0x00001000&(data))>>12)
#define HDMI_NTX1024TR0_get_nt(data)                                  (0x00000FFF&(data))


#define HDMI_STBPR                                                    0x18007344
#define HDMI_STBPR_reg_addr                                           "0xb8007344"
#define HDMI_STBPR_reg                                                0xb8007344
#define HDMI_STBPR_inst_addr                                          "0x00D1"
#define HDMI_STBPR_inst                                               0x00D1
#define HDMI_STBPR_ftb_shift                                          (0)
#define HDMI_STBPR_ftb_mask                                           (0x000000FF)
#define HDMI_STBPR_ftb(data)                                          (0x000000FF&(data))
#define HDMI_STBPR_get_ftb(data)                                      (0x000000FF&(data))


#define HDMI_NCPER                                                    0x18007348
#define HDMI_NCPER_reg_addr                                           "0xb8007348"
#define HDMI_NCPER_reg                                                0xb8007348
#define HDMI_NCPER_inst_addr                                          "0x00D2"
#define HDMI_NCPER_inst                                               0x00D2
#define HDMI_NCPER_ncper_shift                                        (0)
#define HDMI_NCPER_ncper_mask                                         (0x000000FF)
#define HDMI_NCPER_ncper(data)                                        (0x000000FF&(data))
#define HDMI_NCPER_get_ncper(data)                                    (0x000000FF&(data))


#define HDMI_PETR                                                     0x1800734c
#define HDMI_PETR_reg_addr                                            "0xb800734c"
#define HDMI_PETR_reg                                                 0xb800734c
#define HDMI_PETR_inst_addr                                           "0x00D3"
#define HDMI_PETR_inst                                                0x00D3
#define HDMI_PETR_petr_shift                                          (0)
#define HDMI_PETR_petr_mask                                           (0x000000FF)
#define HDMI_PETR_petr(data)                                          (0x000000FF&(data))
#define HDMI_PETR_get_petr(data)                                      (0x000000FF&(data))


#define HDMI_AAPNR                                                    0x18007350
#define HDMI_AAPNR_reg_addr                                           "0xb8007350"
#define HDMI_AAPNR_reg                                                0xb8007350
#define HDMI_AAPNR_inst_addr                                          "0x00D4"
#define HDMI_AAPNR_inst                                               0x00D4
#define HDMI_AAPNR_cmvtc_shift                                        (7)
#define HDMI_AAPNR_cmvbc_shift                                        (6)
#define HDMI_AAPNR_ssdmou_shift                                       (5)
#define HDMI_AAPNR_tef_shift                                          (4)
#define HDMI_AAPNR_w1c5_shift                                         (3)
#define HDMI_AAPNR_pem_shift                                          (2)
#define HDMI_AAPNR_esdm_shift                                         (1)
#define HDMI_AAPNR_dummy18007350_0_shift                              (0)
#define HDMI_AAPNR_cmvtc_mask                                         (0x00000080)
#define HDMI_AAPNR_cmvbc_mask                                         (0x00000040)
#define HDMI_AAPNR_ssdmou_mask                                        (0x00000020)
#define HDMI_AAPNR_tef_mask                                           (0x00000010)
#define HDMI_AAPNR_w1c5_mask                                          (0x00000008)
#define HDMI_AAPNR_pem_mask                                           (0x00000004)
#define HDMI_AAPNR_esdm_mask                                          (0x00000002)
#define HDMI_AAPNR_dummy18007350_0_mask                               (0x00000001)
#define HDMI_AAPNR_cmvtc(data)                                        (0x00000080&((data)<<7))
#define HDMI_AAPNR_cmvbc(data)                                        (0x00000040&((data)<<6))
#define HDMI_AAPNR_ssdmou(data)                                       (0x00000020&((data)<<5))
#define HDMI_AAPNR_tef(data)                                          (0x00000010&((data)<<4))
#define HDMI_AAPNR_w1c5(data)                                         (0x00000008&((data)<<3))
#define HDMI_AAPNR_pem(data)                                          (0x00000004&((data)<<2))
#define HDMI_AAPNR_esdm(data)                                         (0x00000002&((data)<<1))
#define HDMI_AAPNR_dummy18007350_0(data)                              (0x00000001&(data))
#define HDMI_AAPNR_get_cmvtc(data)                                    ((0x00000080&(data))>>7)
#define HDMI_AAPNR_get_cmvbc(data)                                    ((0x00000040&(data))>>6)
#define HDMI_AAPNR_get_ssdmou(data)                                   ((0x00000020&(data))>>5)
#define HDMI_AAPNR_get_tef(data)                                      ((0x00000010&(data))>>4)
#define HDMI_AAPNR_get_w1c5(data)                                     ((0x00000008&(data))>>3)
#define HDMI_AAPNR_get_pem(data)                                      ((0x00000004&(data))>>2)
#define HDMI_AAPNR_get_esdm(data)                                     ((0x00000002&(data))>>1)
#define HDMI_AAPNR_get_dummy18007350_0(data)                          (0x00000001&(data))


#define HDMI_APDMCR                                                   0x18007354
#define HDMI_APDMCR_reg_addr                                          "0xb8007354"
#define HDMI_APDMCR_reg                                               0xb8007354
#define HDMI_APDMCR_inst_addr                                         "0x00D5"
#define HDMI_APDMCR_inst                                              0x00D5
#define HDMI_APDMCR_dummy18007354_7_shift                             (7)
#define HDMI_APDMCR_dummy18007354_6_shift                             (6)
#define HDMI_APDMCR_edm_shift                                         (5)
#define HDMI_APDMCR_pst_shift                                         (4)
#define HDMI_APDMCR_psc_shift                                         (0)
#define HDMI_APDMCR_dummy18007354_7_mask                              (0x00000080)
#define HDMI_APDMCR_dummy18007354_6_mask                              (0x00000040)
#define HDMI_APDMCR_edm_mask                                          (0x00000020)
#define HDMI_APDMCR_pst_mask                                          (0x00000010)
#define HDMI_APDMCR_psc_mask                                          (0x0000000F)
#define HDMI_APDMCR_dummy18007354_7(data)                             (0x00000080&((data)<<7))
#define HDMI_APDMCR_dummy18007354_6(data)                             (0x00000040&((data)<<6))
#define HDMI_APDMCR_edm(data)                                         (0x00000020&((data)<<5))
#define HDMI_APDMCR_pst(data)                                         (0x00000010&((data)<<4))
#define HDMI_APDMCR_psc(data)                                         (0x0000000F&(data))
#define HDMI_APDMCR_get_dummy18007354_7(data)                         ((0x00000080&(data))>>7)
#define HDMI_APDMCR_get_dummy18007354_6(data)                         ((0x00000040&(data))>>6)
#define HDMI_APDMCR_get_edm(data)                                     ((0x00000020&(data))>>5)
#define HDMI_APDMCR_get_pst(data)                                     ((0x00000010&(data))>>4)
#define HDMI_APDMCR_get_psc(data)                                     (0x0000000F&(data))


#define HDMI_APTMCR0                                                  0x18007358
#define HDMI_APTMCR0_reg_addr                                         "0xb8007358"
#define HDMI_APTMCR0_reg                                              0xb8007358
#define HDMI_APTMCR0_inst_addr                                        "0x00D6"
#define HDMI_APTMCR0_inst                                             0x00D6
#define HDMI_APTMCR0_fps_shift                                        (4)
#define HDMI_APTMCR0_sps_shift                                        (0)
#define HDMI_APTMCR0_fps_mask                                         (0x000000F0)
#define HDMI_APTMCR0_sps_mask                                         (0x0000000F)
#define HDMI_APTMCR0_fps(data)                                        (0x000000F0&((data)<<4))
#define HDMI_APTMCR0_sps(data)                                        (0x0000000F&(data))
#define HDMI_APTMCR0_get_fps(data)                                    ((0x000000F0&(data))>>4)
#define HDMI_APTMCR0_get_sps(data)                                    (0x0000000F&(data))


#define HDMI_APTMCR1                                                  0x1800735c
#define HDMI_APTMCR1_reg_addr                                         "0xb800735c"
#define HDMI_APTMCR1_reg                                              0xb800735c
#define HDMI_APTMCR1_inst_addr                                        "0x00D7"
#define HDMI_APTMCR1_inst                                             0x00D7
#define HDMI_APTMCR1_plltm_shift                                      (6)
#define HDMI_APTMCR1_fpsd_shift                                       (5)
#define HDMI_APTMCR1_spsd_shift                                       (4)
#define HDMI_APTMCR1_nfpss_shift                                      (0)
#define HDMI_APTMCR1_plltm_mask                                       (0x00000040)
#define HDMI_APTMCR1_fpsd_mask                                        (0x00000020)
#define HDMI_APTMCR1_spsd_mask                                        (0x00000010)
#define HDMI_APTMCR1_nfpss_mask                                       (0x0000000F)
#define HDMI_APTMCR1_plltm(data)                                      (0x00000040&((data)<<6))
#define HDMI_APTMCR1_fpsd(data)                                       (0x00000020&((data)<<5))
#define HDMI_APTMCR1_spsd(data)                                       (0x00000010&((data)<<4))
#define HDMI_APTMCR1_nfpss(data)                                      (0x0000000F&(data))
#define HDMI_APTMCR1_get_plltm(data)                                  ((0x00000040&(data))>>6)
#define HDMI_APTMCR1_get_fpsd(data)                                   ((0x00000020&(data))>>5)
#define HDMI_APTMCR1_get_spsd(data)                                   ((0x00000010&(data))>>4)
#define HDMI_APTMCR1_get_nfpss(data)                                  (0x0000000F&(data))


#define HDMI_NPECR                                                    0x18007360
#define HDMI_NPECR_reg_addr                                           "0xb8007360"
#define HDMI_NPECR_reg                                                0xb8007360
#define HDMI_NPECR_inst_addr                                          "0x00D8"
#define HDMI_NPECR_inst                                               0x00D8
#define HDMI_NPECR_ncts_disable_pe_check_en_shift                     (31)
#define HDMI_NPECR_ncts_re_enable_off_en_shift                        (30)
#define HDMI_NPECR_ncts_disable_pe_check_status_shift                 (29)
#define HDMI_NPECR_ncts_disable_pe_check_irq_en_shift                 (28)
#define HDMI_NPECR_dummy18007360_27_20_shift                          (20)
#define HDMI_NPECR_ncts_disable_pe_check_cnt_shift                    (0)
#define HDMI_NPECR_ncts_disable_pe_check_en_mask                      (0x80000000)
#define HDMI_NPECR_ncts_re_enable_off_en_mask                         (0x40000000)
#define HDMI_NPECR_ncts_disable_pe_check_status_mask                  (0x20000000)
#define HDMI_NPECR_ncts_disable_pe_check_irq_en_mask                  (0x10000000)
#define HDMI_NPECR_dummy18007360_27_20_mask                           (0x0FF00000)
#define HDMI_NPECR_ncts_disable_pe_check_cnt_mask                     (0x000FFFFF)
#define HDMI_NPECR_ncts_disable_pe_check_en(data)                     (0x80000000&((data)<<31))
#define HDMI_NPECR_ncts_re_enable_off_en(data)                        (0x40000000&((data)<<30))
#define HDMI_NPECR_ncts_disable_pe_check_status(data)                 (0x20000000&((data)<<29))
#define HDMI_NPECR_ncts_disable_pe_check_irq_en(data)                 (0x10000000&((data)<<28))
#define HDMI_NPECR_dummy18007360_27_20(data)                          (0x0FF00000&((data)<<20))
#define HDMI_NPECR_ncts_disable_pe_check_cnt(data)                    (0x000FFFFF&(data))
#define HDMI_NPECR_get_ncts_disable_pe_check_en(data)                 ((0x80000000&(data))>>31)
#define HDMI_NPECR_get_ncts_re_enable_off_en(data)                    ((0x40000000&(data))>>30)
#define HDMI_NPECR_get_ncts_disable_pe_check_status(data)             ((0x20000000&(data))>>29)
#define HDMI_NPECR_get_ncts_disable_pe_check_irq_en(data)             ((0x10000000&(data))>>28)
#define HDMI_NPECR_get_dummy18007360_27_20(data)                      ((0x0FF00000&(data))>>20)
#define HDMI_NPECR_get_ncts_disable_pe_check_cnt(data)                (0x000FFFFF&(data))


#define HDMI_NROR                                                     0x18007364
#define HDMI_NROR_reg_addr                                            "0xb8007364"
#define HDMI_NROR_reg                                                 0xb8007364
#define HDMI_NROR_inst_addr                                           "0x00D9"
#define HDMI_NROR_inst                                                0x00D9
#define HDMI_NROR_ncts_re_enable_off_start_shift                      (16)
#define HDMI_NROR_ncts_re_enable_off_end_shift                        (0)
#define HDMI_NROR_ncts_re_enable_off_start_mask                       (0xFFFF0000)
#define HDMI_NROR_ncts_re_enable_off_end_mask                         (0x0000FFFF)
#define HDMI_NROR_ncts_re_enable_off_start(data)                      (0xFFFF0000&((data)<<16))
#define HDMI_NROR_ncts_re_enable_off_end(data)                        (0x0000FFFF&(data))
#define HDMI_NROR_get_ncts_re_enable_off_start(data)                  ((0xFFFF0000&(data))>>16)
#define HDMI_NROR_get_ncts_re_enable_off_end(data)                    (0x0000FFFF&(data))


#define HDMI_NTX1024TR0_THRESHOLD                                     0x18007368
#define HDMI_NTX1024TR0_THRESHOLD_reg_addr                            "0xb8007368"
#define HDMI_NTX1024TR0_THRESHOLD_reg                                 0xb8007368
#define HDMI_NTX1024TR0_THRESHOLD_inst_addr                           "0x00DA"
#define HDMI_NTX1024TR0_THRESHOLD_inst                                0x00DA
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold_shift                (31)
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold_shift               (30)
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk_shift                (29)
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk_shift               (28)
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold_shift               (16)
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold_shift              (0)
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold_mask                 (0x80000000)
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold_mask                (0x40000000)
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk_mask                 (0x20000000)
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk_mask                (0x10000000)
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold_mask                (0x0FFF0000)
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold_mask               (0x00000FFF)
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold(data)                (0x80000000&((data)<<31))
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold(data)               (0x40000000&((data)<<30))
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk(data)                (0x20000000&((data)<<29))
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk(data)               (0x10000000&((data)<<28))
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold(data)               (0x0FFF0000&((data)<<16))
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold(data)              (0x00000FFF&(data))
#define HDMI_NTX1024TR0_THRESHOLD_get_over_threshold(data)            ((0x80000000&(data))>>31)
#define HDMI_NTX1024TR0_THRESHOLD_get_under_threshold(data)           ((0x40000000&(data))>>30)
#define HDMI_NTX1024TR0_THRESHOLD_get_wd_by_tmds_clk(data)            ((0x20000000&(data))>>29)
#define HDMI_NTX1024TR0_THRESHOLD_get_irq_by_tmds_clk(data)           ((0x10000000&(data))>>28)
#define HDMI_NTX1024TR0_THRESHOLD_get_nt_up_threshold(data)           ((0x0FFF0000&(data))>>16)
#define HDMI_NTX1024TR0_THRESHOLD_get_nt_low_threshold(data)          (0x00000FFF&(data))


#define HDMI_APLLCR0                                                  0x18007380
#define HDMI_APLLCR0_reg_addr                                         "0xb8007380"
#define HDMI_APLLCR0_reg                                              0xb8007380
#define HDMI_APLLCR0_inst_addr                                        "0x00E0"
#define HDMI_APLLCR0_inst                                             0x00E0
#define HDMI_APLLCR0_dpll_reg_shift                                   (30)
#define HDMI_APLLCR0_dpll_m_shift                                     (22)
#define HDMI_APLLCR0_dpll_reser_shift                                 (17)
#define HDMI_APLLCR0_dpll_bpn_shift                                   (16)
#define HDMI_APLLCR0_dpll_o_shift                                     (14)
#define HDMI_APLLCR0_dpll_n_shift                                     (6)
#define HDMI_APLLCR0_dpll_rs_shift                                    (3)
#define HDMI_APLLCR0_dpll_ip_shift                                    (0)
#define HDMI_APLLCR0_dpll_reg_mask                                    (0xC0000000)
#define HDMI_APLLCR0_dpll_m_mask                                      (0x3FC00000)
#define HDMI_APLLCR0_dpll_reser_mask                                  (0x001E0000)
#define HDMI_APLLCR0_dpll_bpn_mask                                    (0x00010000)
#define HDMI_APLLCR0_dpll_o_mask                                      (0x0000C000)
#define HDMI_APLLCR0_dpll_n_mask                                      (0x000001C0)
#define HDMI_APLLCR0_dpll_rs_mask                                     (0x00000038)
#define HDMI_APLLCR0_dpll_ip_mask                                     (0x00000007)
#define HDMI_APLLCR0_dpll_reg(data)                                   (0xC0000000&((data)<<30))
#define HDMI_APLLCR0_dpll_m(data)                                     (0x3FC00000&((data)<<22))
#define HDMI_APLLCR0_dpll_reser(data)                                 (0x001E0000&((data)<<17))
#define HDMI_APLLCR0_dpll_bpn(data)                                   (0x00010000&((data)<<16))
#define HDMI_APLLCR0_dpll_o(data)                                     (0x0000C000&((data)<<14))
#define HDMI_APLLCR0_dpll_n(data)                                     (0x000001C0&((data)<<6))
#define HDMI_APLLCR0_dpll_rs(data)                                    (0x00000038&((data)<<3))
#define HDMI_APLLCR0_dpll_ip(data)                                    (0x00000007&(data))
#define HDMI_APLLCR0_get_dpll_reg(data)                               ((0xC0000000&(data))>>30)
#define HDMI_APLLCR0_get_dpll_m(data)                                 ((0x3FC00000&(data))>>22)
#define HDMI_APLLCR0_get_dpll_reser(data)                             ((0x001E0000&(data))>>17)
#define HDMI_APLLCR0_get_dpll_bpn(data)                               ((0x00010000&(data))>>16)
#define HDMI_APLLCR0_get_dpll_o(data)                                 ((0x0000C000&(data))>>14)
#define HDMI_APLLCR0_get_dpll_n(data)                                 ((0x000001C0&(data))>>6)
#define HDMI_APLLCR0_get_dpll_rs(data)                                ((0x00000038&(data))>>3)
#define HDMI_APLLCR0_get_dpll_ip(data)                                (0x00000007&(data))


#define HDMI_APLLCR1                                                  0x18007384
#define HDMI_APLLCR1_reg_addr                                         "0xb8007384"
#define HDMI_APLLCR1_reg                                              0xb8007384
#define HDMI_APLLCR1_inst_addr                                        "0x00E1"
#define HDMI_APLLCR1_inst                                             0x00E1
#define HDMI_APLLCR1_dpll_cp_shift                                    (21)
#define HDMI_APLLCR1_dpll_seltst_shift                                (19)
#define HDMI_APLLCR1_dpll_cs_shift                                    (17)
#define HDMI_APLLCR1_dpll_reserve_shift                               (9)
#define HDMI_APLLCR1_dpll_bpphs_shift                                 (8)
#define HDMI_APLLCR1_dpll_wdo_shift                                   (7)
#define HDMI_APLLCR1_dpll_wdrst_shift                                 (6)
#define HDMI_APLLCR1_dpll_wdset_shift                                 (5)
#define HDMI_APLLCR1_dummy18007384_4_shift                            (4)
#define HDMI_APLLCR1_dpll_stop_shift                                  (3)
#define HDMI_APLLCR1_dpll_freeze_shift                                (2)
#define HDMI_APLLCR1_dpll_vcorstb_shift                               (1)
#define HDMI_APLLCR1_dpll_pwdn_shift                                  (0)
#define HDMI_APLLCR1_dpll_cp_mask                                     (0x00600000)
#define HDMI_APLLCR1_dpll_seltst_mask                                 (0x00180000)
#define HDMI_APLLCR1_dpll_cs_mask                                     (0x00060000)
#define HDMI_APLLCR1_dpll_reserve_mask                                (0x00000200)
#define HDMI_APLLCR1_dpll_bpphs_mask                                  (0x00000100)
#define HDMI_APLLCR1_dpll_wdo_mask                                    (0x00000080)
#define HDMI_APLLCR1_dpll_wdrst_mask                                  (0x00000040)
#define HDMI_APLLCR1_dpll_wdset_mask                                  (0x00000020)
#define HDMI_APLLCR1_dummy18007384_4_mask                             (0x00000010)
#define HDMI_APLLCR1_dpll_stop_mask                                   (0x00000008)
#define HDMI_APLLCR1_dpll_freeze_mask                                 (0x00000004)
#define HDMI_APLLCR1_dpll_vcorstb_mask                                (0x00000002)
#define HDMI_APLLCR1_dpll_pwdn_mask                                   (0x00000001)
#define HDMI_APLLCR1_dpll_cp(data)                                    (0x00600000&((data)<<21))
#define HDMI_APLLCR1_dpll_seltst(data)                                (0x00180000&((data)<<19))
#define HDMI_APLLCR1_dpll_cs(data)                                    (0x00060000&((data)<<17))
#define HDMI_APLLCR1_dpll_reserve(data)                               (0x00000200&((data)<<9))
#define HDMI_APLLCR1_dpll_bpphs(data)                                 (0x00000100&((data)<<8))
#define HDMI_APLLCR1_dpll_wdo(data)                                   (0x00000080&((data)<<7))
#define HDMI_APLLCR1_dpll_wdrst(data)                                 (0x00000040&((data)<<6))
#define HDMI_APLLCR1_dpll_wdset(data)                                 (0x00000020&((data)<<5))
#define HDMI_APLLCR1_dummy18007384_4(data)                            (0x00000010&((data)<<4))
#define HDMI_APLLCR1_dpll_stop(data)                                  (0x00000008&((data)<<3))
#define HDMI_APLLCR1_dpll_freeze(data)                                (0x00000004&((data)<<2))
#define HDMI_APLLCR1_dpll_vcorstb(data)                               (0x00000002&((data)<<1))
#define HDMI_APLLCR1_dpll_pwdn(data)                                  (0x00000001&(data))
#define HDMI_APLLCR1_get_dpll_cp(data)                                ((0x00600000&(data))>>21)
#define HDMI_APLLCR1_get_dpll_seltst(data)                            ((0x00180000&(data))>>19)
#define HDMI_APLLCR1_get_dpll_cs(data)                                ((0x00060000&(data))>>17)
#define HDMI_APLLCR1_get_dpll_reserve(data)                           ((0x00000200&(data))>>9)
#define HDMI_APLLCR1_get_dpll_bpphs(data)                             ((0x00000100&(data))>>8)
#define HDMI_APLLCR1_get_dpll_wdo(data)                               ((0x00000080&(data))>>7)
#define HDMI_APLLCR1_get_dpll_wdrst(data)                             ((0x00000040&(data))>>6)
#define HDMI_APLLCR1_get_dpll_wdset(data)                             ((0x00000020&(data))>>5)
#define HDMI_APLLCR1_get_dummy18007384_4(data)                        ((0x00000010&(data))>>4)
#define HDMI_APLLCR1_get_dpll_stop(data)                              ((0x00000008&(data))>>3)
#define HDMI_APLLCR1_get_dpll_freeze(data)                            ((0x00000004&(data))>>2)
#define HDMI_APLLCR1_get_dpll_vcorstb(data)                           ((0x00000002&(data))>>1)
#define HDMI_APLLCR1_get_dpll_pwdn(data)                              (0x00000001&(data))
#define HDMI_APLLCR1_dpll_CS_MASK                                        ((1<<18)|(1<<17))
#define HDMI_APLLCR1_dpll_CS_42P                                          (0)
#define HDMI_APLLCR1_dpll_CS_50P                                          (1<<17)
#define HDMI_APLLCR1_dpll_CS_58P                                          (2<<17)
#define HDMI_APLLCR1_dpll_CS_66P                                          (3<<17)

#define HDMI_APLLCR2                                                  0x18007388
#define HDMI_APLLCR2_reg_addr                                         "0xb8007388"
#define HDMI_APLLCR2_reg                                              0xb8007388
#define HDMI_APLLCR2_inst_addr                                        "0x00E2"
#define HDMI_APLLCR2_inst                                             0x00E2
#define HDMI_APLLCR2_dpll_rloadm_shift                                (0)
#define HDMI_APLLCR2_dpll_rloadm_mask                                 (0x00000001)
#define HDMI_APLLCR2_dpll_rloadm(data)                                (0x00000001&(data))
#define HDMI_APLLCR2_get_dpll_rloadm(data)                            (0x00000001&(data))


#define HDMI_APLLCR3                                                  0x1800738c
#define HDMI_APLLCR3_reg_addr                                         "0xb800738c"
#define HDMI_APLLCR3_reg                                              0xb800738c
#define HDMI_APLLCR3_inst_addr                                        "0x00E3"
#define HDMI_APLLCR3_inst                                             0x00E3
#define HDMI_APLLCR3_sum_c_samp_shift                                 (0)
#define HDMI_APLLCR3_sum_c_samp_mask                                  (0x0000FFFF)
#define HDMI_APLLCR3_sum_c_samp(data)                                 (0x0000FFFF&(data))
#define HDMI_APLLCR3_get_sum_c_samp(data)                             (0x0000FFFF&(data))


#define HDMI_APLL_TESTM                                               0x18007390
#define HDMI_APLL_TESTM_reg_addr                                      "0xb8007390"
#define HDMI_APLL_TESTM_reg                                           0xb8007390
#define HDMI_APLL_TESTM_inst_addr                                     "0x00E4"
#define HDMI_APLL_TESTM_inst                                          0x00E4
#define HDMI_APLL_TESTM_dpll_m_test_shift                             (22)
#define HDMI_APLL_TESTM_dpll_m_db_shift                               (1)
#define HDMI_APLL_TESTM_dpll_m_sel_shift                              (0)
#define HDMI_APLL_TESTM_dpll_m_test_mask                              (0x3FC00000)
#define HDMI_APLL_TESTM_dpll_m_db_mask                                (0x00000002)
#define HDMI_APLL_TESTM_dpll_m_sel_mask                               (0x00000001)
#define HDMI_APLL_TESTM_dpll_m_test(data)                             (0x3FC00000&((data)<<22))
#define HDMI_APLL_TESTM_dpll_m_db(data)                               (0x00000002&((data)<<1))
#define HDMI_APLL_TESTM_dpll_m_sel(data)                              (0x00000001&(data))
#define HDMI_APLL_TESTM_get_dpll_m_test(data)                         ((0x3FC00000&(data))>>22)
#define HDMI_APLL_TESTM_get_dpll_m_db(data)                           ((0x00000002&(data))>>1)
#define HDMI_APLL_TESTM_get_dpll_m_sel(data)                          (0x00000001&(data))


#define HDMI_VPLLCR0                                                  0x18007400
#define HDMI_VPLLCR0_reg_addr                                         "0xb8007400"
#define HDMI_VPLLCR0_reg                                              0xb8007400
#define HDMI_VPLLCR0_inst_addr                                        "0x0100"
#define HDMI_VPLLCR0_inst                                             0x0100
#define HDMI_VPLLCR0_dpll_reg_shift                                   (30)
#define HDMI_VPLLCR0_dpll_m_shift                                     (22)
#define HDMI_VPLLCR0_dpll_reser_shift                                 (17)
#define HDMI_VPLLCR0_dpll_bpn_shift                                   (16)
#define HDMI_VPLLCR0_dpll_o_shift                                     (14)
#define HDMI_VPLLCR0_dpll_n_shift                                     (6)
#define HDMI_VPLLCR0_dpll_rs_shift                                    (3)
#define HDMI_VPLLCR0_dpll_ip_shift                                    (0)
#define HDMI_VPLLCR0_dpll_reg_mask                                    (0xC0000000)
#define HDMI_VPLLCR0_dpll_m_mask                                      (0x3FC00000)
#define HDMI_VPLLCR0_dpll_reser_mask                                  (0x001E0000)
#define HDMI_VPLLCR0_dpll_bpn_mask                                    (0x00010000)
#define HDMI_VPLLCR0_dpll_o_mask                                      (0x0000C000)
#define HDMI_VPLLCR0_dpll_n_mask                                      (0x000001C0)
#define HDMI_VPLLCR0_dpll_rs_mask                                     (0x00000038)
#define HDMI_VPLLCR0_dpll_ip_mask                                     (0x00000007)
#define HDMI_VPLLCR0_dpll_reg(data)                                   (0xC0000000&((data)<<30))
#define HDMI_VPLLCR0_dpll_m(data)                                     (0x3FC00000&((data)<<22))
#define HDMI_VPLLCR0_dpll_reser(data)                                 (0x001E0000&((data)<<17))
#define HDMI_VPLLCR0_dpll_bpn(data)                                   (0x00010000&((data)<<16))
#define HDMI_VPLLCR0_dpll_o(data)                                     (0x0000C000&((data)<<14))
#define HDMI_VPLLCR0_dpll_n(data)                                     (0x000001C0&((data)<<6))
#define HDMI_VPLLCR0_dpll_rs(data)                                    (0x00000038&((data)<<3))
#define HDMI_VPLLCR0_dpll_ip(data)                                    (0x00000007&(data))
#define HDMI_VPLLCR0_get_dpll_reg(data)                               ((0xC0000000&(data))>>30)
#define HDMI_VPLLCR0_get_dpll_m(data)                                 ((0x3FC00000&(data))>>22)
#define HDMI_VPLLCR0_get_dpll_reser(data)                             ((0x001E0000&(data))>>17)
#define HDMI_VPLLCR0_get_dpll_bpn(data)                               ((0x00010000&(data))>>16)
#define HDMI_VPLLCR0_get_dpll_o(data)                                 ((0x0000C000&(data))>>14)
#define HDMI_VPLLCR0_get_dpll_n(data)                                 ((0x000001C0&(data))>>6)
#define HDMI_VPLLCR0_get_dpll_rs(data)                                ((0x00000038&(data))>>3)
#define HDMI_VPLLCR0_get_dpll_ip(data)                                (0x00000007&(data))


#define HDMI_VPLLCR1                                                  0x18007404
#define HDMI_VPLLCR1_reg_addr                                         "0xb8007404"
#define HDMI_VPLLCR1_reg                                              0xb8007404
#define HDMI_VPLLCR1_inst_addr                                        "0x0101"
#define HDMI_VPLLCR1_inst                                             0x0101
#define HDMI_VPLLCR1_dpll_cp_shift                                    (21)
#define HDMI_VPLLCR1_dpll_seltst_shift                                (19)
#define HDMI_VPLLCR1_dpll_cs_shift                                    (17)
#define HDMI_VPLLCR1_dpll_reserve_shift                               (9)
#define HDMI_VPLLCR1_dpll_bpphs_shift                                 (8)
#define HDMI_VPLLCR1_dpll_wdo_shift                                   (7)
#define HDMI_VPLLCR1_dpll_wdrst_shift                                 (6)
#define HDMI_VPLLCR1_dpll_wdset_shift                                 (5)
#define HDMI_VPLLCR1_dummy18007404_4_shift                            (4)
#define HDMI_VPLLCR1_dpll_stop_shift                                  (3)
#define HDMI_VPLLCR1_dpll_freeze_shift                                (2)
#define HDMI_VPLLCR1_dpll_vcorstb_shift                               (1)
#define HDMI_VPLLCR1_dpll_pwdn_shift                                  (0)
#define HDMI_VPLLCR1_dpll_cp_mask                                     (0x00600000)
#define HDMI_VPLLCR1_dpll_seltst_mask                                 (0x00180000)
#define HDMI_VPLLCR1_dpll_cs_mask                                     (0x00060000)
#define HDMI_VPLLCR1_dpll_reserve_mask                                (0x00000200)
#define HDMI_VPLLCR1_dpll_bpphs_mask                                  (0x00000100)
#define HDMI_VPLLCR1_dpll_wdo_mask                                    (0x00000080)
#define HDMI_VPLLCR1_dpll_wdrst_mask                                  (0x00000040)
#define HDMI_VPLLCR1_dpll_wdset_mask                                  (0x00000020)
#define HDMI_VPLLCR1_dummy18007404_4_mask                             (0x00000010)
#define HDMI_VPLLCR1_dpll_stop_mask                                   (0x00000008)
#define HDMI_VPLLCR1_dpll_freeze_mask                                 (0x00000004)
#define HDMI_VPLLCR1_dpll_vcorstb_mask                                (0x00000002)
#define HDMI_VPLLCR1_dpll_pwdn_mask                                   (0x00000001)
#define HDMI_VPLLCR1_dpll_cp(data)                                    (0x00600000&((data)<<21))
#define HDMI_VPLLCR1_dpll_seltst(data)                                (0x00180000&((data)<<19))
#define HDMI_VPLLCR1_dpll_cs(data)                                    (0x00060000&((data)<<17))
#define HDMI_VPLLCR1_dpll_reserve(data)                               (0x00000200&((data)<<9))
#define HDMI_VPLLCR1_dpll_bpphs(data)                                 (0x00000100&((data)<<8))
#define HDMI_VPLLCR1_dpll_wdo(data)                                   (0x00000080&((data)<<7))
#define HDMI_VPLLCR1_dpll_wdrst(data)                                 (0x00000040&((data)<<6))
#define HDMI_VPLLCR1_dpll_wdset(data)                                 (0x00000020&((data)<<5))
#define HDMI_VPLLCR1_dummy18007404_4(data)                            (0x00000010&((data)<<4))
#define HDMI_VPLLCR1_dpll_stop(data)                                  (0x00000008&((data)<<3))
#define HDMI_VPLLCR1_dpll_freeze(data)                                (0x00000004&((data)<<2))
#define HDMI_VPLLCR1_dpll_vcorstb(data)                               (0x00000002&((data)<<1))
#define HDMI_VPLLCR1_dpll_pwdn(data)                                  (0x00000001&(data))
#define HDMI_VPLLCR1_get_dpll_cp(data)                                ((0x00600000&(data))>>21)
#define HDMI_VPLLCR1_get_dpll_seltst(data)                            ((0x00180000&(data))>>19)
#define HDMI_VPLLCR1_get_dpll_cs(data)                                ((0x00060000&(data))>>17)
#define HDMI_VPLLCR1_get_dpll_reserve(data)                           ((0x00000200&(data))>>9)
#define HDMI_VPLLCR1_get_dpll_bpphs(data)                             ((0x00000100&(data))>>8)
#define HDMI_VPLLCR1_get_dpll_wdo(data)                               ((0x00000080&(data))>>7)
#define HDMI_VPLLCR1_get_dpll_wdrst(data)                             ((0x00000040&(data))>>6)
#define HDMI_VPLLCR1_get_dpll_wdset(data)                             ((0x00000020&(data))>>5)
#define HDMI_VPLLCR1_get_dummy18007404_4(data)                        ((0x00000010&(data))>>4)
#define HDMI_VPLLCR1_get_dpll_stop(data)                              ((0x00000008&(data))>>3)
#define HDMI_VPLLCR1_get_dpll_freeze(data)                            ((0x00000004&(data))>>2)
#define HDMI_VPLLCR1_get_dpll_vcorstb(data)                           ((0x00000002&(data))>>1)
#define HDMI_VPLLCR1_get_dpll_pwdn(data)                              (0x00000001&(data))


#define HDMI_VPLLCR2                                                  0x18007408
#define HDMI_VPLLCR2_reg_addr                                         "0xb8007408"
#define HDMI_VPLLCR2_reg                                              0xb8007408
#define HDMI_VPLLCR2_inst_addr                                        "0x0102"
#define HDMI_VPLLCR2_inst                                             0x0102
#define HDMI_VPLLCR2_dpll_rloadm_shift                                (0)
#define HDMI_VPLLCR2_dpll_rloadm_mask                                 (0x00000001)
#define HDMI_VPLLCR2_dpll_rloadm(data)                                (0x00000001&(data))
#define HDMI_VPLLCR2_get_dpll_rloadm(data)                            (0x00000001&(data))


#define MN_SCLKG_CTRL                                                 0x18007410
#define MN_SCLKG_CTRL_reg_addr                                        "0xb8007410"
#define MN_SCLKG_CTRL_reg                                             0xb8007410
#define MN_SCLKG_CTRL_inst_addr                                       "0x0104"
#define MN_SCLKG_CTRL_inst                                            0x0104
#define MN_SCLKG_CTRL_sclkg_pll_in_sel_shift                          (7)
#define MN_SCLKG_CTRL_sclkg_oclk_sel_shift                            (5)
#define MN_SCLKG_CTRL_sclkg_dbuf_shift                                (4)
#define MN_SCLKG_CTRL_dummy18007410_3_0_shift                         (0)
#define MN_SCLKG_CTRL_sclkg_pll_in_sel_mask                           (0x00000080)
#define MN_SCLKG_CTRL_sclkg_oclk_sel_mask                             (0x00000060)
#define MN_SCLKG_CTRL_sclkg_dbuf_mask                                 (0x00000010)
#define MN_SCLKG_CTRL_dummy18007410_3_0_mask                          (0x0000000F)
#define MN_SCLKG_CTRL_sclkg_pll_in_sel(data)                          (0x00000080&((data)<<7))
#define MN_SCLKG_CTRL_sclkg_oclk_sel(data)                            (0x00000060&((data)<<5))
#define MN_SCLKG_CTRL_sclkg_dbuf(data)                                (0x00000010&((data)<<4))
#define MN_SCLKG_CTRL_dummy18007410_3_0(data)                         (0x0000000F&(data))
#define MN_SCLKG_CTRL_get_sclkg_pll_in_sel(data)                      ((0x00000080&(data))>>7)
#define MN_SCLKG_CTRL_get_sclkg_oclk_sel(data)                        ((0x00000060&(data))>>5)
#define MN_SCLKG_CTRL_get_sclkg_dbuf(data)                            ((0x00000010&(data))>>4)
#define MN_SCLKG_CTRL_get_dummy18007410_3_0(data)                     (0x0000000F&(data))


#define MN_SCLKG_DIVS                                                 0x18007414
#define MN_SCLKG_DIVS_reg_addr                                        "0xb8007414"
#define MN_SCLKG_DIVS_reg                                             0xb8007414
#define MN_SCLKG_DIVS_inst_addr                                       "0x0105"
#define MN_SCLKG_DIVS_inst                                            0x0105
#define MN_SCLKG_DIVS_sclkg_pll_div2_en_shift                         (7)
#define MN_SCLKG_DIVS_sclkg_pll_divs_shift                            (0)
#define MN_SCLKG_DIVS_sclkg_pll_div2_en_mask                          (0x00000080)
#define MN_SCLKG_DIVS_sclkg_pll_divs_mask                             (0x0000007F)
#define MN_SCLKG_DIVS_sclkg_pll_div2_en(data)                         (0x00000080&((data)<<7))
#define MN_SCLKG_DIVS_sclkg_pll_divs(data)                            (0x0000007F&(data))
#define MN_SCLKG_DIVS_get_sclkg_pll_div2_en(data)                     ((0x00000080&(data))>>7)
#define MN_SCLKG_DIVS_get_sclkg_pll_divs(data)                        (0x0000007F&(data))










// HDMI PHY

#define HDMIPHY_REG_CK_1_4                                                    0x18007b00
#define HDMIPHY_REG_CK_1_4_reg_addr                                           "0xb8007b00"
#define HDMIPHY_REG_CK_1_4_reg                                                0xb8007b00
#define HDMIPHY_REG_CK_1_4_inst_addr                                          "0x02C0"
#define HDMIPHY_REG_CK_1_4_inst                                               0x02C0
#define HDMIPHY_REG_CK_1_4_reg_ck_4_shift                                     (24)
#define HDMIPHY_REG_CK_1_4_reg_ck_3_shift                                     (16)
#define HDMIPHY_REG_CK_1_4_reg_ck_2_shift                                     (8)
#define HDMIPHY_REG_CK_1_4_reg_ck_1_shift                                     (0)
#define HDMIPHY_REG_CK_1_4_reg_ck_4_mask                                      (0xFF000000)
#define HDMIPHY_REG_CK_1_4_reg_ck_3_mask                                      (0x00FF0000)
#define HDMIPHY_REG_CK_1_4_reg_ck_2_mask                                      (0x0000FF00)
#define HDMIPHY_REG_CK_1_4_reg_ck_1_mask                                      (0x000000FF)
#define HDMIPHY_REG_CK_1_4_reg_ck_4(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_1_4_reg_ck_3(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_1_4_reg_ck_2(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_1_4_reg_ck_1(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_CK_1_4_get_reg_ck_4(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_3(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_2(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_1(data)                                 (0x000000FF&(data))
#define HDMIPHY_REG_CK_1_4_CK_PLLPOW                                             (_BIT29)
#define CKAFE_hysterisis (_BIT26)
#define HDMIPHY_REG_CK_1_4_CK_SELCS_MASK                                         (_BIT25|_BIT24) //sirius has only 2 bits
#define HDMIPHY_REG_CK_1_4_CK_DIVN_MASK                                           (_BIT23|_BIT22|_BIT21)
#define HDMIPHY_REG_CK_1_4_CK_CKSEL                                        (_BIT15)
#define MDCK_sel (_BIT14)
#define HDMIPHY_REG_CK_1_4_CK_DIVM_MASK                                           (_BIT13|_BIT12|_BIT11|_BIT10|_BIT9|_BIT8)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_BYPASS                                          (_BIT2)
#define HDMIPHY_REG_CK_1_4_CK_AFE_FORW_POW1                                        (_BIT1)
#define HDMIPHY_REG_CK_1_4_CK_SELCS_shift                                        (24)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_shift                                             (21)
#define HDMIPHY_REG_CK_1_4_CK_DIVM_shift                                             (8)
#define CK_SCHCK0 (_BIT7)
#define CK_SCHCK1 (_BIT6)
#define CK_SCHCK2 (_BIT5)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_BYPASS_shift                                 (2)


#define HDMIPHY_REG_CK_5_8                                                    0x18007b04
#define HDMIPHY_REG_CK_5_8_reg_addr                                           "0xb8007b04"
#define HDMIPHY_REG_CK_5_8_reg                                                0xb8007b04
#define HDMIPHY_REG_CK_5_8_inst_addr                                          "0x02C1"
#define HDMIPHY_REG_CK_5_8_inst                                               0x02C1
#define HDMIPHY_REG_CK_5_8_reg_ck_8_shift                                     (24)
#define HDMIPHY_REG_CK_5_8_reg_ck_7_shift                                     (16)
#define HDMIPHY_REG_CK_5_8_reg_ck_6_shift                                     (8)
#define HDMIPHY_REG_CK_5_8_reg_ck_5_shift                                     (0)
#define HDMIPHY_REG_CK_5_8_reg_ck_8_mask                                      (0xFF000000)
#define HDMIPHY_REG_CK_5_8_reg_ck_7_mask                                      (0x00FF0000)
#define HDMIPHY_REG_CK_5_8_reg_ck_6_mask                                      (0x0000FF00)
#define HDMIPHY_REG_CK_5_8_reg_ck_5_mask                                      (0x000000FF)
#define HDMIPHY_REG_CK_5_8_reg_ck_8(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_5_8_reg_ck_7(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_5_8_reg_ck_6(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_5_8_reg_ck_5(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_CK_5_8_get_reg_ck_8(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_7(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_6(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_5(data)                                 (0x000000FF&(data))
#define CK_IBHN20U_Current_mask                               (_BIT28|_BIT27)
#define CK_IBHN20U_Current(data)					(CK_IBHN20U_Current_mask&((data)<<27))
#define CK_IBN20U_Current_mask                                (_BIT26|_BIT25)
#define CK_PLL_LDO_SET_mask                                      (_BIT23|_BIT22)
#define CK_PLL_LDO_SET(data)  						(CK_PLL_LDO_SET_mask&((data)<<22))
#define CK_IBN20U_Current(data)						(CK_IBN20U_Current_mask&((data)<<25))
#define HDMIPHY_REG_CK_5_8_CK_INOFF                                               (1<<24)
#define HDMIPHY_REG_CK_5_8_CK_RS_shift                                             (2)
//#define HDMIPHY_REG_CK_MD_ck_md_adj_shift                                       (20)
//#define HDMIPHY_REG_CK_MD_ck_mod_sel_shift                                       (17)
#define HDMIPHY_REG_CK_5_8_CK_ICP                                               (_BIT7|_BIT6|_BIT5)
#define HDMIPHY_REG_CK_5_8_CK_RS                                                (_BIT4|_BIT3|_BIT2)
#define HDMIPHY_REG_CK_5_8_CK_ICP_shift                                                (5)
#define CCO_Band_mask	(_BIT1|_BIT0)
#define CCO_Band(data)	(CCO_Band_mask&(data))


#define HDMIPHY_REG_CK_9_12                                                   0x18007b08
#define HDMIPHY_REG_CK_9_12_reg_addr                                          "0xb8007b08"
#define HDMIPHY_REG_CK_9_12_reg                                               0xb8007b08
#define HDMIPHY_REG_CK_9_12_inst_addr                                         "0x02C2"
#define HDMIPHY_REG_CK_9_12_inst                                              0x02C2
#define HDMIPHY_REG_CK_9_12_reg_ck_12_shift                                   (24)
#define HDMIPHY_REG_CK_9_12_reg_ck_11_shift                                   (16)
#define HDMIPHY_REG_CK_9_12_reg_ck_10_shift                                   (8)
#define HDMIPHY_REG_CK_9_12_reg_ck_9_shift                                    (0)
#define HDMIPHY_REG_CK_9_12_reg_ck_12_mask                                    (0xFF000000)
#define HDMIPHY_REG_CK_9_12_reg_ck_11_mask                                    (0x00FF0000)
#define HDMIPHY_REG_CK_9_12_reg_ck_10_mask                                    (0x0000FF00)
#define HDMIPHY_REG_CK_9_12_reg_ck_9_mask                                     (0x000000FF)
#define HDMIPHY_REG_CK_9_12_reg_ck_12(data)                                   (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_9_12_reg_ck_11(data)                                   (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_9_12_reg_ck_10(data)                                   (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_9_12_reg_ck_9(data)                                    (0x000000FF&(data))
#define HDMIPHY_REG_CK_9_12_get_reg_ck_12(data)                               ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_11(data)                               ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_10(data)                               ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_9(data)                                (0x000000FF&(data))
#define MHL_Z100K (_BIT5|_BIT4|_BIT3)

//QC define setting
#if Default_Auto_EQ
//0xb8007b08[6] = 0 -->Auto EQ Enable
//0xb8007b08[6] = 1 -->Auto EQ Disable
#define Auto_EQ	(_BIT6&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[6] = 1 -->Auto EQ Enable
//0xb8007b08[6] = 0 -->Auto EQ Disable
#define Auto_EQ	(_BIT6& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#if HDMI_PRINT_EN
//0xb8007b08[7] = 0 -->Enable Print 
//0xb8007b08[7] = 1 -->Disable Print 
#define HDMI_PRINTF(...)  {if(_BIT7&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg))) printk(__VA_ARGS__);}
#else
//0xb8007b08[7] = 0 -->Disable Print 
//0xb8007b08[7] = 1 -->Enable Print 
#define HDMI_PRINTF(...)  {if(_BIT7& rtd_inl(HDMIPHY_REG_CK_9_12_reg)) printk(__VA_ARGS__);}
#endif

#if MHL1_CHECK_CRC
//0xb8007b08[8] = 0 -->Port0 Enable
//0xb8007b08[8] = 1 -->Port0 Disable
#define MPort0 (_BIT8&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[8] = 1 -->Port0 Enable
//0xb8007b08[8] = 0 -->Port0 Disable
#define MPort0 (_BIT8& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif
#if MHL2_CHECK_CRC
//0xb8007b08[9] = 0 -->Port1 Enable
//0xb8007b08[9] = 1 -->Port1 Disable
#define MPort1 (_BIT9&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[9] = 1 -->Port1 Enable
//0xb8007b08[9] = 0 -->Port1 Disable
#define MPort1 (_BIT9& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif
#if MHL3_CHECK_CRC
//0xb8007b08[10] = 0 -->Port2 Enable
//0xb8007b08[10] = 1 -->Port2 Disable
#define MPort2 (_BIT10&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[10] = 1 -->Port2 Enable
//0xb8007b08[10] = 0 -->Port2 Disable
#define MPort2 (_BIT10& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#if CRC_ERROR_BREAK
#define ERR_BREAK   (_BIT11 &(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
#define ERR_BREAK   (_BIT11 & rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif


#if HDMI1_CHECK_CRC
//0xb8007b08[16] = 0 -->Port0 Enable
//0xb8007b08[16] = 1 -->Port0 Disable
#define Port0 (_BIT16&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[16] = 1 -->Port0 Enable
//0xb8007b08[16] = 0 -->Port0 Disable
#define Port0	(_BIT16& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif
#if HDMI2_CHECK_CRC
//0xb8007b08[17] = 0 -->Port1 Enable
//0xb8007b08[17] = 1 -->Port1 Disable
#define Port1 (_BIT17&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[17] = 1 -->Port1 Enable
//0xb8007b08[17] = 0 -->Port1 Disable
#define Port1	(_BIT17& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif
#if HDMI3_CHECK_CRC
//0xb8007b08[18] = 0 -->Port2 Enable
//0xb8007b08[18] = 1 -->Port2 Disable
#define Port2 (_BIT18&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb8007b08[18] = 1 -->Port2 Enable
//0xb8007b08[18] = 0 -->Port2 Disable
#define Port2	(_BIT18& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#if Default_CBUS_EN
//0xb800db08[24] = 0 -->CBUS Enable
//0xb800db08[24] = 1 -->CBUS Disable
#define CBUS_EN	(_BIT24&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb800db08[24] = 1 -->CBUS Enable
//0xb800db08[24] = 0 -->CBUS Disable
#define CBUS_EN	(_BIT24& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#if Default_PPmode
//0xb800db08[25] = 0 -->Packet Pixel mode
//0xb800db08[25] = 1 -->24-bit mode
#define ForcePacketPixelMode	(_BIT25&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb800db08[25] = 0 -->24-bit mode
//0xb800db08[25] = 1 -->Packet Pixel mode
#define ForcePacketPixelMode	(_BIT25& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#if ClockHysteresis
//0xb800db08[26] = 0 -->Clock Hysteresis Enable
//0xb800db08[26] = 1 -->Clock Hysteresis Disable
#define Clock_Hysteresis	(_BIT26&(~ rtd_inl(HDMIPHY_REG_CK_9_12_reg)))
#else
//0xb800db08[26] = 1 -->Clock Hysteresis Enable
//0xb800db08[26] = 0 -->Clock Hysteresis Disable
#define Clock_Hysteresis	(_BIT26& rtd_inl(HDMIPHY_REG_CK_9_12_reg))
#endif

#define SEND_CLR_HPD()	((adc_get(0)>0x28)&&(adc_get(0)<0x38))  //((_BIT11 & rtd_inl(0xb8061110))==0)
//#define CLEAR_CLR_HPD()	(rtd_maskl(HDMIPHY_REG_CK_9_12_reg, ~_BIT23, 0))
#define SEND_SET_HPD()	((_BIT10 & rtd_inl(0xb8061110))==0)
//#define CLEAR_SET_HPD()	(rtd_maskl(HDMIPHY_REG_CK_9_12_reg, ~_BIT22, 0))

#define REG_CK_RESULT                                                 0x18007b0c
#define REG_CK_RESULT_reg_addr                                        "0xb8007b0c"
#define REG_CK_RESULT_reg                                             0xb8007b0c
#define REG_CK_RESULT_inst_addr                                       "0x02C3"
#define REG_CK_RESULT_inst                                            0x02C3
#define REG_CK_RESULT_ck_md_count_shift                               (20)
#define REG_CK_RESULT_ck_rate_shift                                   (7)
#define REG_CK_RESULT_ck_wdo_shift                                    (1)
#define REG_CK_RESULT_ck_md_ok_shift                                  (0)
#define REG_CK_RESULT_ck_md_count_mask                                (0xFFF00000)
#define REG_CK_RESULT_ck_rate_mask                                    (0x00000780)
#define REG_CK_RESULT_ck_wdo_mask                                     (0x00000002)
#define REG_CK_RESULT_ck_md_ok_mask                                   (0x00000001)
#define REG_CK_RESULT_ck_md_count(data)                               (0xFFF00000&((data)<<20))
#define REG_CK_RESULT_ck_rate(data)                                   (0x00000780&((data)<<7))
#define REG_CK_RESULT_ck_wdo(data)                                    (0x00000002&((data)<<1))
#define REG_CK_RESULT_ck_md_ok(data)                                  (0x00000001&(data))
#define REG_CK_RESULT_get_ck_md_count(data)                           ((0xFFF00000&(data))>>20)
#define REG_CK_RESULT_get_ck_rate(data)                               ((0x00000380&(data))>>7)
#define REG_CK_RESULT_get_ck_wdo(data)                                ((0x00000002&(data))>>1)
#define REG_CK_RESULT_get_ck_md_ok(data)                              (0x00000001&(data))


#define HDMIPHY_REG_R_1_4                                                     0x18007b10
#define HDMIPHY_REG_R_1_4_reg_addr                                            "0xb8007b10"
#define HDMIPHY_REG_R_1_4_reg                                                 0xb8007b10
#define HDMIPHY_REG_R_1_4_inst_addr                                           "0x02C4"
#define HDMIPHY_REG_R_1_4_inst                                                0x02C4
#define HDMIPHY_REG_R_1_4_reg_r_4_shift                                       (24)
#define HDMIPHY_REG_R_1_4_reg_r_3_shift                                       (16)
#define HDMIPHY_REG_R_1_4_reg_r_2_shift                                       (8)
#define HDMIPHY_REG_R_1_4_reg_r_1_shift                                       (0)
#define HDMIPHY_REG_R_1_4_reg_r_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_R_1_4_reg_r_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_R_1_4_reg_r_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_R_1_4_reg_r_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_R_1_4_reg_r_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_1_4_reg_r_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_1_4_reg_r_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_1_4_reg_r_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_R_1_4_get_reg_r_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_1_4_get_reg_r_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_1_4_get_reg_r_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_1_4_get_reg_r_1(data)                                   (0x000000FF&(data))
#define R_KOFF_Stune (_BIT31)
#define R_KOFF_Fore_mode (_BIT29)
#define R_KOFF_BG_Range_mask (_BIT27|_BIT26)
#define R_KOFF_BG_Range(data)                                       (R_KOFF_BG_Range_mask&((data)<<26))
#define R_KOFF_FG_Range_mask (_BIT23|_BIT22)
#define R_KOFF_FG_Range(data)                                       (R_KOFF_FG_Range_mask&((data)<<22))
#define R_KOFF_FG_Manual_mode_mask                           (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define R_KOFF_FG_Manual(data)                                       (R_KOFF_FG_Manual_mode_mask&((data)<<16))
#define R_SELB_125U_110U            ( _BIT15)
#define R_RSW_SELB_LEQ_4th        ( _BIT14)
#define R_RSW_SELB_LEQ_1st        ( _BIT12)
#define R_EQ_OUTPUT_SHORT_DISABLE	(_BIT11)
#define R_EQ_back_koff_en               (_BIT10)
#define R_DFEPOW (_BIT9)
#define R_KOFF_EN (_BIT8)
#define R_SCHR0 (_BIT7)
#define R_SCHR1 (_BIT6)
#define R_SCHR2 (_BIT5)
#define R_EQ_FG_power (_BIT4)


#define HDMIPHY_REG_R_5_8                                                     0x18007b14
#define HDMIPHY_REG_R_5_8_reg_addr                                            "0xb8007b14"
#define HDMIPHY_REG_R_5_8_reg                                                 0xb8007b14
#define HDMIPHY_REG_R_5_8_inst_addr                                           "0x02C5"
#define HDMIPHY_REG_R_5_8_inst                                                0x02C5
#define HDMIPHY_REG_R_5_8_reg_r_8_shift                                       (24)
#define HDMIPHY_REG_R_5_8_reg_r_7_shift                                       (16)
#define HDMIPHY_REG_R_5_8_reg_r_6_shift                                       (8)
#define HDMIPHY_REG_R_5_8_reg_r_5_shift                                       (0)
#define HDMIPHY_REG_R_5_8_reg_r_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_R_5_8_reg_r_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_R_5_8_reg_r_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_R_5_8_reg_r_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_R_5_8_reg_r_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_5_8_reg_r_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_5_8_reg_r_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_5_8_reg_r_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_R_5_8_get_reg_r_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_5_8_get_reg_r_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_5_8_get_reg_r_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_5_8_get_reg_r_5(data)                                   (0x000000FF&(data))
#define R_CDR_Rate_mask	(_BIT31|_BIT30|_BIT29)
#define R_CDR_Rate(data)                                       (R_CDR_Rate_mask&((data)<<29))
#define R_EQ_bias_current_mask	(_BIT28|_BIT27|_BIT24)
#define R_EQ_bias_current(data)                                       (R_EQ_bias_current_mask&(((data)<<26)|((data)<<24)))
#define R_Rhase_Routator_Resistor	(_BIT26)
#define R_S_BIAS_DFE				(_BIT25)
#define R_EQ_HBR	(_BIT19|_BIT18|_BIT17|_BIT16)
#define HDMIPHY_REG_R_5_8_enbuffer3_mask					(0x00200000)
#define HDMIPHY_REG_R_5_8_enbuffer3(data)					(0x00200000&((data)<<21))
#define HDMIPHY_REG_R_5_8_get_enbuffer3(data)		((0x00200000&(data))>>21)
#define HDMIPHY_REG_R_5_8_bit22_mask					(0x00400000)
#define HDMIPHY_REG_R_5_8_bit22(data)					(0x00400000&((data)<<22))
#define HDMIPHY_REG_R_5_8_get_bit22(data)		((0x00400000&(data))>>22)
#define R_RL_SELB					(_BIT20)


#define HDMIPHY_REG_R_9_12                                                    0x18007b18
#define HDMIPHY_REG_R_9_12_reg_addr                                           "0xb8007b18"
#define HDMIPHY_REG_R_9_12_reg                                                0xb8007b18
#define HDMIPHY_REG_R_9_12_inst_addr                                          "0x02C6"
#define HDMIPHY_REG_R_9_12_inst                                               0x02C6
#define HDMIPHY_REG_R_9_12_reg_r_12_shift                                     (24)
#define HDMIPHY_REG_R_9_12_reg_r_11_shift                                     (16)
#define HDMIPHY_REG_R_9_12_reg_r_10_shift                                     (8)
#define HDMIPHY_REG_R_9_12_reg_r_9_shift                                      (0)
#define HDMIPHY_REG_R_9_12_reg_r_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_R_9_12_reg_r_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_R_9_12_reg_r_10_mask                                      (0x0000FF00)
#define HDMIPHY_REG_R_9_12_reg_r_9_mask                                       (0x000000FF)
#define HDMIPHY_REG_R_9_12_reg_r_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_9_12_reg_r_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_9_12_reg_r_10(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_9_12_reg_r_9(data)                                      (0x000000FF&(data))
#define HDMIPHY_REG_R_9_12_get_reg_r_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_9_12_get_reg_r_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_9_12_get_reg_r_10(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_9_12_get_reg_r_9(data)                                  (0x000000FF&(data))
#define R_divider_after_PR_mask	(_BIT28|_BIT27)
#define R_divider_after_PR(data)                                     (R_divider_after_PR_mask&((data)<<27))
#define R_InOff  (_BIT23)
#define R_Xtal_for_Koffset_enable	(_BIT22)
#define R_DFE_ADAPT_EN  (_BIT7)
#define R_DFE_CMP_HSMODE (_BIT5)
#define R_DFE_TAPEN4321 (_BIT4|_BIT3|_BIT2|_BIT1)
#define R_DFE_TAPEN21 (_BIT2|_BIT1)
#define R_DFE_TAPEN1 (_BIT1)
#define HDMIPHY_REG_R_9_12_reg_R_CDR_SBIAS_MASK                          (_BIT20|_BIT19)
#define HDMIPHY_REG_R_9_12_reg_R_CDR_SBIAS_shift                            (19)
#define HDMIPHY_REG_R_9_12_tap0_bias_cur_mask				(0x00060000)
#define HDMIPHY_REG_R_9_12_tap0_bias_cur(data)				(0x00060000&((data)<<17))
#define HDMIPHY_REG_R_9_12_get_tap0_bias_cur(data)			((0x00060000&(data))>>17)


#define HDMIPHY_REG_R_RESULT                                                  0x18007b1c
#define HDMIPHY_REG_R_RESULT_reg_addr                                         "0xb8007b1c"
#define HDMIPHY_REG_R_RESULT_reg                                              0xb8007b1c
#define HDMIPHY_REG_R_RESULT_inst_addr                                        "0x02C7"
#define HDMIPHY_REG_R_RESULT_inst                                             0x02C7
#define HDMIPHY_REG_R_RESULT_r_koffok_shift                                   (28)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_shift                               (27)
#define HDMIPHY_REG_R_RESULT_r_msb_shift                                      (19)
#define HDMIPHY_REG_R_RESULT_r_lsb_shift                                      (11)
#define HDMIPHY_REG_R_RESULT_r_koff_tst_shift                                 (5)
#define HDMIPHY_REG_R_RESULT_r_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_R_RESULT_r_msb_mask                                       (0x07F80000)
#define HDMIPHY_REG_R_RESULT_r_lsb_mask                                       (0x0007F800)
#define HDMIPHY_REG_R_RESULT_r_koff_tst_mask                                  (0x000007E0)
#define HDMIPHY_REG_R_RESULT_r_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_R_RESULT_r_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_R_RESULT_r_msb(data)                                      (0x07F80000&((data)<<19))
#define HDMIPHY_REG_R_RESULT_r_lsb(data)                                      (0x0007F800&((data)<<11))
#define HDMIPHY_REG_R_RESULT_r_koff_tst(data)                                 (0x000007E0&((data)<<5))
#define HDMIPHY_REG_R_RESULT_get_r_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_R_RESULT_get_r_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_R_RESULT_get_r_msb(data)                                  ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_R_RESULT_get_r_lsb(data)                                  ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_R_RESULT_get_r_koff_tst(data)                             ((0x000007E0&(data))>>5)


#define HDMIPHY_REG_G_1_4                                                     0x18007b20
#define HDMIPHY_REG_G_1_4_reg_addr                                            "0xb8007b20"
#define HDMIPHY_REG_G_1_4_reg                                                 0xb8007b20
#define HDMIPHY_REG_G_1_4_inst_addr                                           "0x02C8"
#define HDMIPHY_REG_G_1_4_inst                                                0x02C8
#define HDMIPHY_REG_G_1_4_reg_g_4_shift                                       (24)
#define HDMIPHY_REG_G_1_4_reg_g_3_shift                                       (16)
#define HDMIPHY_REG_G_1_4_reg_g_2_shift                                       (8)
#define HDMIPHY_REG_G_1_4_reg_g_1_shift                                       (0)
#define HDMIPHY_REG_G_1_4_reg_g_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_G_1_4_reg_g_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_G_1_4_reg_g_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_G_1_4_reg_g_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_G_1_4_reg_g_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_1_4_reg_g_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_1_4_reg_g_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_1_4_reg_g_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_G_1_4_get_reg_g_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_1_4_get_reg_g_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_1_4_get_reg_g_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_1_4_get_reg_g_1(data)                                   (0x000000FF&(data))
#define G_KOFF_Stune (_BIT31)
#define G_KOFF_Fore_mode (_BIT29)
#define G_KOFF_BG_Range_mask (_BIT27|_BIT26)
#define G_KOFF_BG_Range(data)                                       (G_KOFF_BG_Range_mask&((data)<<26))
#define G_KOFF_FG_Range_mask (_BIT23|_BIT22)
#define G_KOFF_FG_Range(data)                                       (G_KOFF_FG_Range_mask&((data)<<22))
#define G_KOFF_FG_Manual_mode_mask                           (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define G_KOFF_FG_Manual(data)                                       (G_KOFF_FG_Manual_mode_mask&((data)<<16))
#define G_SELB_125U_110U            ( _BIT15)
#define G_RSW_SELB_LEQ_4th        ( _BIT14)
#define G_RSW_SELB_LEQ_1st        ( _BIT12)
#define G_EQ_OUTPUT_SHORT_DISABLE	(_BIT11)
#define G_EQ_back_koff_en  (_BIT10)
#define G_DFEPOW (_BIT9)
#define G_KOFF_EN (_BIT8)
#define G_SCHG0 (_BIT7)
#define G_SCHG1 (_BIT6)
#define G_SCHG2 (_BIT5)
#define G_EQ_FG_power (_BIT4)

#define HDMIPHY_REG_G_5_8                                                     0x18007b24
#define HDMIPHY_REG_G_5_8_reg_addr                                            "0xb8007b24"
#define HDMIPHY_REG_G_5_8_reg                                                 0xb8007b24
#define HDMIPHY_REG_G_5_8_inst_addr                                           "0x02C9"
#define HDMIPHY_REG_G_5_8_inst                                                0x02C9
#define HDMIPHY_REG_G_5_8_reg_g_8_shift                                       (24)
#define HDMIPHY_REG_G_5_8_reg_g_7_shift                                       (16)
#define HDMIPHY_REG_G_5_8_reg_g_6_shift                                       (8)
#define HDMIPHY_REG_G_5_8_reg_g_5_shift                                       (0)
#define HDMIPHY_REG_G_5_8_reg_g_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_G_5_8_reg_g_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_G_5_8_reg_g_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_G_5_8_reg_g_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_G_5_8_reg_g_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_5_8_reg_g_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_5_8_reg_g_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_5_8_reg_g_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_G_5_8_get_reg_g_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_5_8_get_reg_g_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_5_8_get_reg_g_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_5_8_get_reg_g_5(data)                                   (0x000000FF&(data))
#define G_CDR_Rate_mask	(_BIT31|_BIT30|_BIT29)
#define G_CDR_Rate(data)                                       (G_CDR_Rate_mask&((data)<<29))
#define G_EQ_bias_current_mask	(_BIT28|_BIT27|_BIT24)
#define G_EQ_bias_current(data)                                       (G_EQ_bias_current_mask&(((data)<<26)|((data)<<24)))
#define G_Rhase_Routator_Resistor	(_BIT26)
#define G_S_BIAS_DFE				(_BIT25)
#define G_EQ_HBR	(_BIT19|_BIT18|_BIT17|_BIT16)
#define HDMIPHY_REG_G_5_8_enbuffer3_mask					(0x00200000)
#define HDMIPHY_REG_G_5_8_enbuffer3(data)					(0x00200000&((data)<<21))
#define HDMIPHY_REG_G_5_8_get_enbuffer3(data)				((0x00200000&(data))>>21)
#define HDMIPHY_REG_G_5_8_bit22_mask					(0x00400000)
#define HDMIPHY_REG_G_5_8_bit22(data)					(0x00400000&((data)<<22))
#define HDMIPHY_REG_G_5_8_get_bit22(data)		((0x00400000&(data))>>22)
#define G_RL_SELB					(_BIT20)


#define HDMIPHY_REG_G_9_12                                                    0x18007b28
#define HDMIPHY_REG_G_9_12_reg_addr                                           "0xb8007b28"
#define HDMIPHY_REG_G_9_12_reg                                                0xb8007b28
#define HDMIPHY_REG_G_9_12_inst_addr                                          "0x02CA"
#define HDMIPHY_REG_G_9_12_inst                                               0x02CA
#define HDMIPHY_REG_G_9_12_reg_g_12_shift                                     (24)
#define HDMIPHY_REG_G_9_12_reg_g_11_shift                                     (16)
#define HDMIPHY_REG_G_9_12_reg_g_10_shift                                     (8)
#define HDMIPHY_REG_G_9_12_reg_g_9_shift                                      (0)
#define HDMIPHY_REG_G_9_12_reg_g_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_G_9_12_reg_g_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_G_9_12_reg_g_10_mask                                      (0x0000FF00)
#define HDMIPHY_REG_G_9_12_reg_g_9_mask                                       (0x000000FF)
#define HDMIPHY_REG_G_9_12_reg_g_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_9_12_reg_g_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_9_12_reg_g_10(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_9_12_reg_g_9(data)                                      (0x000000FF&(data))
#define HDMIPHY_REG_G_9_12_get_reg_g_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_9_12_get_reg_g_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_9_12_get_reg_g_10(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_9_12_get_reg_g_9(data)                                  (0x000000FF&(data))
#define G_divider_after_PR_mask	(_BIT28|_BIT27)
#define G_divider_after_PR(data)                                     (G_divider_after_PR_mask&((data)<<27))
#define G_InOff  (_BIT23)
#define G_Xtal_for_Koffset_enable	(_BIT22)
#define G_DFE_ADAPT_EN (_BIT7)
#define G_DFE_CMP_HSMODE (_BIT5)
#define G_DFE_TAPEN4321 (_BIT4|_BIT3|_BIT2|_BIT1)
#define G_DFE_TAPEN21 (_BIT2|_BIT1)
#define G_DFE_TAPEN1 (_BIT1)
#define HDMIPHY_REG_G_9_12_reg_G_CDR_SBIAS_MASK                          (_BIT20|_BIT19)
#define HDMIPHY_REG_G_9_12_reg_G_CDR_SBIAS_shift                            (19)
#define HDMIPHY_REG_G_9_12_tap0_bias_cur_mask				(0x00060000)
#define HDMIPHY_REG_G_9_12_tap0_bias_cur(data)				(0x00060000&((data)<<17))
#define HDMIPHY_REG_G_9_12_get_tap0_bias_cur(data)			((0x00060000&(data))>>17)


#define HDMIPHY_REG_G_RESULT                                                  0x18007b2c
#define HDMIPHY_REG_G_RESULT_reg_addr                                         "0xb8007b2c"
#define HDMIPHY_REG_G_RESULT_reg                                              0xb8007b2c
#define HDMIPHY_REG_G_RESULT_inst_addr                                        "0x02CB"
#define HDMIPHY_REG_G_RESULT_inst                                             0x02CB
#define HDMIPHY_REG_G_RESULT_g_koffok_shift                                   (28)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_shift                               (27)
#define HDMIPHY_REG_G_RESULT_g_msb_shift                                      (19)
#define HDMIPHY_REG_G_RESULT_g_lsb_shift                                      (11)
#define HDMIPHY_REG_G_RESULT_g_koff_tst_shift                                 (5)
#define HDMIPHY_REG_G_RESULT_g_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_G_RESULT_g_msb_mask                                       (0x07F80000)
#define HDMIPHY_REG_G_RESULT_g_lsb_mask                                       (0x0007F800)
#define HDMIPHY_REG_G_RESULT_g_koff_tst_mask                                  (0x000007E0)
#define HDMIPHY_REG_G_RESULT_g_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_G_RESULT_g_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_G_RESULT_g_msb(data)                                      (0x07F80000&((data)<<19))
#define HDMIPHY_REG_G_RESULT_g_lsb(data)                                      (0x0007F800&((data)<<11))
#define HDMIPHY_REG_G_RESULT_g_koff_tst(data)                                 (0x000007E0&((data)<<5))
#define HDMIPHY_REG_G_RESULT_get_g_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_G_RESULT_get_g_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_G_RESULT_get_g_msb(data)                                  ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_G_RESULT_get_g_lsb(data)                                  ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_G_RESULT_get_g_koff_tst(data)                             ((0x000007E0&(data))>>5)


#define HDMIPHY_REG_B_1_4                                                     0x18007b30
#define HDMIPHY_REG_B_1_4_reg_addr                                            "0xb8007b30"
#define HDMIPHY_REG_B_1_4_reg                                                 0xb8007b30
#define HDMIPHY_REG_B_1_4_inst_addr                                           "0x02CC"
#define HDMIPHY_REG_B_1_4_inst                                                0x02CC
#define HDMIPHY_REG_B_1_4_reg_b_4_shift                                       (24)
#define HDMIPHY_REG_B_1_4_reg_b_3_shift                                       (16)
#define HDMIPHY_REG_B_1_4_reg_b_2_shift                                       (8)
#define HDMIPHY_REG_B_1_4_reg_b_1_shift                                       (0)
#define HDMIPHY_REG_B_1_4_reg_b_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_B_1_4_reg_b_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_B_1_4_reg_b_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_B_1_4_reg_b_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_B_1_4_reg_b_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_1_4_reg_b_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_1_4_reg_b_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_1_4_reg_b_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_B_1_4_get_reg_b_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_1_4_get_reg_b_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_1_4_get_reg_b_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_1_4_get_reg_b_1(data)                                   (0x000000FF&(data))
#define B_KOFF_Stune (_BIT31)
#define B_KOFF_Fore_mode (_BIT29)
#define B_KOFF_BG_Range_mask (_BIT27|_BIT26)
#define B_KOFF_BG_Range(data)                                       (B_KOFF_BG_Range_mask&((data)<<26))
#define B_KOFF_FG_Range_mask (_BIT23|_BIT22)
#define B_KOFF_FG_Range(data)                                       (B_KOFF_FG_Range_mask&((data)<<22))
#define B_KOFF_FG_Manual_mode_mask                            (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define B_KOFF_FG_Manual(data)                                       (B_KOFF_FG_Manual_mode_mask&((data)<<16))
#define B_SELB_125U_110U            ( _BIT15)
#define B_RSW_SELB_LEQ_4th        ( _BIT14)
#define B_RSW_SELB_LEQ_1st        ( _BIT12)
#define B_EQ_OUTPUT_SHORT_DISABLE	(_BIT11)
#define B_EQ_back_koff_en    (_BIT10)
#define B_DFEPOW (_BIT9)
#define B_KOFF_EN (_BIT8)
#define B_SCHB0 (_BIT7)
#define B_SCHB1 (_BIT6)
#define B_SCHB2 (_BIT5)
#define B_EQ_FG_power (_BIT4)


#define HDMIPHY_REG_B_5_8                                                     0x18007b34
#define HDMIPHY_REG_B_5_8_reg_addr                                            "0xb8007b34"
#define HDMIPHY_REG_B_5_8_reg                                                 0xb8007b34
#define HDMIPHY_REG_B_5_8_inst_addr                                           "0x02CD"
#define HDMIPHY_REG_B_5_8_inst                                                0x02CD
#define HDMIPHY_REG_B_5_8_reg_b_8_shift                                       (24)
#define HDMIPHY_REG_B_5_8_reg_b_7_shift                                       (16)
#define HDMIPHY_REG_B_5_8_reg_b_6_shift                                       (8)
#define HDMIPHY_REG_B_5_8_reg_b_5_shift                                       (0)
#define HDMIPHY_REG_B_5_8_reg_b_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_B_5_8_reg_b_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_B_5_8_reg_b_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_B_5_8_reg_b_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_B_5_8_reg_b_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_5_8_reg_b_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_5_8_reg_b_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_5_8_reg_b_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_B_5_8_get_reg_b_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_5_8_get_reg_b_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_5_8_get_reg_b_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_5_8_get_reg_b_5(data)                                   (0x000000FF&(data))
#define B_CDR_Rate_mask	(_BIT31|_BIT30|_BIT29)
#define B_CDR_Rate(data)                                       (B_CDR_Rate_mask&((data)<<29))
#define B_EQ_bias_current_mask	(_BIT28|_BIT27|_BIT24)
#define B_EQ_bias_current(data)                                       (B_EQ_bias_current_mask&(((data)<<26)|((data)<<24)))
#define B_Rhase_Routator_Resistor	(_BIT26)
#define B_S_BIAS_DFE				(_BIT25)
#define B_EQ_HBR	(_BIT19|_BIT18|_BIT17|_BIT16)
#define HDMIPHY_REG_B_5_8_enbuffer3_mask					(0x00200000)
#define HDMIPHY_REG_B_5_8_enbuffer3(data)					(0x00200000&((data)<<21))
#define HDMIPHY_REG_B_5_8_get_enbuffer3(data)				((0x00200000&(data))>>21)
#define HDMIPHY_REG_B_5_8_bit22_mask					(0x00400000)
#define HDMIPHY_REG_B_5_8_bit22(data)					(0x00400000&((data)<<22))
#define HDMIPHY_REG_B_5_8_get_bit22(data)		((0x00400000&(data))>>22)
#define B_RL_SELB					(_BIT20)

#define HDMIPHY_REG_B_9_12                                                    0x18007b38
#define HDMIPHY_REG_B_9_12_reg_addr                                           "0xb8007b38"
#define HDMIPHY_REG_B_9_12_reg                                                0xb8007b38
#define HDMIPHY_REG_B_9_12_inst_addr                                          "0x02CE"
#define HDMIPHY_REG_B_9_12_inst                                               0x02CE
#define HDMIPHY_REG_B_9_12_reg_b_12_shift                                     (24)
#define HDMIPHY_REG_B_9_12_reg_b_11_shift                                     (16)
#define HDMIPHY_REG_B_9_12_reg_b_10_shift                                     (8)
#define HDMIPHY_REG_B_9_12_reg_b_9_shift                                      (0)
#define HDMIPHY_REG_B_9_12_reg_b_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_B_9_12_reg_b_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_B_9_12_reg_b_10_mask                                      (0x0000FF00)
#define HDMIPHY_REG_B_9_12_reg_b_9_mask                                       (0x000000FF)
#define HDMIPHY_REG_B_9_12_reg_b_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_9_12_reg_b_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_9_12_reg_b_10(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_9_12_reg_b_9(data)                                      (0x000000FF&(data))
#define HDMIPHY_REG_B_9_12_get_reg_b_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_9_12_get_reg_b_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_9_12_get_reg_b_10(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_9_12_get_reg_b_9(data)                                  (0x000000FF&(data))
#define B_divider_after_PR_mask	(_BIT28|_BIT27)
#define B_divider_after_PR(data)                                     (B_divider_after_PR_mask&((data)<<27))
#define B_InOff  (_BIT23)
#define B_Xtal_for_Koffset_enable	(_BIT22)
#define B_DFE_ADAPT_EN (_BIT7)
#define B_DFE_CMP_HSMODE (_BIT5)
#define B_DFE_TAPEN4321 (_BIT4|_BIT3|_BIT2|_BIT1)
#define B_DFE_TAPEN21 (_BIT2|_BIT1)
#define B_DFE_TAPEN1 (_BIT1)
#define HDMIPHY_REG_B_9_12_reg_B_CDR_SBIAS_MASK                          (_BIT20|_BIT19)
#define HDMIPHY_REG_B_9_12_reg_B_CDR_SBIAS_shift                            (19)
#define HDMIPHY_REG_B_9_12_tap0_bias_cur_mask				(0x00060000)
#define HDMIPHY_REG_B_9_12_tap0_bias_cur(data)				(0x00060000&((data)<<17))
#define HDMIPHY_REG_B_9_12_get_tap0_bias_cur(data)			((0x00060000&(data))>>17)

#define HDMIPHY_REG_B_RESULT                                                  0x18007b3c
#define HDMIPHY_REG_B_RESULT_reg_addr                                         "0xb8007b3c"
#define HDMIPHY_REG_B_RESULT_reg                                              0xb8007b3c
#define HDMIPHY_REG_B_RESULT_inst_addr                                        "0x02CF"
#define HDMIPHY_REG_B_RESULT_inst                                             0x02CF
#define HDMIPHY_REG_B_RESULT_b_koffok_shift                                   (28)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_shift                               (27)
#define HDMIPHY_REG_B_RESULT_b_msb_shift                                      (19)
#define HDMIPHY_REG_B_RESULT_b_lsb_shift                                      (11)
#define HDMIPHY_REG_B_RESULT_b_koff_tst_shift                                 (5)
#define HDMIPHY_REG_B_RESULT_b_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_B_RESULT_b_msb_mask                                       (0x07F80000)
#define HDMIPHY_REG_B_RESULT_b_lsb_mask                                       (0x0007F800)
#define HDMIPHY_REG_B_RESULT_b_koff_tst_mask                                  (0x000007E0)
#define HDMIPHY_REG_B_RESULT_b_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_B_RESULT_b_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_B_RESULT_b_msb(data)                                      (0x07F80000&((data)<<19))
#define HDMIPHY_REG_B_RESULT_b_lsb(data)                                      (0x0007F800&((data)<<11))
#define HDMIPHY_REG_B_RESULT_b_koff_tst(data)                                 (0x000007E0&((data)<<5))
#define HDMIPHY_REG_B_RESULT_get_b_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_B_RESULT_get_b_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_B_RESULT_get_b_msb(data)                                  ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_B_RESULT_get_b_lsb(data)                                  ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_B_RESULT_get_b_koff_tst(data)                             ((0x000007E0&(data))>>5)


#define HDMIPHY_REG_BANDGAP_Z0                                                0x18007b40
#define HDMIPHY_REG_BANDGAP_Z0_reg_addr                                       "0xb8007b40"
#define HDMIPHY_REG_BANDGAP_Z0_reg                                            0xb8007b40
#define HDMIPHY_REG_BANDGAP_Z0_inst_addr                                      "0x02D0"
#define HDMIPHY_REG_BANDGAP_Z0_inst                                           0x02D0
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_envbgup_shift                           (31)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbgloop2_shift                          (28)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg2_shift                              (26)
#define HDMIPHY_REG_BANDGAP_Z0_bgpow_shift                                    (25)
#define HDMIPHY_REG_BANDGAP_Z0_sbg_shift                                      (23)
#define HDMIPHY_REG_BANDGAP_Z0_z0pow_shift                                    (22)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg_shift                               (19)
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0_shift                                 (18)
#define HDMIPHY_REG_BANDGAP_Z0_z0tune_shift                                   (17)
#define HDMIPHY_REG_BANDGAP_Z0_spad_shift                                     (16)
#define HDMIPHY_REG_BANDGAP_Z0_stst_shift                                     (12)
#define HDMIPHY_REG_BANDGAP_Z0_hspow_shift                                    (11)
#define HDMIPHY_REG_BANDGAP_Z0_z0_res_shift                                   (6)
#define HDMIPHY_REG_BANDGAP_Z0_z0tst_shift                                    (2)
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok_shift                                    (1)
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound_shift                                 (0)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_envbgup_mask                            (0x80000000)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbgloop2_mask                           (0x70000000)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg2_mask                               (0x0C000000)
#define HDMIPHY_REG_BANDGAP_Z0_bgpow_mask                                     (0x02000000)
#define HDMIPHY_REG_BANDGAP_Z0_sbg_mask                                       (0x01800000)
#define HDMIPHY_REG_BANDGAP_Z0_z0pow_mask                                     (0x00400000)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg_mask                                (0x00380000)
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0_mask                                  (0x00040000)
#define HDMIPHY_REG_BANDGAP_Z0_z0tune_mask                                    (0x00020000)
#define HDMIPHY_REG_BANDGAP_Z0_spad_mask                                      (0x00010000)
#define HDMIPHY_REG_BANDGAP_Z0_stst_mask                                      (0x0000F000)
#define HDMIPHY_REG_BANDGAP_Z0_hspow_mask                                     (0x00000800)
#define HDMIPHY_REG_BANDGAP_Z0_z0_res_mask                                    (0x000007C0)
#define HDMIPHY_REG_BANDGAP_Z0_z0tst_mask                                     (0x0000003C)
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok_mask                                     (0x00000002)
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound_mask                                  (0x00000001)
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_envbgup(data)                           (0x80000000&((data)<<31))
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbgloop2(data)                          (0x70000000&((data)<<28))
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg2(data)                              (0x0C000000&((data)<<26))
#define HDMIPHY_REG_BANDGAP_Z0_bgpow(data)                                    (0x02000000&((data)<<25))
#define HDMIPHY_REG_BANDGAP_Z0_sbg(data)                                      (0x01800000&((data)<<23))
#define HDMIPHY_REG_BANDGAP_Z0_z0pow(data)                                    (0x00400000&((data)<<22))
#define HDMIPHY_REG_BANDGAP_Z0_reg_bg_rbg(data)                               (0x00380000&((data)<<19))
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0(data)                                 (0x00040000&((data)<<18))
#define HDMIPHY_REG_BANDGAP_Z0_z0tune(data)                                   (0x00020000&((data)<<17))
#define HDMIPHY_REG_BANDGAP_Z0_spad(data)                                     (0x00010000&((data)<<16))
#define HDMIPHY_REG_BANDGAP_Z0_stst(data)                                     (0x0000F000&((data)<<12))
#define HDMIPHY_REG_BANDGAP_Z0_hspow(data)                                    (0x00000800&((data)<<11))
#define HDMIPHY_REG_BANDGAP_Z0_z0_res(data)                                   (0x000007C0&((data)<<6))
#define HDMIPHY_REG_BANDGAP_Z0_z0tst(data)                                    (0x0000003C&((data)<<2))
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok(data)                                    (0x00000002&((data)<<1))
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound(data)                                 (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_get_reg_bg_envbgup(data)                       ((0x80000000&(data))>>31)
#define HDMIPHY_REG_BANDGAP_Z0_get_reg_bg_rbgloop2(data)                      ((0x70000000&(data))>>28)
#define HDMIPHY_REG_BANDGAP_Z0_get_reg_bg_rbg2(data)                          ((0x0C000000&(data))>>26)
#define HDMIPHY_REG_BANDGAP_Z0_get_bgpow(data)                                ((0x02000000&(data))>>25)
#define HDMIPHY_REG_BANDGAP_Z0_get_sbg(data)                                  ((0x01800000&(data))>>23)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0pow(data)                                ((0x00400000&(data))>>22)
#define HDMIPHY_REG_BANDGAP_Z0_get_reg_bg_rbg(data)                           ((0x00380000&(data))>>19)
#define HDMIPHY_REG_BANDGAP_Z0_get_entst_z0(data)                             ((0x00040000&(data))>>18)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0tune(data)                               ((0x00020000&(data))>>17)
#define HDMIPHY_REG_BANDGAP_Z0_get_spad(data)                                 ((0x00010000&(data))>>16)
#define HDMIPHY_REG_BANDGAP_Z0_get_stst(data)                                 ((0x0000F000&(data))>>12)
#define HDMIPHY_REG_BANDGAP_Z0_get_hspow(data)                                ((0x00000800&(data))>>11)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_res(data)                               ((0x000007C0&(data))>>6)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0tst(data)                                ((0x0000003C&(data))>>2)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_ok(data)                                ((0x00000002&(data))>>1)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_bound(data)                             (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_sbg_Voltag_1                                      (0<<24) // sirius removed

#define HDMIPHY_REG_PHY_CTL                                                   0x18007b44
#define HDMIPHY_REG_PHY_CTL_reg_addr                                          "0xb8007b44"
#define HDMIPHY_REG_PHY_CTL_reg                                               0xb8007b44
#define HDMIPHY_REG_PHY_CTL_inst_addr                                         "0x02D1"
#define HDMIPHY_REG_PHY_CTL_inst                                              0x02D1
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_31_shift                            (31)
#define HDMIPHY_REG_PHY_CTL_dfe_rstn_n_shift                                  (30)
#define HDMIPHY_REG_PHY_CTL_b_dig_cdr_rstb_shift                              (29)
#define HDMIPHY_REG_PHY_CTL_b_dig_rstb_shift                                  (28)
#define HDMIPHY_REG_PHY_CTL_g_dig_cdr_rstb_shift                              (27)
#define HDMIPHY_REG_PHY_CTL_g_dig_rstb_shift                                  (26)
#define HDMIPHY_REG_PHY_CTL_r_dig_cdr_rstb_shift                              (25)
#define HDMIPHY_REG_PHY_CTL_r_dig_rstb_shift                                  (24)
#define HDMIPHY_REG_PHY_CTL_ck_dig_rstb_shift                                 (23)
#define HDMIPHY_REG_PHY_CTL_ck_vcorstb_shift                                  (22)
#define HDMIPHY_REG_PHY_CTL_ck_pllrstb_shift                                  (21)
#define HDMIPHY_REG_PHY_CTL_ck_md_rstb_shift                                  (20)
#define HDMIPHY_REG_PHY_CTL_ldo_ref_shift                                     (16)
#define HDMIPHY_REG_PHY_CTL_reg_top_in_shift                                  (8)
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_7_6_shift                           (6)
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp_shift                                   (5)
#define HDMIPHY_REG_PHY_CTL_reg_ckdet_shift                                   (2)
#define HDMIPHY_REG_PHY_CTL_reg_cklatch_shift                                 (1)
#define HDMIPHY_REG_PHY_CTL_debug_select_shift                                (0)
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_31_mask                             (0x80000000)
#define HDMIPHY_REG_PHY_CTL_dfe_rstn_n_mask                                   (0x40000000)
#define HDMIPHY_REG_PHY_CTL_b_dig_cdr_rstb_mask                               (0x20000000)
#define HDMIPHY_REG_PHY_CTL_b_dig_rstb_mask                                   (0x10000000)
#define HDMIPHY_REG_PHY_CTL_g_dig_cdr_rstb_mask                               (0x08000000)
#define HDMIPHY_REG_PHY_CTL_g_dig_rstb_mask                                   (0x04000000)
#define HDMIPHY_REG_PHY_CTL_r_dig_cdr_rstb_mask                               (0x02000000)
#define HDMIPHY_REG_PHY_CTL_r_dig_rstb_mask                                   (0x01000000)
#define HDMIPHY_REG_PHY_CTL_ck_dig_rstb_mask                                  (0x00800000)
#define HDMIPHY_REG_PHY_CTL_ck_vcorstb_mask                                   (0x00400000)
#define HDMIPHY_REG_PHY_CTL_ck_pllrstb_mask                                   (0x00200000)
#define HDMIPHY_REG_PHY_CTL_ck_md_rstb_mask                                   (0x00100000)
#define HDMIPHY_REG_PHY_CTL_ldo_ref_mask                                      (0x00070000)
#define HDMIPHY_REG_PHY_CTL_reg_top_in_mask                                   (0x0000FF00)
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_7_6_mask                            (0x000000C0)
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp_mask                                    (0x00000020)
#define HDMIPHY_REG_PHY_CTL_reg_ckdet_mask                                    (0x0000001C)
#define HDMIPHY_REG_PHY_CTL_reg_cklatch_mask                                  (0x00000002)
#define HDMIPHY_REG_PHY_CTL_debug_select_mask                                 (0x00000001)
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_31(data)                            (0x80000000&((data)<<31))
#define HDMIPHY_REG_PHY_CTL_dfe_rstn_n(data)                                  (0x40000000&((data)<<30))
#define HDMIPHY_REG_PHY_CTL_b_dig_cdr_rstb(data)                              (0x20000000&((data)<<29))
#define HDMIPHY_REG_PHY_CTL_b_dig_rstb(data)                                  (0x10000000&((data)<<28))
#define HDMIPHY_REG_PHY_CTL_g_dig_cdr_rstb(data)                              (0x08000000&((data)<<27))
#define HDMIPHY_REG_PHY_CTL_g_dig_rstb(data)                                  (0x04000000&((data)<<26))
#define HDMIPHY_REG_PHY_CTL_r_dig_cdr_rstb(data)                              (0x02000000&((data)<<25))
#define HDMIPHY_REG_PHY_CTL_r_dig_rstb(data)                                  (0x01000000&((data)<<24))
#define HDMIPHY_REG_PHY_CTL_ck_dig_rstb(data)                                 (0x00800000&((data)<<23))
#define HDMIPHY_REG_PHY_CTL_ck_vcorstb(data)                                  (0x00400000&((data)<<22))
#define HDMIPHY_REG_PHY_CTL_ck_pllrstb(data)                                  (0x00200000&((data)<<21))
#define HDMIPHY_REG_PHY_CTL_ck_md_rstb(data)                                  (0x00100000&((data)<<20))
#define HDMIPHY_REG_PHY_CTL_ldo_ref(data)                                     (0x00070000&((data)<<16))
#define HDMIPHY_REG_PHY_CTL_reg_top_in(data)                                  (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_PHY_CTL_dummy18007b44_7_6(data)                           (0x000000C0&((data)<<6))
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp(data)                                   (0x00000020&((data)<<5))
#define HDMIPHY_REG_PHY_CTL_reg_ckdet(data)                                   (0x0000001C&((data)<<2))
#define HDMIPHY_REG_PHY_CTL_reg_cklatch(data)                                 (0x00000002&((data)<<1))
#define HDMIPHY_REG_PHY_CTL_debug_select(data)                                (0x00000001&(data))
#define HDMIPHY_REG_PHY_CTL_get_dummy18007b44_31(data)                        ((0x80000000&(data))>>31)
#define HDMIPHY_REG_PHY_CTL_get_dfe_rstn_n(data)                              ((0x40000000&(data))>>30)
#define HDMIPHY_REG_PHY_CTL_get_b_dig_cdr_rstb(data)                          ((0x20000000&(data))>>29)
#define HDMIPHY_REG_PHY_CTL_get_b_dig_rstb(data)                              ((0x10000000&(data))>>28)
#define HDMIPHY_REG_PHY_CTL_get_g_dig_cdr_rstb(data)                          ((0x08000000&(data))>>27)
#define HDMIPHY_REG_PHY_CTL_get_g_dig_rstb(data)                              ((0x04000000&(data))>>26)
#define HDMIPHY_REG_PHY_CTL_get_r_dig_cdr_rstb(data)                          ((0x02000000&(data))>>25)
#define HDMIPHY_REG_PHY_CTL_get_r_dig_rstb(data)                              ((0x01000000&(data))>>24)
#define HDMIPHY_REG_PHY_CTL_get_ck_dig_rstb(data)                             ((0x00800000&(data))>>23)
#define HDMIPHY_REG_PHY_CTL_get_ck_vcorstb(data)                              ((0x00400000&(data))>>22)
#define HDMIPHY_REG_PHY_CTL_get_ck_pllrstb(data)                              ((0x00200000&(data))>>21)
#define HDMIPHY_REG_PHY_CTL_get_ck_md_rstb(data)                              ((0x00100000&(data))>>20)
#define HDMIPHY_REG_PHY_CTL_get_ldo_ref(data)                                 ((0x00070000&(data))>>16)
#define HDMIPHY_REG_PHY_CTL_get_reg_top_in(data)                              ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_PHY_CTL_get_dummy18007b44_7_6(data)                       ((0x000000C0&(data))>>6)
#define HDMIPHY_REG_PHY_CTL_get_reg_ckcmp(data)                               ((0x00000020&(data))>>5)
#define HDMIPHY_REG_PHY_CTL_get_reg_ckdet(data)                               ((0x0000001C&(data))>>2)
#define HDMIPHY_REG_PHY_CTL_get_reg_cklatch(data)                             ((0x00000002&(data))>>1)
#define HDMIPHY_REG_PHY_CTL_get_debug_select(data)                            (0x00000001&(data))
#define HDMIPHY_REG_PHY_CTL_CK_P0_ON                                                    (1<<4)
#define HDMIPHY_REG_PHY_CTL_CK_P1_ON                                                    (1<<3)
#define HDMIPHY_REG_PHY_CTL_CK_P2_ON                                                    (1<<2)
#define RBG_mask (_BIT11|_BIT10|_BIT9)
#define RBG(data) (RBG_mask&((data)<<9))
#define LDO_enable (_BIT8)

#define HDMIPHY_REG_RGB_KOFF_SEL                                              0x18007b48
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_addr                                     "0xb8007b48"
#define HDMIPHY_REG_RGB_KOFF_SEL_reg                                          0xb8007b48
#define HDMIPHY_REG_RGB_KOFF_SEL_inst_addr                                    "0x02D2"
#define HDMIPHY_REG_RGB_KOFF_SEL_inst                                         0x02D2
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out_shift                            (24)
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel_shift                             (16)
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel_shift                             (8)
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel_shift                             (0)
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out_mask                             (0xFF000000)
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel_mask                              (0x001F0000)
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel_mask                              (0x00001F00)
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel_mask                              (0x0000001F)
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out(data)                            (0xFF000000&((data)<<24))
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel(data)                             (0x001F0000&((data)<<16))
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel(data)                             (0x00001F00&((data)<<8))
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel(data)                             (0x0000001F&(data))
#define HDMIPHY_REG_RGB_KOFF_SEL_get_reg_top_out(data)                        ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_r_koff_sel(data)                         ((0x001F0000&(data))>>16)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_g_koff_sel(data)                         ((0x00001F00&(data))>>8)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_b_koff_sel(data)                         (0x0000001F&(data))


#define HDMIPHY_REG_BANDGAP_Z0_CTRL                                           0x18007b4c
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_reg_addr                                  "0xb8007b4c"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_reg                                       0xb8007b4c
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_inst_addr                                 "0x02D3"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_inst                                      0x02D3
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0_shift                              (16)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1_shift                              (8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2_shift                              (0)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0_mask                               (0x001F0000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1_mask                               (0x00001F00)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2_mask                               (0x0000001F)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0(data)                              (0x001F0000&((data)<<16))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1(data)                              (0x00001F00&((data)<<8))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2(data)                              (0x0000001F&(data))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_0(data)                          ((0x001F0000&(data))>>16)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_1(data)                          ((0x00001F00&(data))>>8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_2(data)                          (0x0000001F&(data))


#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2                                         0x18007b50
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_addr                                "0xb8007b50"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg                                     0xb8007b50
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_inst_addr                               "0x02D4"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_inst                                    0x02D4
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_z0_ibxadj_shift                     (20)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow_shift                      (16)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow_shift                       (12)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow_shift                       (8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow_shift                       (4)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_0_shift                           (2)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_1_shift                           (1)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_2_shift                           (0)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_z0_ibxadj_mask                      (0x00300000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow_mask                       (0x00070000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow_mask                        (0x00007000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow_mask                        (0x00000700)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow_mask                        (0x00000070)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_0_mask                            (0x00000004)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_1_mask                            (0x00000002)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_2_mask                            (0x00000001)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_z0_ibxadj(data)                     (0x00300000&((data)<<20))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow(data)                      (0x00070000&((data)<<16))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow(data)                       (0x00007000&((data)<<12))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow(data)                       (0x00000700&((data)<<8))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow(data)                       (0x00000070&((data)<<4))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_0(data)                           (0x00000004&((data)<<2))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_1(data)                           (0x00000002&((data)<<1))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_z0pow_2(data)                           (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_reg_z0_ibxadj(data)                 ((0x00300000&(data))>>20)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_reg_ck_z0pow(data)                  ((0x00070000&(data))>>16)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_reg_b_z0pow(data)                   ((0x00007000&(data))>>12)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_reg_g_z0pow(data)                   ((0x00000700&(data))>>8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_reg_r_z0pow(data)                   ((0x00000070&(data))>>4)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_z0pow_0(data)                       ((0x00000004&(data))>>2)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_z0pow_1(data)                       ((0x00000002&(data))>>1)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_get_z0pow_2(data)                       (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow_2_mask                       (0x00040000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow_1_mask                       (0x00020000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_ck_z0pow_0_mask                       (0x00010000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow_2_mask                        (0x00004000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow_1_mask                        (0x00002000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_b_z0pow_0_mask                        (0x00001000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow_2_mask                        (0x00000400)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow_1_mask                        (0x00000200)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_g_z0pow_0_mask                        (0x00000100)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow_2_mask                        (0x00000040)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow_1_mask                        (0x00000020)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_2_reg_r_z0pow_0_mask                        (0x00000010)




#define HDMIPHY_REG_B_13                                                      0x18007b54
#define HDMIPHY_REG_B_13_reg_addr                                             "0xb8007b54"
#define HDMIPHY_REG_B_13_reg                                                  0xb8007b54
#define HDMIPHY_REG_B_13_inst_addr                                            "0x02D5"
#define HDMIPHY_REG_B_13_inst                                                 0x02D5
#define HDMIPHY_REG_B_13_reg_b_13_shift                                       (0)
#define HDMIPHY_REG_B_13_reg_b_13_mask                                        (0x000000FF)
#define HDMIPHY_REG_B_13_reg_b_13(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_B_13_get_reg_b_13(data)                                   (0x000000FF&(data))


#define HDMIPHY_REG_B_14_15                                                   0x18007b58
#define HDMIPHY_REG_B_14_15_reg_addr                                          "0xb8007b58"
#define HDMIPHY_REG_B_14_15_reg                                               0xb8007b58
#define HDMIPHY_REG_B_14_15_inst_addr                                         "0x02D6"
#define HDMIPHY_REG_B_14_15_inst                                              0x02D6
#define HDMIPHY_REG_B_14_15_reg_b_15_shift                                    (8)
#define HDMIPHY_REG_B_14_15_reg_b_14_shift                                    (0)
#define HDMIPHY_REG_B_14_15_reg_b_15_mask                                     (0x0000FF00)
#define HDMIPHY_REG_B_14_15_reg_b_14_mask                                     (0x000000FF)
#define HDMIPHY_REG_B_14_15_reg_b_15(data)                                    (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_14_15_reg_b_14(data)                                    (0x000000FF&(data))
#define HDMIPHY_REG_B_14_15_get_reg_b_15(data)                                ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_14_15_get_reg_b_14(data)                                (0x000000FF&(data))


#define HDMIPHY_REG_G_13                                                      0x18007b5c
#define HDMIPHY_REG_G_13_reg_addr                                             "0xb8007b5c"
#define HDMIPHY_REG_G_13_reg                                                  0xb8007b5c
#define HDMIPHY_REG_G_13_inst_addr                                            "0x02D7"
#define HDMIPHY_REG_G_13_inst                                                 0x02D7
#define HDMIPHY_REG_G_13_reg_g_13_shift                                       (0)
#define HDMIPHY_REG_G_13_reg_g_13_mask                                        (0x000000FF)
#define HDMIPHY_REG_G_13_reg_g_13(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_G_13_get_reg_g_13(data)                                   (0x000000FF&(data))


#define HDMIPHY_REG_G_14_15                                                   0x18007b60
#define HDMIPHY_REG_G_14_15_reg_addr                                          "0xb8007b60"
#define HDMIPHY_REG_G_14_15_reg                                               0xb8007b60
#define HDMIPHY_REG_G_14_15_inst_addr                                         "0x02D8"
#define HDMIPHY_REG_G_14_15_inst                                              0x02D8
#define HDMIPHY_REG_G_14_15_reg_g_15_shift                                    (8)
#define HDMIPHY_REG_G_14_15_reg_g_14_shift                                    (0)
#define HDMIPHY_REG_G_14_15_reg_g_15_mask                                     (0x0000FF00)
#define HDMIPHY_REG_G_14_15_reg_g_14_mask                                     (0x000000FF)
#define HDMIPHY_REG_G_14_15_reg_g_15(data)                                    (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_14_15_reg_g_14(data)                                    (0x000000FF&(data))
#define HDMIPHY_REG_G_14_15_get_reg_g_15(data)                                ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_14_15_get_reg_g_14(data)                                (0x000000FF&(data))


#define HDMIPHY_REG_R_13                                                      0x18007b64
#define HDMIPHY_REG_R_13_reg_addr                                             "0xb8007b64"
#define HDMIPHY_REG_R_13_reg                                                  0xb8007b64
#define HDMIPHY_REG_R_13_inst_addr                                            "0x02D9"
#define HDMIPHY_REG_R_13_inst                                                 0x02D9
#define HDMIPHY_REG_R_13_reg_r_13_shift                                       (0)
#define HDMIPHY_REG_R_13_reg_r_13_mask                                        (0x000000FF)
#define HDMIPHY_REG_R_13_reg_r_13(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_R_13_get_reg_r_13(data)                                   (0x000000FF&(data))


#define HDMIPHY_REG_R_14_15                                                   0x18007b68
#define HDMIPHY_REG_R_14_15_reg_addr                                          "0xb8007b68"
#define HDMIPHY_REG_R_14_15_reg                                               0xb8007b68
#define HDMIPHY_REG_R_14_15_inst_addr                                         "0x02DA"
#define HDMIPHY_REG_R_14_15_inst                                              0x02DA
#define HDMIPHY_REG_R_14_15_reg_r_15_shift                                    (8)
#define HDMIPHY_REG_R_14_15_reg_r_14_shift                                    (0)
#define HDMIPHY_REG_R_14_15_reg_r_15_mask                                     (0x0000FF00)
#define HDMIPHY_REG_R_14_15_reg_r_14_mask                                     (0x000000FF)
#define HDMIPHY_REG_R_14_15_reg_r_15(data)                                    (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_14_15_reg_r_14(data)                                    (0x000000FF&(data))
#define HDMIPHY_REG_R_14_15_get_reg_r_15(data)                                ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_14_15_get_reg_r_14(data)                                (0x000000FF&(data))


#define HDMIPHY_DPLL_CTRL                                                     0x18007b6c
#define HDMIPHY_DPLL_CTRL_reg_addr                                            "0xb8007b6c"
#define HDMIPHY_DPLL_CTRL_reg                                                 0xb8007b6c
#define HDMIPHY_DPLL_CTRL_inst_addr                                           "0x02DB"
#define HDMIPHY_DPLL_CTRL_inst                                                0x02DB
#define HDMIPHY_DPLL_CTRL_reg_dpll_pow_shift                                  (3)
#define HDMIPHY_DPLL_CTRL_reg_dpll_ldosel_shift                               (1)
#define HDMIPHY_DPLL_CTRL_pow_ldo_shift                                       (0)
#define HDMIPHY_DPLL_CTRL_reg_dpll_pow_mask                                   (0x00000008)
#define HDMIPHY_DPLL_CTRL_reg_dpll_ldosel_mask                                (0x00000006)
#define HDMIPHY_DPLL_CTRL_pow_ldo_mask                                        (0x00000001)
#define HDMIPHY_DPLL_CTRL_reg_dpll_pow(data)                                  (0x00000008&((data)<<3))
#define HDMIPHY_DPLL_CTRL_reg_dpll_ldosel(data)                               (0x00000006&((data)<<1))
#define HDMIPHY_DPLL_CTRL_pow_ldo(data)                                       (0x00000001&(data))
#define HDMIPHY_DPLL_CTRL_get_reg_dpll_pow(data)                              ((0x00000008&(data))>>3)
#define HDMIPHY_DPLL_CTRL_get_reg_dpll_ldosel(data)                           ((0x00000006&(data))>>1)
#define HDMIPHY_DPLL_CTRL_get_pow_ldo(data)                                   (0x00000001&(data))


#define HDMIPHY_TEST_CTRL                                                     0x18007b70
#define HDMIPHY_TEST_CTRL_reg_addr                                            "0xb8007b70"
#define HDMIPHY_TEST_CTRL_reg                                                 0xb8007b70
#define HDMIPHY_TEST_CTRL_inst_addr                                           "0x02DC"
#define HDMIPHY_TEST_CTRL_inst                                                0x02DC
#define HDMIPHY_TEST_CTRL_reg_testout_sel_shift                               (0)
#define HDMIPHY_TEST_CTRL_reg_testout_sel_mask                                (0x00000003)
#define HDMIPHY_TEST_CTRL_reg_testout_sel(data)                               (0x00000003&(data))
#define HDMIPHY_TEST_CTRL_get_reg_testout_sel(data)                           (0x00000003&(data))


#define HDMIPHY_ANALOG_CDR_CTRL1                                              0x18007b74
#define HDMIPHY_ANALOG_CDR_CTRL1_reg_addr                                     "0xb8007b74"
#define HDMIPHY_ANALOG_CDR_CTRL1_reg                                          0xb8007b74
#define HDMIPHY_ANALOG_CDR_CTRL1_inst_addr                                    "0x02DD"
#define HDMIPHY_ANALOG_CDR_CTRL1_inst                                         0x02DD
#define HDMIPHY_ANALOG_CDR_CTRL1_reg_gdi_1_shift                              (0)
#define HDMIPHY_ANALOG_CDR_CTRL1_reg_gdi_1_mask                               (0xFFFFFFFF)
#define HDMIPHY_ANALOG_CDR_CTRL1_reg_gdi_1(data)                              (0xFFFFFFFF&(data))
#define HDMIPHY_ANALOG_CDR_CTRL1_get_reg_gdi_1(data)                          (0xFFFFFFFF&(data))


#define HDMIPHY_ANALOG_CDR_CTRL2                                              0x18007b78
#define HDMIPHY_ANALOG_CDR_CTRL2_reg_addr                                     "0xb8007b78"
#define HDMIPHY_ANALOG_CDR_CTRL2_reg                                          0xb8007b78
#define HDMIPHY_ANALOG_CDR_CTRL2_inst_addr                                    "0x02DE"
#define HDMIPHY_ANALOG_CDR_CTRL2_inst                                         0x02DE
#define HDMIPHY_ANALOG_CDR_CTRL2_reg_gdi_2_shift                              (0)
#define HDMIPHY_ANALOG_CDR_CTRL2_reg_gdi_2_mask                               (0xFFFFFFFF)
#define HDMIPHY_ANALOG_CDR_CTRL2_reg_gdi_2(data)                              (0xFFFFFFFF&(data))
#define HDMIPHY_ANALOG_CDR_CTRL2_get_reg_gdi_2(data)                          (0xFFFFFFFF&(data))


#define HDMIPHY_ANALOG_CDR_CTRL3                                              0x18007b7c
#define HDMIPHY_ANALOG_CDR_CTRL3_reg_addr                                     "0xb8007b7c"
#define HDMIPHY_ANALOG_CDR_CTRL3_reg                                          0xb8007b7c
#define HDMIPHY_ANALOG_CDR_CTRL3_inst_addr                                    "0x02DF"
#define HDMIPHY_ANALOG_CDR_CTRL3_inst                                         0x02DF
#define HDMIPHY_ANALOG_CDR_CTRL3_reg_gdi_3_shift                              (0)
#define HDMIPHY_ANALOG_CDR_CTRL3_reg_gdi_3_mask                               (0xFFFFFFFF)
#define HDMIPHY_ANALOG_CDR_CTRL3_reg_gdi_3(data)                              (0xFFFFFFFF&(data))
#define HDMIPHY_ANALOG_CDR_CTRL3_get_reg_gdi_3(data)                          (0xFFFFFFFF&(data))


#define HDMIPHY_ANALOG_CDR_CTRL4                                              0x18007b80
#define HDMIPHY_ANALOG_CDR_CTRL4_reg_addr                                     "0xb8007b80"
#define HDMIPHY_ANALOG_CDR_CTRL4_reg                                          0xb8007b80
#define HDMIPHY_ANALOG_CDR_CTRL4_inst_addr                                    "0x02E0"
#define HDMIPHY_ANALOG_CDR_CTRL4_inst                                         0x02E0
#define HDMIPHY_ANALOG_CDR_CTRL4_reg_gdi_4_shift                              (0)
#define HDMIPHY_ANALOG_CDR_CTRL4_reg_gdi_4_mask                               (0xFFFFFFFF)
#define HDMIPHY_ANALOG_CDR_CTRL4_reg_gdi_4(data)                              (0xFFFFFFFF&(data))
#define HDMIPHY_ANALOG_CDR_CTRL4_get_reg_gdi_4(data)                          (0xFFFFFFFF&(data))


#define HDMIPHY_ANALOG_CDR_CTRL5                                              0x18007b84
#define HDMIPHY_ANALOG_CDR_CTRL5_reg_addr                                     "0xb8007b84"
#define HDMIPHY_ANALOG_CDR_CTRL5_reg                                          0xb8007b84
#define HDMIPHY_ANALOG_CDR_CTRL5_inst_addr                                    "0x02E1"
#define HDMIPHY_ANALOG_CDR_CTRL5_inst                                         0x02E1
#define HDMIPHY_ANALOG_CDR_CTRL5_reg_gdi_5_shift                              (0)
#define HDMIPHY_ANALOG_CDR_CTRL5_reg_gdi_5_mask                               (0xFFFFFFFF)
#define HDMIPHY_ANALOG_CDR_CTRL5_reg_gdi_5(data)                              (0xFFFFFFFF&(data))
#define HDMIPHY_ANALOG_CDR_CTRL5_get_reg_gdi_5(data)                          (0xFFFFFFFF&(data))


#define HDMIPHY_ANALOG_CDR_STATUS                                             0x18007b88
#define HDMIPHY_ANALOG_CDR_STATUS_reg_addr                                    "0xb8007b88"
#define HDMIPHY_ANALOG_CDR_STATUS_reg                                         0xb8007b88
#define HDMIPHY_ANALOG_CDR_STATUS_inst_addr                                   "0x02E2"
#define HDMIPHY_ANALOG_CDR_STATUS_inst                                        0x02E2
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_fld_calibok_shift                       (8)
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_koff_sel_shift                          (0)
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_fld_calibok_mask                        (0x00000100)
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_koff_sel_mask                           (0x0000001F)
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_fld_calibok(data)                       (0x00000100&((data)<<8))
#define HDMIPHY_ANALOG_CDR_STATUS_gdi_koff_sel(data)                          (0x0000001F&(data))
#define HDMIPHY_ANALOG_CDR_STATUS_get_gdi_fld_calibok(data)                   ((0x00000100&(data))>>8)
#define HDMIPHY_ANALOG_CDR_STATUS_get_gdi_koff_sel(data)                      (0x0000001F&(data))


#define HDMIPHY_REG_CK_MD                                                     0x18007bdc
#define HDMIPHY_REG_CK_MD_reg_addr                                            "0xb8007bdc"
#define HDMIPHY_REG_CK_MD_reg                                                 0xb8007bdc
#define HDMIPHY_REG_CK_MD_inst_addr                                           "0x02F7"
#define HDMIPHY_REG_CK_MD_inst                                                0x02F7
#define HDMIPHY_REG_CK_MD_ck_md_adj_shift                                     (1)
#define HDMIPHY_REG_CK_MD_ck_md_auto_shift                                    (0)
#define HDMIPHY_REG_CK_MD_ck_md_adj_mask                                      (0x0000000E)
#define HDMIPHY_REG_CK_MD_ck_md_auto_mask                                     (0x00000001)
#define HDMIPHY_REG_CK_MD_ck_md_adj(data)                                     (0x0000000E&((data)<<1))
#define HDMIPHY_REG_CK_MD_ck_md_auto(data)                                    (0x00000001&(data))
#define HDMIPHY_REG_CK_MD_get_ck_md_adj(data)                                 ((0x0000000E&(data))>>1)
#define HDMIPHY_REG_CK_MD_get_ck_md_auto(data)                                (0x00000001&(data))
#define ck_md_adj_mask                                   											(_BIT3|_BIT2|_BIT1)
#define ck_md_adj(data)																												(ck_md_adj_mask&((data)<<HDMIPHY_REG_CK_MD_ck_md_adj_shift))
#define HDMIPHY_REG_CK_MD_ck_md_adj_shift                                     (1)
#define HDMIPHY_REG_CK_5_8_CK_MD_ck_md_auto_mask                              (1<<0)


#define REG_MHL_CTRL                                                  0x18007be0
#define REG_MHL_CTRL_reg_addr                                         "0xb8007be0"
#define REG_MHL_CTRL_reg                                              0xb8007be0
#define REG_MHL_CTRL_inst_addr                                        "0x02F8"
#define REG_MHL_CTRL_inst                                             0x02F8
#define REG_MHL_CTRL_reg_z300pow_shift                                (8)
#define REG_MHL_CTRL_reg_z300_sel_2_shift                             (6)
#define REG_MHL_CTRL_reg_z300_sel_1_shift                             (5)
#define REG_MHL_CTRL_reg_z300_sel_0_shift                             (4)
#define REG_MHL_CTRL_reg_enddc_shift                                  (3)
#define REG_MHL_CTRL_reg_mhlpow_shift                                 (2)
#define REG_MHL_CTRL_reg_mhl_hdmisel_shift                            (1)
#define REG_MHL_CTRL_reg_z100k_enb_shift                              (0)
#define REG_MHL_CTRL_reg_z300pow_mask                                 (0x00000700)
#define REG_MHL_CTRL_reg_z300_sel_2_mask                              (0x00000040)
#define REG_MHL_CTRL_reg_z300_sel_1_mask                              (0x00000020)
#define REG_MHL_CTRL_reg_z300_sel_0_mask                              (0x00000010)
#define REG_MHL_CTRL_reg_enddc_mask                                   (0x00000008)
#define REG_MHL_CTRL_reg_mhlpow_mask                                  (0x00000004)
#define REG_MHL_CTRL_reg_mhl_hdmisel_mask                             (0x00000002)
#define REG_MHL_CTRL_reg_z100k_enb_mask                               (0x00000001)
#define REG_MHL_CTRL_reg_z300pow(data)                                (0x00000700&((data)<<8))
#define REG_MHL_CTRL_reg_z300_sel_2(data)                             (0x00000040&((data)<<6))
#define REG_MHL_CTRL_reg_z300_sel_1(data)                             (0x00000020&((data)<<5))
#define REG_MHL_CTRL_reg_z300_sel_0(data)                             (0x00000010&((data)<<4))
#define REG_MHL_CTRL_reg_enddc(data)                                  (0x00000008&((data)<<3))
#define REG_MHL_CTRL_reg_mhlpow(data)                                 (0x00000004&((data)<<2))
#define REG_MHL_CTRL_reg_mhl_hdmisel(data)                            (0x00000002&((data)<<1))
#define REG_MHL_CTRL_reg_z100k_enb(data)                              (0x00000001&(data))
#define REG_MHL_CTRL_get_reg_z300pow(data)                            ((0x00000700&(data))>>8)
#define REG_MHL_CTRL_get_reg_z300_sel_2(data)                         ((0x00000040&(data))>>6)
#define REG_MHL_CTRL_get_reg_z300_sel_1(data)                         ((0x00000020&(data))>>5)
#define REG_MHL_CTRL_get_reg_z300_sel_0(data)                         ((0x00000010&(data))>>4)
#define REG_MHL_CTRL_get_reg_enddc(data)                              ((0x00000008&(data))>>3)
#define REG_MHL_CTRL_get_reg_mhlpow(data)                             ((0x00000004&(data))>>2)
#define REG_MHL_CTRL_get_reg_mhl_hdmisel(data)                        ((0x00000002&(data))>>1)
#define REG_MHL_CTRL_get_reg_z100k_enb(data)                          (0x00000001&(data))


#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1                                        0x18007be4
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_addr                               "0xb8007be4"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg                                    0xb8007be4
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_inst_addr                              "0x02F9"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_inst                                   0x02F9
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_mod_sel_shift                      (26)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ldo_sel_shift                      (24)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_rate_sel_shift                 (21)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_infifo_cnt_shift                   (18)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_pi_m_mode_shift                    (17)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_kd_shift                           (16)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ercnt_en_shift                     (15)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_edge_out_shift                     (14)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_data_order_shift                   (13)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_ckinv_shift                    (12)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_bypass_sdm_int_shift               (11)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_manual_shift                  (10)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_period_shift                  (0)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_mod_sel_mask                       (0x0C000000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ldo_sel_mask                       (0x03000000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_rate_sel_mask                  (0x00E00000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_infifo_cnt_mask                    (0x001C0000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_pi_m_mode_mask                     (0x00020000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_kd_mask                            (0x00010000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ercnt_en_mask                      (0x00008000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_edge_out_mask                      (0x00004000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_data_order_mask                    (0x00002000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_ckinv_mask                     (0x00001000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_bypass_sdm_int_mask                (0x00000800)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_manual_mask                   (0x00000400)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_period_mask                   (0x000003FF)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_mod_sel(data)                      (0x0C000000&((data)<<26))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ldo_sel(data)                      (0x03000000&((data)<<24))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_rate_sel(data)                 (0x00E00000&((data)<<21))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_infifo_cnt(data)                   (0x001C0000&((data)<<18))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_pi_m_mode(data)                    (0x00020000&((data)<<17))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_kd(data)                           (0x00010000&((data)<<16))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_ercnt_en(data)                     (0x00008000&((data)<<15))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_edge_out(data)                     (0x00004000&((data)<<14))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_data_order(data)                   (0x00002000&((data)<<13))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_cdr_ckinv(data)                    (0x00001000&((data)<<12))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_bypass_sdm_int(data)               (0x00000800&((data)<<11))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_manual(data)                  (0x00000400&((data)<<10))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_reg_acc2_period(data)                  (0x000003FF&(data))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_mod_sel(data)                  ((0x0C000000&(data))>>26)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_ldo_sel(data)                  ((0x03000000&(data))>>24)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_cdr_rate_sel(data)             ((0x00E00000&(data))>>21)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_infifo_cnt(data)               ((0x001C0000&(data))>>18)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_pi_m_mode(data)                ((0x00020000&(data))>>17)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_kd(data)                       ((0x00010000&(data))>>16)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_ercnt_en(data)                 ((0x00008000&(data))>>15)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_edge_out(data)                 ((0x00004000&(data))>>14)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_data_order(data)               ((0x00002000&(data))>>13)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_cdr_ckinv(data)                ((0x00001000&(data))>>12)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_bypass_sdm_int(data)           ((0x00000800&(data))>>11)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_acc2_manual(data)              ((0x00000400&(data))>>10)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_1_get_reg_acc2_period(data)              (0x000003FF&(data))
#define CK_MOD_SEL_mask                                                 (_BIT27|_BIT26)
#define CK_MOD_SEL(data)                                                 (CK_MOD_SEL_mask&((data)<<HDMIPHY_REG_CK_MD_ck_mod_sel_shift))
#define HDMIPHY_REG_CK_MD_ck_mod_sel_shift                                       (26)

#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2                                        0x18007be8
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_addr                               "0xb8007be8"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg                                    0xb8007be8
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_inst_addr                              "0x02FA"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_inst                                   0x02FA
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_squ_tri_shift                      (28)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_st_m_value_shift                   (20)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_ki_shift                           (16)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_kp_shift                           (8)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_en_m_value_shift                   (0)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_squ_tri_mask                       (0x10000000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_st_m_value_mask                    (0x01F00000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_ki_mask                            (0x00070000)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_kp_mask                            (0x0000FF00)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_en_m_value_mask                    (0x000000FF)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_squ_tri(data)                      (0x10000000&((data)<<28))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_st_m_value(data)                   (0x01F00000&((data)<<20))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_ki(data)                           (0x00070000&((data)<<16))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_kp(data)                           (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_reg_en_m_value(data)                   (0x000000FF&(data))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_get_reg_squ_tri(data)                  ((0x10000000&(data))>>28)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_get_reg_st_m_value(data)               ((0x01F00000&(data))>>20)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_get_reg_ki(data)                       ((0x00070000&(data))>>16)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_get_reg_kp(data)                       ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_2_get_reg_en_m_value(data)               (0x000000FF&(data))


#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3                                        0x18007bec
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_reg_addr                               "0xb8007bec"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_reg                                    0xb8007bec
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_inst_addr                              "0x02FB"
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_inst                                   0x02FB
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_reg_int_init_shift                     (0)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_reg_int_init_mask                      (0x00003FFF)
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_reg_int_init(data)                     (0x00003FFF&(data))
#define HDMIPHY_REG_DIG_PHY_CTRL_NEW_3_get_reg_int_init(data)                 (0x00003FFF&(data))


#define HDMIPHY_TIMER                                                         0x18007bf0
#define HDMIPHY_TIMER_reg_addr                                                "0xb8007bf0"
#define HDMIPHY_TIMER_reg                                                     0xb8007bf0
#define HDMIPHY_TIMER_inst_addr                                               "0x02FC"
#define HDMIPHY_TIMER_inst                                                    0x02FC
#define HDMIPHY_TIMER_reg_timer_ber_shift                                     (16)
#define HDMIPHY_TIMER_reg_timer_eq_shift                                      (8)
#define HDMIPHY_TIMER_reg_timer_lpf_shift                                     (0)
#define HDMIPHY_TIMER_reg_timer_ber_mask                                      (0x001F0000)
#define HDMIPHY_TIMER_reg_timer_eq_mask                                       (0x00001F00)
#define HDMIPHY_TIMER_reg_timer_lpf_mask                                      (0x0000001F)
#define HDMIPHY_TIMER_reg_timer_ber(data)                                     (0x001F0000&((data)<<16))
#define HDMIPHY_TIMER_reg_timer_eq(data)                                      (0x00001F00&((data)<<8))
#define HDMIPHY_TIMER_reg_timer_lpf(data)                                     (0x0000001F&(data))
#define HDMIPHY_TIMER_get_reg_timer_ber(data)                                 ((0x001F0000&(data))>>16)
#define HDMIPHY_TIMER_get_reg_timer_eq(data)                                  ((0x00001F00&(data))>>8)
#define HDMIPHY_TIMER_get_reg_timer_lpf(data)                                 (0x0000001F&(data))


#define HDMIPHY_R_CDR_ER_COUNT                                                0x18007bf4
#define HDMIPHY_R_CDR_ER_COUNT_reg_addr                                       "0xb8007bf4"
#define HDMIPHY_R_CDR_ER_COUNT_reg                                            0xb8007bf4
#define HDMIPHY_R_CDR_ER_COUNT_inst_addr                                      "0x02FD"
#define HDMIPHY_R_CDR_ER_COUNT_inst                                           0x02FD
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_ber_notify_shift                         (12)
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_er_count_shift                           (0)
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_ber_notify_mask                          (0x00001000)
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_er_count_mask                            (0x000003FF)
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_ber_notify(data)                         (0x00001000&((data)<<12))
#define HDMIPHY_R_CDR_ER_COUNT_r_cdr_er_count(data)                           (0x000003FF&(data))
#define HDMIPHY_R_CDR_ER_COUNT_get_r_cdr_ber_notify(data)                     ((0x00001000&(data))>>12)
#define HDMIPHY_R_CDR_ER_COUNT_get_r_cdr_er_count(data)                       (0x000003FF&(data))


#define HDMIPHY_G_CDR_ER_COUNT                                                0x18007bf8
#define HDMIPHY_G_CDR_ER_COUNT_reg_addr                                       "0xb8007bf8"
#define HDMIPHY_G_CDR_ER_COUNT_reg                                            0xb8007bf8
#define HDMIPHY_G_CDR_ER_COUNT_inst_addr                                      "0x02FE"
#define HDMIPHY_G_CDR_ER_COUNT_inst                                           0x02FE
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_ber_notify_shift                         (12)
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_er_count_shift                           (0)
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_ber_notify_mask                          (0x00001000)
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_er_count_mask                            (0x000003FF)
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_ber_notify(data)                         (0x00001000&((data)<<12))
#define HDMIPHY_G_CDR_ER_COUNT_g_cdr_er_count(data)                           (0x000003FF&(data))
#define HDMIPHY_G_CDR_ER_COUNT_get_g_cdr_ber_notify(data)                     ((0x00001000&(data))>>12)
#define HDMIPHY_G_CDR_ER_COUNT_get_g_cdr_er_count(data)                       (0x000003FF&(data))


#define HDMIPHY_B_CDR_ER_COUNT                                                0x18007bfc
#define HDMIPHY_B_CDR_ER_COUNT_reg_addr                                       "0xb8007bfc"
#define HDMIPHY_B_CDR_ER_COUNT_reg                                            0xb8007bfc
#define HDMIPHY_B_CDR_ER_COUNT_inst_addr                                      "0x02FF"
#define HDMIPHY_B_CDR_ER_COUNT_inst                                           0x02FF
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_ber_notify_shift                         (12)
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_er_count_shift                           (0)
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_ber_notify_mask                          (0x00001000)
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_er_count_mask                            (0x000003FF)
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_ber_notify(data)                         (0x00001000&((data)<<12))
#define HDMIPHY_B_CDR_ER_COUNT_b_cdr_er_count(data)                           (0x000003FF&(data))
#define HDMIPHY_B_CDR_ER_COUNT_get_b_cdr_ber_notify(data)                     ((0x00001000&(data))>>12)
#define HDMIPHY_B_CDR_ER_COUNT_get_b_cdr_er_count(data)                       (0x000003FF&(data))
// End of PHY
#ifdef HDMI_HAVE_HDMI_3D_TG
// HDMI 3D DMA register

#define HDMIDMA_LR_SEPARATE_CTRL1                                             0x18025800
#define HDMIDMA_LR_SEPARATE_CTRL1_reg_addr                                    "0xb8025800"
#define HDMIDMA_LR_SEPARATE_CTRL1_reg                                         0xb8025800
#define HDMIDMA_LR_SEPARATE_CTRL1_inst_addr                                   "0x0200"
#define HDMIDMA_LR_SEPARATE_CTRL1_inst                                        0x0200
#define HDMIDMA_LR_SEPARATE_CTRL1_dummy_lr_ctrl1_shift                        (26)
#define HDMIDMA_LR_SEPARATE_CTRL1_chess_board_format_shift                    (25)
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_sel_shift                           (24)
#define HDMIDMA_LR_SEPARATE_CTRL1_vs_inv_shift                                (23)
#define HDMIDMA_LR_SEPARATE_CTRL1_hs_inv_shift                                (22)
#define HDMIDMA_LR_SEPARATE_CTRL1_progressive_shift                           (20)
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_structure_shift                     (16)
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space1_shift                        (8)
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space2_shift                        (0)
#define HDMIDMA_LR_SEPARATE_CTRL1_dummy_lr_ctrl1_mask                         (0xFC000000)
#define HDMIDMA_LR_SEPARATE_CTRL1_chess_board_format_mask                     (0x02000000)
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_sel_mask                            (0x01000000)
#define HDMIDMA_LR_SEPARATE_CTRL1_vs_inv_mask                                 (0x00800000)
#define HDMIDMA_LR_SEPARATE_CTRL1_hs_inv_mask                                 (0x00400000)
#define HDMIDMA_LR_SEPARATE_CTRL1_progressive_mask                            (0x00100000)
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_structure_mask                      (0x000F0000)
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space1_mask                         (0x0000FF00)
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space2_mask                         (0x000000FF)
#define HDMIDMA_LR_SEPARATE_CTRL1_dummy_lr_ctrl1(data)                        (0xFC000000&((data)<<26))
#define HDMIDMA_LR_SEPARATE_CTRL1_chess_board_format(data)                    (0x02000000&((data)<<25))
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_sel(data)                           (0x01000000&((data)<<24))
#define HDMIDMA_LR_SEPARATE_CTRL1_vs_inv(data)                                (0x00800000&((data)<<23))
#define HDMIDMA_LR_SEPARATE_CTRL1_hs_inv(data)                                (0x00400000&((data)<<22))
#define HDMIDMA_LR_SEPARATE_CTRL1_progressive(data)                           (0x00100000&((data)<<20))
#define HDMIDMA_LR_SEPARATE_CTRL1_hdmi_3d_structure(data)                     (0x000F0000&((data)<<16))
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space1(data)                        (0x0000FF00&((data)<<8))
#define HDMIDMA_LR_SEPARATE_CTRL1_fp_vact_space2(data)                        (0x000000FF&(data))
#define HDMIDMA_LR_SEPARATE_CTRL1_get_dummy_lr_ctrl1(data)                    ((0xFC000000&(data))>>26)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_chess_board_format(data)                ((0x02000000&(data))>>25)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_hdmi_3d_sel(data)                       ((0x01000000&(data))>>24)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_vs_inv(data)                            ((0x00800000&(data))>>23)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_hs_inv(data)                            ((0x00400000&(data))>>22)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_progressive(data)                       ((0x00100000&(data))>>20)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_hdmi_3d_structure(data)                 ((0x000F0000&(data))>>16)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_fp_vact_space1(data)                    ((0x0000FF00&(data))>>8)
#define HDMIDMA_LR_SEPARATE_CTRL1_get_fp_vact_space2(data)                    (0x000000FF&(data))


#define HDMIDMA_LR_SEPARATE_CTRL2                                             0x18025804
#define HDMIDMA_LR_SEPARATE_CTRL2_reg_addr                                    "0xb8025804"
#define HDMIDMA_LR_SEPARATE_CTRL2_reg                                         0xb8025804
#define HDMIDMA_LR_SEPARATE_CTRL2_inst_addr                                   "0x0201"
#define HDMIDMA_LR_SEPARATE_CTRL2_inst                                        0x0201
#define HDMIDMA_LR_SEPARATE_CTRL2_vact_shift                                  (16)
#define HDMIDMA_LR_SEPARATE_CTRL2_hact_shift                                  (0)
#define HDMIDMA_LR_SEPARATE_CTRL2_vact_mask                                   (0xFFFF0000)
#define HDMIDMA_LR_SEPARATE_CTRL2_hact_mask                                   (0x00007FFF)
#define HDMIDMA_LR_SEPARATE_CTRL2_vact(data)                                  (0xFFFF0000&((data)<<16))
#define HDMIDMA_LR_SEPARATE_CTRL2_hact(data)                                  (0x00007FFF&(data))
#define HDMIDMA_LR_SEPARATE_CTRL2_get_vact(data)                              ((0xFFFF0000&(data))>>16)
#define HDMIDMA_LR_SEPARATE_CTRL2_get_hact(data)                              (0x00007FFF&(data))


#define HDMIDMA_LR_SEPARATE_INSERT_VS_START                                   0x18025808
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_reg_addr                          "0xb8025808"
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_reg                               0xb8025808
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_inst_addr                         "0x0202"
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_inst                              0x0202
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_hstart_shift                      (8)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_vstart_shift                      (0)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_hstart_mask                       (0x001FFF00)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_vstart_mask                       (0x000000FF)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_hstart(data)                      (0x001FFF00&((data)<<8))
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_vstart(data)                      (0x000000FF&(data))
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_get_hstart(data)                  ((0x001FFF00&(data))>>8)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_START_get_vstart(data)                  (0x000000FF&(data))


#define HDMIDMA_LR_SEPARATE_INSERT_VS_END                                     0x1802580c
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_reg_addr                            "0xb802580c"
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_reg                                 0xb802580c
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_inst_addr                           "0x0203"
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_inst                                0x0203
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_hend_shift                          (8)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_vend_shift                          (0)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_hend_mask                           (0x001FFF00)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_vend_mask                           (0x000000FF)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_hend(data)                          (0x001FFF00&((data)<<8))
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_vend(data)                          (0x000000FF&(data))
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_get_hend(data)                      ((0x001FFF00&(data))>>8)
#define HDMIDMA_LR_SEPARATE_INSERT_VS_END_get_vend(data)                      (0x000000FF&(data))


// HDMI Timing Generator

#define HDMI_TG_V1_END                                                     0x1802583c
#define HDMI_TG_V1_END_reg_addr                                            "0xb802583c"
#define HDMI_TG_V1_END_reg                                                 0xb802583c
#define HDMI_TG_V1_END_inst_addr                                           "0x020F"
#define HDMI_TG_V1_END_inst                                                0x020F
#define HDMI_TG_V1_END_pullup_en_shift                                     (25)
#define HDMI_TG_V1_END_tg_hend1_shift                                      (8)
#define HDMI_TG_V1_END_tg_vend1_shift                                      (0)
#define HDMI_TG_V1_END_pullup_en_mask                                      (0x02000000)
#define HDMI_TG_V1_END_tg_hend1_mask                                       (0x001FFF00)
#define HDMI_TG_V1_END_tg_vend1_mask                                       (0x000000FF)
#define HDMI_TG_V1_END_pullup_en(data)                                     (0x02000000&((data)<<25))
#define HDMI_TG_V1_END_tg_hend1(data)                                      (0x001FFF00&((data)<<8))
#define HDMI_TG_V1_END_tg_vend1(data)                                      (0x000000FF&(data))
#define HDMI_TG_V1_END_get_pullup_en(data)                                 ((0x02000000&(data))>>25)
#define HDMI_TG_V1_END_get_tg_hend1(data)                                  ((0x001FFF00&(data))>>8)
#define HDMI_TG_V1_END_get_tg_vend1(data)                                  (0x000000FF&(data))


#define HDMI_TG_V2_START                                                   0x18025840
#define HDMI_TG_V2_START_reg_addr                                          "0xb8025840"
#define HDMI_TG_V2_START_reg                                               0xb8025840
#define HDMI_TG_V2_START_inst_addr                                         "0x0210"
#define HDMI_TG_V2_START_inst                                              0x0210
#define HDMI_TG_V2_START_tg_hstart2_shift                                  (16)
#define HDMI_TG_V2_START_tg_vstart2_shift                                  (0)
#define HDMI_TG_V2_START_tg_hstart2_mask                                   (0x1FFF0000)
#define HDMI_TG_V2_START_tg_vstart2_mask                                   (0x00001FFF)
#define HDMI_TG_V2_START_tg_hstart2(data)                                  (0x1FFF0000&((data)<<16))
#define HDMI_TG_V2_START_tg_vstart2(data)                                  (0x00001FFF&(data))
#define HDMI_TG_V2_START_get_tg_hstart2(data)                              ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V2_START_get_tg_vstart2(data)                              (0x00001FFF&(data))


#define HDMI_TG_V2_END                                                     0x18025844
#define HDMI_TG_V2_END_reg_addr                                            "0xb8025844"
#define HDMI_TG_V2_END_reg                                                 0xb8025844
#define HDMI_TG_V2_END_inst_addr                                           "0x0211"
#define HDMI_TG_V2_END_inst                                                0x0211
#define HDMI_TG_V2_END_tg_hend2_shift                                      (16)
#define HDMI_TG_V2_END_tg_vend2_shift                                      (0)
#define HDMI_TG_V2_END_tg_hend2_mask                                       (0x1FFF0000)
#define HDMI_TG_V2_END_tg_vend2_mask                                       (0x00001FFF)
#define HDMI_TG_V2_END_tg_hend2(data)                                      (0x1FFF0000&((data)<<16))
#define HDMI_TG_V2_END_tg_vend2(data)                                      (0x00001FFF&(data))
#define HDMI_TG_V2_END_get_tg_hend2(data)                                  ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V2_END_get_tg_vend2(data)                                  (0x00001FFF&(data))


#define HDMI_TG_V3_START                                                   0x18025848
#define HDMI_TG_V3_START_reg_addr                                          "0xb8025848"
#define HDMI_TG_V3_START_reg                                               0xb8025848
#define HDMI_TG_V3_START_inst_addr                                         "0x0212"
#define HDMI_TG_V3_START_inst                                              0x0212
#define HDMI_TG_V3_START_tg_hstart3_shift                                  (16)
#define HDMI_TG_V3_START_tg_vstart3_shift                                  (0)
#define HDMI_TG_V3_START_tg_hstart3_mask                                   (0x1FFF0000)
#define HDMI_TG_V3_START_tg_vstart3_mask                                   (0x00001FFF)
#define HDMI_TG_V3_START_tg_hstart3(data)                                  (0x1FFF0000&((data)<<16))
#define HDMI_TG_V3_START_tg_vstart3(data)                                  (0x00001FFF&(data))
#define HDMI_TG_V3_START_get_tg_hstart3(data)                              ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V3_START_get_tg_vstart3(data)                              (0x00001FFF&(data))


#define HDMI_TG_V3_END                                                     0x1802584c
#define HDMI_TG_V3_END_reg_addr                                            "0xb802584c"
#define HDMI_TG_V3_END_reg                                                 0xb802584c
#define HDMI_TG_V3_END_inst_addr                                           "0x0213"
#define HDMI_TG_V3_END_inst                                                0x0213
#define HDMI_TG_V3_END_tg_hend3_shift                                      (16)
#define HDMI_TG_V3_END_tg_vend3_shift                                      (0)
#define HDMI_TG_V3_END_tg_hend3_mask                                       (0x1FFF0000)
#define HDMI_TG_V3_END_tg_vend3_mask                                       (0x00001FFF)
#define HDMI_TG_V3_END_tg_hend3(data)                                      (0x1FFF0000&((data)<<16))
#define HDMI_TG_V3_END_tg_vend3(data)                                      (0x00001FFF&(data))
#define HDMI_TG_V3_END_get_tg_hend3(data)                                  ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V3_END_get_tg_vend3(data)                                  (0x00001FFF&(data))


#define HDMI_TG_V4_START                                                   0x18025850
#define HDMI_TG_V4_START_reg_addr                                          "0xb8025850"
#define HDMI_TG_V4_START_reg                                               0xb8025850
#define HDMI_TG_V4_START_inst_addr                                         "0x0214"
#define HDMI_TG_V4_START_inst                                              0x0214
#define HDMI_TG_V4_START_tg_hstart4_shift                                  (16)
#define HDMI_TG_V4_START_tg_vstart4_shift                                  (0)
#define HDMI_TG_V4_START_tg_hstart4_mask                                   (0x1FFF0000)
#define HDMI_TG_V4_START_tg_vstart4_mask                                   (0x00001FFF)
#define HDMI_TG_V4_START_tg_hstart4(data)                                  (0x1FFF0000&((data)<<16))
#define HDMI_TG_V4_START_tg_vstart4(data)                                  (0x00001FFF&(data))
#define HDMI_TG_V4_START_get_tg_hstart4(data)                              ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V4_START_get_tg_vstart4(data)                              (0x00001FFF&(data))


#define HDMI_TG_V4_END                                                     0x18025854
#define HDMI_TG_V4_END_reg_addr                                            "0xb8025854"
#define HDMI_TG_V4_END_reg                                                 0xb8025854
#define HDMI_TG_V4_END_inst_addr                                           "0x0215"
#define HDMI_TG_V4_END_inst                                                0x0215
#define HDMI_TG_V4_END_tg_hend4_shift                                      (16)
#define HDMI_TG_V4_END_tg_vend4_shift                                      (0)
#define HDMI_TG_V4_END_tg_hend4_mask                                       (0x1FFF0000)
#define HDMI_TG_V4_END_tg_vend4_mask                                       (0x00001FFF)
#define HDMI_TG_V4_END_tg_hend4(data)                                      (0x1FFF0000&((data)<<16))
#define HDMI_TG_V4_END_tg_vend4(data)                                      (0x00001FFF&(data))
#define HDMI_TG_V4_END_get_tg_hend4(data)                                  ((0x1FFF0000&(data))>>16)
#define HDMI_TG_V4_END_get_tg_vend4(data)                                  (0x00001FFF&(data))

#endif         // end of 3DDMA

#ifdef HDMI_HAVE_HDMI_DMA
#define HDMIDMA_CAP_CTL0                                                      0x18025810
#define HDMIDMA_CAP_CTL0_reg_addr                                             "0xb8025810"
#define HDMIDMA_CAP_CTL0_reg                                                  0xb8025810
#define HDMIDMA_CAP_CTL0_inst_addr                                            "0x0204"
#define HDMIDMA_CAP_CTL0_inst                                                 0x0204
#define HDMIDMA_CAP_CTL0_triple_buf_en_shift                                  (31)
#define HDMIDMA_CAP_CTL0_cap_block_fw_shift                                   (29)
#define HDMIDMA_CAP_CTL0_set_block_sel_shift                                  (28)
#define HDMIDMA_CAP_CTL0_quad_buf_en_shift                                    (27)
#define HDMIDMA_CAP_CTL0_freeze_en_shift                                      (24)
#define HDMIDMA_CAP_CTL0_vs_fall_rst_en_shift                                 (23)
#define HDMIDMA_CAP_CTL0_auto_block_sel_en_shift                              (22)
#define HDMIDMA_CAP_CTL0_half_wr_en_shift                                     (21)
#define HDMIDMA_CAP_CTL0_half_wr_sel_shift                                    (20)
#define HDMIDMA_CAP_CTL0_cap_en_shift                                         (19)
#define HDMIDMA_CAP_CTL0_bit_sel_shift                                        (18)
#define HDMIDMA_CAP_CTL0_pixel_encoding_shift                                 (16)
#define HDMIDMA_CAP_CTL0_cap_write_len_shift                                  (8)
#define HDMIDMA_CAP_CTL0_cap_write_rem_shift                                  (0)
#define HDMIDMA_CAP_CTL0_triple_buf_en_mask                                   (0x80000000)
#define HDMIDMA_CAP_CTL0_cap_block_fw_mask                                    (0x60000000)
#define HDMIDMA_CAP_CTL0_set_block_sel_mask                                   (0x10000000)
#define HDMIDMA_CAP_CTL0_quad_buf_en_mask                                     (0x08000000)
#define HDMIDMA_CAP_CTL0_freeze_en_mask                                       (0x01000000)
#define HDMIDMA_CAP_CTL0_vs_fall_rst_en_mask                                  (0x00800000)
#define HDMIDMA_CAP_CTL0_auto_block_sel_en_mask                               (0x00400000)
#define HDMIDMA_CAP_CTL0_half_wr_en_mask                                      (0x00200000)
#define HDMIDMA_CAP_CTL0_half_wr_sel_mask                                     (0x00100000)
#define HDMIDMA_CAP_CTL0_cap_en_mask                                          (0x00080000)
#define HDMIDMA_CAP_CTL0_bit_sel_mask                                         (0x00040000)
#define HDMIDMA_CAP_CTL0_pixel_encoding_mask                                  (0x00030000)
#define HDMIDMA_CAP_CTL0_cap_write_len_mask                                   (0x00003F00)
#define HDMIDMA_CAP_CTL0_cap_write_rem_mask                                   (0x0000003F)
#define HDMIDMA_CAP_CTL0_triple_buf_en(data)                                  (0x80000000&((data)<<31))
#define HDMIDMA_CAP_CTL0_cap_block_fw(data)                                   (0x60000000&((data)<<29))
#define HDMIDMA_CAP_CTL0_set_block_sel(data)                                  (0x10000000&((data)<<28))
#define HDMIDMA_CAP_CTL0_quad_buf_en(data)                                    (0x08000000&((data)<<27))
#define HDMIDMA_CAP_CTL0_freeze_en(data)                                      (0x01000000&((data)<<24))
#define HDMIDMA_CAP_CTL0_vs_fall_rst_en(data)                                 (0x00800000&((data)<<23))
#define HDMIDMA_CAP_CTL0_auto_block_sel_en(data)                              (0x00400000&((data)<<22))
#define HDMIDMA_CAP_CTL0_half_wr_en(data)                                     (0x00200000&((data)<<21))
#define HDMIDMA_CAP_CTL0_half_wr_sel(data)                                    (0x00100000&((data)<<20))
#define HDMIDMA_CAP_CTL0_cap_en(data)                                         (0x00080000&((data)<<19))
#define HDMIDMA_CAP_CTL0_bit_sel(data)                                        (0x00040000&((data)<<18))
#define HDMIDMA_CAP_CTL0_pixel_encoding(data)                                 (0x00030000&((data)<<16))
#define HDMIDMA_CAP_CTL0_cap_write_len(data)                                  (0x00003F00&((data)<<8))
#define HDMIDMA_CAP_CTL0_cap_write_rem(data)                                  (0x0000003F&(data))
#define HDMIDMA_CAP_CTL0_get_triple_buf_en(data)                              ((0x80000000&(data))>>31)
#define HDMIDMA_CAP_CTL0_get_cap_block_fw(data)                               ((0x60000000&(data))>>29)
#define HDMIDMA_CAP_CTL0_get_set_block_sel(data)                              ((0x10000000&(data))>>28)
#define HDMIDMA_CAP_CTL0_get_quad_buf_en(data)                                ((0x08000000&(data))>>27)
#define HDMIDMA_CAP_CTL0_get_freeze_en(data)                                  ((0x01000000&(data))>>24)
#define HDMIDMA_CAP_CTL0_get_vs_fall_rst_en(data)                             ((0x00800000&(data))>>23)
#define HDMIDMA_CAP_CTL0_get_auto_block_sel_en(data)                          ((0x00400000&(data))>>22)
#define HDMIDMA_CAP_CTL0_get_half_wr_en(data)                                 ((0x00200000&(data))>>21)
#define HDMIDMA_CAP_CTL0_get_half_wr_sel(data)                                ((0x00100000&(data))>>20)
#define HDMIDMA_CAP_CTL0_get_cap_en(data)                                     ((0x00080000&(data))>>19)
#define HDMIDMA_CAP_CTL0_get_bit_sel(data)                                    ((0x00040000&(data))>>18)
#define HDMIDMA_CAP_CTL0_get_pixel_encoding(data)                             ((0x00030000&(data))>>16)
#define HDMIDMA_CAP_CTL0_get_cap_write_len(data)                              ((0x00003F00&(data))>>8)
#define HDMIDMA_CAP_CTL0_get_cap_write_rem(data)                              (0x0000003F&(data))


#define HDMIDMA_CAP_CTL1                                                      0x18025814
#define HDMIDMA_CAP_CTL1_reg_addr                                             "0xb8025814"
#define HDMIDMA_CAP_CTL1_reg                                                  0xb8025814
#define HDMIDMA_CAP_CTL1_inst_addr                                            "0x0205"
#define HDMIDMA_CAP_CTL1_inst                                                 0x0205
#define HDMIDMA_CAP_CTL1_dummy_cap_ctl1_shift                                 (15)
#define HDMIDMA_CAP_CTL1_cap_water_lv_shift                                   (8)
#define HDMIDMA_CAP_CTL1_cap_write_num_shift                                  (0)
#define HDMIDMA_CAP_CTL1_dummy_cap_ctl1_mask                                  (0xFFFF8000)
#define HDMIDMA_CAP_CTL1_cap_water_lv_mask                                    (0x00007F00)
#define HDMIDMA_CAP_CTL1_cap_write_num_mask                                   (0x000000FF)
#define HDMIDMA_CAP_CTL1_dummy_cap_ctl1(data)                                 (0xFFFF8000&((data)<<15))
#define HDMIDMA_CAP_CTL1_cap_water_lv(data)                                   (0x00007F00&((data)<<8))
#define HDMIDMA_CAP_CTL1_cap_write_num(data)                                  (0x000000FF&(data))
#define HDMIDMA_CAP_CTL1_get_dummy_cap_ctl1(data)                             ((0xFFFF8000&(data))>>15)
#define HDMIDMA_CAP_CTL1_get_cap_water_lv(data)                               ((0x00007F00&(data))>>8)
#define HDMIDMA_CAP_CTL1_get_cap_write_num(data)                              (0x000000FF&(data))


#define HDMIDMA_CAP_BOUNDARYADDR1                                             0x18025818
#define HDMIDMA_CAP_BOUNDARYADDR1_reg_addr                                    "0xb8025818"
#define HDMIDMA_CAP_BOUNDARYADDR1_reg                                         0xb8025818
#define HDMIDMA_CAP_BOUNDARYADDR1_inst_addr                                   "0x0206"
#define HDMIDMA_CAP_BOUNDARYADDR1_inst                                        0x0206
#define HDMIDMA_CAP_BOUNDARYADDR1_cap_mem_up_limit_shift                      (3)
#define HDMIDMA_CAP_BOUNDARYADDR1_cap_mem_up_limit_mask                       (0x7FFFFFF8)
#define HDMIDMA_CAP_BOUNDARYADDR1_cap_mem_up_limit(data)                      (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_BOUNDARYADDR1_get_cap_mem_up_limit(data)                  ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_BOUNDARYADDR2                                             0x1802581c
#define HDMIDMA_CAP_BOUNDARYADDR2_reg_addr                                    "0xb802581c"
#define HDMIDMA_CAP_BOUNDARYADDR2_reg                                         0xb802581c
#define HDMIDMA_CAP_BOUNDARYADDR2_inst_addr                                   "0x0207"
#define HDMIDMA_CAP_BOUNDARYADDR2_inst                                        0x0207
#define HDMIDMA_CAP_BOUNDARYADDR2_cap_mem_low_limit_shift                     (3)
#define HDMIDMA_CAP_BOUNDARYADDR2_cap_mem_low_limit_mask                      (0x7FFFFFF8)
#define HDMIDMA_CAP_BOUNDARYADDR2_cap_mem_low_limit(data)                     (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_BOUNDARYADDR2_get_cap_mem_low_limit(data)                 ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_L1_START                                                  0x18025820
#define HDMIDMA_CAP_L1_START_reg_addr                                         "0xb8025820"
#define HDMIDMA_CAP_L1_START_reg                                              0xb8025820
#define HDMIDMA_CAP_L1_START_inst_addr                                        "0x0208"
#define HDMIDMA_CAP_L1_START_inst                                             0x0208
#define HDMIDMA_CAP_L1_START_cap_l1_start_shift                               (3)
#define HDMIDMA_CAP_L1_START_cap_l1_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_L1_START_cap_l1_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L1_START_get_cap_l1_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_L2_START                                                  0x18025824
#define HDMIDMA_CAP_L2_START_reg_addr                                         "0xb8025824"
#define HDMIDMA_CAP_L2_START_reg                                              0xb8025824
#define HDMIDMA_CAP_L2_START_inst_addr                                        "0x0209"
#define HDMIDMA_CAP_L2_START_inst                                             0x0209
#define HDMIDMA_CAP_L2_START_cap_l2_start_shift                               (3)
#define HDMIDMA_CAP_L2_START_cap_l2_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_L2_START_cap_l2_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L2_START_get_cap_l2_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R1_START                                                  0x18025828
#define HDMIDMA_CAP_R1_START_reg_addr                                         "0xb8025828"
#define HDMIDMA_CAP_R1_START_reg                                              0xb8025828
#define HDMIDMA_CAP_R1_START_inst_addr                                        "0x020A"
#define HDMIDMA_CAP_R1_START_inst                                             0x020A
#define HDMIDMA_CAP_R1_START_cap_r1_start_shift                               (3)
#define HDMIDMA_CAP_R1_START_cap_r1_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_R1_START_cap_r1_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R1_START_get_cap_r1_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R2_START                                                  0x1802582c
#define HDMIDMA_CAP_R2_START_reg_addr                                         "0xb802582c"
#define HDMIDMA_CAP_R2_START_reg                                              0xb802582c
#define HDMIDMA_CAP_R2_START_inst_addr                                        "0x020B"
#define HDMIDMA_CAP_R2_START_inst                                             0x020B
#define HDMIDMA_CAP_R2_START_cap_r2_start_shift                               (3)
#define HDMIDMA_CAP_R2_START_cap_r2_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_R2_START_cap_r2_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R2_START_get_cap_r2_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_L1_START_DB                                               0x18025830
#define HDMIDMA_CAP_L1_START_DB_reg_addr                                      "0xb8025830"
#define HDMIDMA_CAP_L1_START_DB_reg                                           0xb8025830
#define HDMIDMA_CAP_L1_START_DB_inst_addr                                     "0x020C"
#define HDMIDMA_CAP_L1_START_DB_inst                                          0x020C
#define HDMIDMA_CAP_L1_START_DB_cap_l1_start_db_shift                         (3)
#define HDMIDMA_CAP_L1_START_DB_cap_l1_start_db_mask                          (0x7FFFFFF8)
#define HDMIDMA_CAP_L1_START_DB_cap_l1_start_db(data)                         (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L1_START_DB_get_cap_l1_start_db(data)                     ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R1_START_DB                                               0x18025834
#define HDMIDMA_CAP_R1_START_DB_reg_addr                                      "0xb8025834"
#define HDMIDMA_CAP_R1_START_DB_reg                                           0xb8025834
#define HDMIDMA_CAP_R1_START_DB_inst_addr                                     "0x020D"
#define HDMIDMA_CAP_R1_START_DB_inst                                          0x020D
#define HDMIDMA_CAP_R1_START_DB_cap_r1_start_db_shift                         (3)
#define HDMIDMA_CAP_R1_START_DB_cap_r1_start_db_mask                          (0x7FFFFFF8)
#define HDMIDMA_CAP_R1_START_DB_cap_r1_start_db(data)                         (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R1_START_DB_get_cap_r1_start_db(data)                     ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_STATUS                                                    0x18025838
#define HDMIDMA_CAP_STATUS_reg_addr                                           "0xb8025838"
#define HDMIDMA_CAP_STATUS_reg                                                0xb8025838
#define HDMIDMA_CAP_STATUS_inst_addr                                          "0x020E"
#define HDMIDMA_CAP_STATUS_inst                                               0x020E
#define HDMIDMA_CAP_STATUS_dummy_cap_st_shift                                 (14)
#define HDMIDMA_CAP_STATUS_cap_block_2_shift                                  (12)
#define HDMIDMA_CAP_STATUS_cap_over_size_shift                                (11)
#define HDMIDMA_CAP_STATUS_cap_under_size_shift                               (10)
#define HDMIDMA_CAP_STATUS_freeze_ok_shift                                    (9)
#define HDMIDMA_CAP_STATUS_vs_rising_occur_shift                              (8)
#define HDMIDMA_CAP_STATUS_tg_l_flag_shift                                    (7)
#define HDMIDMA_CAP_STATUS_cap_block_shift                                    (6)
#define HDMIDMA_CAP_STATUS_cap_field_shift                                    (5)
#define HDMIDMA_CAP_STATUS_cap_fifo_full_shift                                (4)
#define HDMIDMA_CAP_STATUS_cap_fifo_empty_shift                               (3)
#define HDMIDMA_CAP_STATUS_cap_fifo_overflow_shift                            (2)
#define HDMIDMA_CAP_STATUS_cap_fifo_underflow_shift                           (1)
#define HDMIDMA_CAP_STATUS_cap_ddr_over_range_shift                           (0)
#define HDMIDMA_CAP_STATUS_dummy_cap_st_mask                                  (0xFFFFC000)
#define HDMIDMA_CAP_STATUS_cap_block_2_mask                                   (0x00003000)
#define HDMIDMA_CAP_STATUS_cap_over_size_mask                                 (0x00000800)
#define HDMIDMA_CAP_STATUS_cap_under_size_mask                                (0x00000400)
#define HDMIDMA_CAP_STATUS_freeze_ok_mask                                     (0x00000200)
#define HDMIDMA_CAP_STATUS_vs_rising_occur_mask                               (0x00000100)
#define HDMIDMA_CAP_STATUS_tg_l_flag_mask                                     (0x00000080)
#define HDMIDMA_CAP_STATUS_cap_block_mask                                     (0x00000040)
#define HDMIDMA_CAP_STATUS_cap_field_mask                                     (0x00000020)
#define HDMIDMA_CAP_STATUS_cap_fifo_full_mask                                 (0x00000010)
#define HDMIDMA_CAP_STATUS_cap_fifo_empty_mask                                (0x00000008)
#define HDMIDMA_CAP_STATUS_cap_fifo_overflow_mask                             (0x00000004)
#define HDMIDMA_CAP_STATUS_cap_fifo_underflow_mask                            (0x00000002)
#define HDMIDMA_CAP_STATUS_cap_ddr_over_range_mask                            (0x00000001)
#define HDMIDMA_CAP_STATUS_dummy_cap_st(data)                                 (0xFFFFC000&((data)<<14))
#define HDMIDMA_CAP_STATUS_cap_block_2(data)                                  (0x00003000&((data)<<12))
#define HDMIDMA_CAP_STATUS_cap_over_size(data)                                (0x00000800&((data)<<11))
#define HDMIDMA_CAP_STATUS_cap_under_size(data)                               (0x00000400&((data)<<10))
#define HDMIDMA_CAP_STATUS_freeze_ok(data)                                    (0x00000200&((data)<<9))
#define HDMIDMA_CAP_STATUS_vs_rising_occur(data)                              (0x00000100&((data)<<8))
#define HDMIDMA_CAP_STATUS_tg_l_flag(data)                                    (0x00000080&((data)<<7))
#define HDMIDMA_CAP_STATUS_cap_block(data)                                    (0x00000040&((data)<<6))
#define HDMIDMA_CAP_STATUS_cap_field(data)                                    (0x00000020&((data)<<5))
#define HDMIDMA_CAP_STATUS_cap_fifo_full(data)                                (0x00000010&((data)<<4))
#define HDMIDMA_CAP_STATUS_cap_fifo_empty(data)                               (0x00000008&((data)<<3))
#define HDMIDMA_CAP_STATUS_cap_fifo_overflow(data)                            (0x00000004&((data)<<2))
#define HDMIDMA_CAP_STATUS_cap_fifo_underflow(data)                           (0x00000002&((data)<<1))
#define HDMIDMA_CAP_STATUS_cap_ddr_over_range(data)                           (0x00000001&(data))
#define HDMIDMA_CAP_STATUS_get_dummy_cap_st(data)                             ((0xFFFFC000&(data))>>14)
#define HDMIDMA_CAP_STATUS_get_cap_block_2(data)                              ((0x00003000&(data))>>12)
#define HDMIDMA_CAP_STATUS_get_cap_over_size(data)                            ((0x00000800&(data))>>11)
#define HDMIDMA_CAP_STATUS_get_cap_under_size(data)                           ((0x00000400&(data))>>10)
#define HDMIDMA_CAP_STATUS_get_freeze_ok(data)                                ((0x00000200&(data))>>9)
#define HDMIDMA_CAP_STATUS_get_vs_rising_occur(data)                          ((0x00000100&(data))>>8)
#define HDMIDMA_CAP_STATUS_get_tg_l_flag(data)                                ((0x00000080&(data))>>7)
#define HDMIDMA_CAP_STATUS_get_cap_block(data)                                ((0x00000040&(data))>>6)
#define HDMIDMA_CAP_STATUS_get_cap_field(data)                                ((0x00000020&(data))>>5)
#define HDMIDMA_CAP_STATUS_get_cap_fifo_full(data)                            ((0x00000010&(data))>>4)
#define HDMIDMA_CAP_STATUS_get_cap_fifo_empty(data)                           ((0x00000008&(data))>>3)
#define HDMIDMA_CAP_STATUS_get_cap_fifo_overflow(data)                        ((0x00000004&(data))>>2)
#define HDMIDMA_CAP_STATUS_get_cap_fifo_underflow(data)                       ((0x00000002&(data))>>1)
#define HDMIDMA_CAP_STATUS_get_cap_ddr_over_range(data)                       (0x00000001&(data))



#define HDMIDMA_CTS_FIFO_CTRL                                                 0x1802585c
#define HDMIDMA_CTS_FIFO_CTRL_reg_addr                                        "0xb802585c"
#define HDMIDMA_CTS_FIFO_CTRL_reg                                             0xb802585c
#define HDMIDMA_CTS_FIFO_CTRL_inst_addr                                       "0x0217"
#define HDMIDMA_CTS_FIFO_CTRL_inst                                            0x0217
#define HDMIDMA_CTS_FIFO_CTRL_dummy_cts_fifo_shift                            (8)
#define HDMIDMA_CTS_FIFO_CTRL_force_ctsfifo_rstn_shift                        (2)
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_vsrst_shift                          (1)
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_bypass_shift                         (0)
#define HDMIDMA_CTS_FIFO_CTRL_dummy_cts_fifo_mask                             (0xFFFFFF00)
#define HDMIDMA_CTS_FIFO_CTRL_force_ctsfifo_rstn_mask                         (0x00000004)
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_vsrst_mask                           (0x00000002)
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_bypass_mask                          (0x00000001)
#define HDMIDMA_CTS_FIFO_CTRL_dummy_cts_fifo(data)                            (0xFFFFFF00&((data)<<8))
#define HDMIDMA_CTS_FIFO_CTRL_force_ctsfifo_rstn(data)                        (0x00000004&((data)<<2))
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_vsrst(data)                          (0x00000002&((data)<<1))
#define HDMIDMA_CTS_FIFO_CTRL_en_ctsfifo_bypass(data)                         (0x00000001&(data))
#define HDMIDMA_CTS_FIFO_CTRL_get_dummy_cts_fifo(data)                        ((0xFFFFFF00&(data))>>8)
#define HDMIDMA_CTS_FIFO_CTRL_get_force_ctsfifo_rstn(data)                    ((0x00000004&(data))>>2)
#define HDMIDMA_CTS_FIFO_CTRL_get_en_ctsfifo_vsrst(data)                      ((0x00000002&(data))>>1)
#define HDMIDMA_CTS_FIFO_CTRL_get_en_ctsfifo_bypass(data)                     (0x00000001&(data))


#define HDMIDMA_LR_CRC_CTRL                                                   0x18025860
#define HDMIDMA_LR_CRC_CTRL_reg_addr                                          "0xb8025860"
#define HDMIDMA_LR_CRC_CTRL_reg                                               0xb8025860
#define HDMIDMA_LR_CRC_CTRL_inst_addr                                         "0x0218"
#define HDMIDMA_LR_CRC_CTRL_inst                                              0x0218
#define HDMIDMA_LR_CRC_CTRL_r_crc_conti_shift                                 (9)
#define HDMIDMA_LR_CRC_CTRL_r_crc_start_shift                                 (8)
#define HDMIDMA_LR_CRC_CTRL_l_crc_conti_shift                                 (1)
#define HDMIDMA_LR_CRC_CTRL_l_crc_start_shift                                 (0)
#define HDMIDMA_LR_CRC_CTRL_r_crc_conti_mask                                  (0x00000200)
#define HDMIDMA_LR_CRC_CTRL_r_crc_start_mask                                  (0x00000100)
#define HDMIDMA_LR_CRC_CTRL_l_crc_conti_mask                                  (0x00000002)
#define HDMIDMA_LR_CRC_CTRL_l_crc_start_mask                                  (0x00000001)
#define HDMIDMA_LR_CRC_CTRL_r_crc_conti(data)                                 (0x00000200&((data)<<9))
#define HDMIDMA_LR_CRC_CTRL_r_crc_start(data)                                 (0x00000100&((data)<<8))
#define HDMIDMA_LR_CRC_CTRL_l_crc_conti(data)                                 (0x00000002&((data)<<1))
#define HDMIDMA_LR_CRC_CTRL_l_crc_start(data)                                 (0x00000001&(data))
#define HDMIDMA_LR_CRC_CTRL_get_r_crc_conti(data)                             ((0x00000200&(data))>>9)
#define HDMIDMA_LR_CRC_CTRL_get_r_crc_start(data)                             ((0x00000100&(data))>>8)
#define HDMIDMA_LR_CRC_CTRL_get_l_crc_conti(data)                             ((0x00000002&(data))>>1)
#define HDMIDMA_LR_CRC_CTRL_get_l_crc_start(data)                             (0x00000001&(data))


#define HDMIDMA_CRC_L_RESULT                                                  0x18025864
#define HDMIDMA_CRC_L_RESULT_reg_addr                                         "0xb8025864"
#define HDMIDMA_CRC_L_RESULT_reg                                              0xb8025864
#define HDMIDMA_CRC_L_RESULT_inst_addr                                        "0x0219"
#define HDMIDMA_CRC_L_RESULT_inst                                             0x0219
#define HDMIDMA_CRC_L_RESULT_crc_l_result_shift                               (0)
#define HDMIDMA_CRC_L_RESULT_crc_l_result_mask                                (0xFFFFFFFF)
#define HDMIDMA_CRC_L_RESULT_crc_l_result(data)                               (0xFFFFFFFF&(data))
#define HDMIDMA_CRC_L_RESULT_get_crc_l_result(data)                           (0xFFFFFFFF&(data))


#define HDMIDMA_CRC_R_RESULT                                                  0x18025868
#define HDMIDMA_CRC_R_RESULT_reg_addr                                         "0xb8025868"
#define HDMIDMA_CRC_R_RESULT_reg                                              0xb8025868
#define HDMIDMA_CRC_R_RESULT_inst_addr                                        "0x021A"
#define HDMIDMA_CRC_R_RESULT_inst                                             0x021A
#define HDMIDMA_CRC_R_RESULT_crc_r_result_shift                               (0)
#define HDMIDMA_CRC_R_RESULT_crc_r_result_mask                                (0xFFFFFFFF)
#define HDMIDMA_CRC_R_RESULT_crc_r_result(data)                               (0xFFFFFFFF&(data))
#define HDMIDMA_CRC_R_RESULT_get_crc_r_result(data)                           (0xFFFFFFFF&(data))


#define HDMIDMA_INTERRUPT_ENABLE                                              0x1802586c
#define HDMIDMA_INTERRUPT_ENABLE_reg_addr                                     "0xb802586c"
#define HDMIDMA_INTERRUPT_ENABLE_reg                                          0xb802586c
#define HDMIDMA_INTERRUPT_ENABLE_inst_addr                                    "0x021B"
#define HDMIDMA_INTERRUPT_ENABLE_inst                                         0x021B
#define HDMIDMA_INTERRUPT_ENABLE_mem_err_ie_shift                             (2)
#define HDMIDMA_INTERRUPT_ENABLE_fifo_err_ie_shift                            (1)
#define HDMIDMA_INTERRUPT_ENABLE_vs_rising_ie_shift                           (0)
#define HDMIDMA_INTERRUPT_ENABLE_mem_err_ie_mask                              (0x00000004)
#define HDMIDMA_INTERRUPT_ENABLE_fifo_err_ie_mask                             (0x00000002)
#define HDMIDMA_INTERRUPT_ENABLE_vs_rising_ie_mask                            (0x00000001)
#define HDMIDMA_INTERRUPT_ENABLE_mem_err_ie(data)                             (0x00000004&((data)<<2))
#define HDMIDMA_INTERRUPT_ENABLE_fifo_err_ie(data)                            (0x00000002&((data)<<1))
#define HDMIDMA_INTERRUPT_ENABLE_vs_rising_ie(data)                           (0x00000001&(data))
#define HDMIDMA_INTERRUPT_ENABLE_get_mem_err_ie(data)                         ((0x00000004&(data))>>2)
#define HDMIDMA_INTERRUPT_ENABLE_get_fifo_err_ie(data)                        ((0x00000002&(data))>>1)
#define HDMIDMA_INTERRUPT_ENABLE_get_vs_rising_ie(data)                       (0x00000001&(data))


#define HDMIDMA_I3DDMA_ENABLE                                                 0x18025870
#define HDMIDMA_I3DDMA_ENABLE_reg_addr                                        "0xb8025870"
#define HDMIDMA_I3DDMA_ENABLE_reg                                             0xb8025870
#define HDMIDMA_I3DDMA_ENABLE_inst_addr                                       "0x021C"
#define HDMIDMA_I3DDMA_ENABLE_inst                                            0x021C
#define HDMIDMA_I3DDMA_ENABLE_frc_style_shift                                 (4)
#define HDMIDMA_I3DDMA_ENABLE_frc_en_shift                                    (3)
#define HDMIDMA_I3DDMA_ENABLE_tg_en_shift                                     (2)
#define HDMIDMA_I3DDMA_ENABLE_lr_separate_en_shift                            (1)
#define HDMIDMA_I3DDMA_ENABLE_cap_en_shift                                    (0)
#define HDMIDMA_I3DDMA_ENABLE_frc_style_mask                                  (0x00000010)
#define HDMIDMA_I3DDMA_ENABLE_frc_en_mask                                     (0x00000008)
#define HDMIDMA_I3DDMA_ENABLE_tg_en_mask                                      (0x00000004)
#define HDMIDMA_I3DDMA_ENABLE_lr_separate_en_mask                             (0x00000002)
#define HDMIDMA_I3DDMA_ENABLE_cap_en_mask                                     (0x00000001)
#define HDMIDMA_I3DDMA_ENABLE_frc_style(data)                                 (0x00000010&((data)<<4))
#define HDMIDMA_I3DDMA_ENABLE_frc_en(data)                                    (0x00000008&((data)<<3))
#define HDMIDMA_I3DDMA_ENABLE_tg_en(data)                                     (0x00000004&((data)<<2))
#define HDMIDMA_I3DDMA_ENABLE_lr_separate_en(data)                            (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_ENABLE_cap_en(data)                                    (0x00000001&(data))
#define HDMIDMA_I3DDMA_ENABLE_get_frc_style(data)                             ((0x00000010&(data))>>4)
#define HDMIDMA_I3DDMA_ENABLE_get_frc_en(data)                                ((0x00000008&(data))>>3)
#define HDMIDMA_I3DDMA_ENABLE_get_tg_en(data)                                 ((0x00000004&(data))>>2)
#define HDMIDMA_I3DDMA_ENABLE_get_lr_separate_en(data)                        ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_ENABLE_get_cap_en(data)                                (0x00000001&(data))


#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP                                      0x18025874
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_reg_addr                             "0xb8025874"
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_reg                                  0xb8025874
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_inst_addr                            "0x021D"
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_inst                                 0x021D
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_channel_swap_shift               (4)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_8byte_swap_shift                 (3)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_4byte_swap_shift                 (2)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_2byte_swap_shift                 (1)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_1byte_swap_shift                 (0)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_channel_swap_mask                (0x00000070)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_8byte_swap_mask                  (0x00000008)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_4byte_swap_mask                  (0x00000004)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_2byte_swap_mask                  (0x00000002)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_1byte_swap_mask                  (0x00000001)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_channel_swap(data)               (0x00000070&((data)<<4))
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_8byte_swap(data)                 (0x00000008&((data)<<3))
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_4byte_swap(data)                 (0x00000004&((data)<<2))
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_2byte_swap(data)                 (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_dma_1byte_swap(data)                 (0x00000001&(data))
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_get_dma_channel_swap(data)           ((0x00000070&(data))>>4)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_get_dma_8byte_swap(data)             ((0x00000008&(data))>>3)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_get_dma_4byte_swap(data)             ((0x00000004&(data))>>2)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_get_dma_2byte_swap(data)             ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_BYTE_CHANNEL_SWAP_get_dma_1byte_swap(data)             (0x00000001&(data))


#define HDMIDMA_CAP_L1_START_DB_2                                             0x18025878
#define HDMIDMA_CAP_L1_START_DB_2_reg_addr                                    "0xb8025878"
#define HDMIDMA_CAP_L1_START_DB_2_reg                                         0xb8025878
#define HDMIDMA_CAP_L1_START_DB_2_inst_addr                                   "0x021E"
#define HDMIDMA_CAP_L1_START_DB_2_inst                                        0x021E
#define HDMIDMA_CAP_L1_START_DB_2_cap2_l1_start_db_shift                      (3)
#define HDMIDMA_CAP_L1_START_DB_2_cap2_l1_start_db_mask                       (0x7FFFFFF8)
#define HDMIDMA_CAP_L1_START_DB_2_cap2_l1_start_db(data)                      (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L1_START_DB_2_get_cap2_l1_start_db(data)                  ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R1_START_DB_2                                             0x1802587c
#define HDMIDMA_CAP_R1_START_DB_2_reg_addr                                    "0xb802587c"
#define HDMIDMA_CAP_R1_START_DB_2_reg                                         0xb802587c
#define HDMIDMA_CAP_R1_START_DB_2_inst_addr                                   "0x021F"
#define HDMIDMA_CAP_R1_START_DB_2_inst                                        0x021F
#define HDMIDMA_CAP_R1_START_DB_2_cap2_r1_start_db_shift                      (3)
#define HDMIDMA_CAP_R1_START_DB_2_cap2_r1_start_db_mask                       (0x7FFFFFF8)
#define HDMIDMA_CAP_R1_START_DB_2_cap2_r1_start_db(data)                      (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R1_START_DB_2_get_cap2_r1_start_db(data)                  ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_STATUS_2                                                  0x18025880
#define HDMIDMA_CAP_STATUS_2_reg_addr                                         "0xb8025880"
#define HDMIDMA_CAP_STATUS_2_reg                                              0xb8025880
#define HDMIDMA_CAP_STATUS_2_inst_addr                                        "0x0220"
#define HDMIDMA_CAP_STATUS_2_inst                                             0x0220
#define HDMIDMA_CAP_STATUS_2_cap2_block_shift                                 (6)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_full_shift                             (4)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_empty_shift                            (3)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_overflow_shift                         (2)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_underflow_shift                        (1)
#define HDMIDMA_CAP_STATUS_2_cap2_ddr_over_range_shift                        (0)
#define HDMIDMA_CAP_STATUS_2_cap2_block_mask                                  (0x00000040)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_full_mask                              (0x00000010)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_empty_mask                             (0x00000008)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_overflow_mask                          (0x00000004)
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_underflow_mask                         (0x00000002)
#define HDMIDMA_CAP_STATUS_2_cap2_ddr_over_range_mask                         (0x00000001)
#define HDMIDMA_CAP_STATUS_2_cap2_block(data)                                 (0x00000040&((data)<<6))
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_full(data)                             (0x00000010&((data)<<4))
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_empty(data)                            (0x00000008&((data)<<3))
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_overflow(data)                         (0x00000004&((data)<<2))
#define HDMIDMA_CAP_STATUS_2_cap2_fifo_underflow(data)                        (0x00000002&((data)<<1))
#define HDMIDMA_CAP_STATUS_2_cap2_ddr_over_range(data)                        (0x00000001&(data))
#define HDMIDMA_CAP_STATUS_2_get_cap2_block(data)                             ((0x00000040&(data))>>6)
#define HDMIDMA_CAP_STATUS_2_get_cap2_fifo_full(data)                         ((0x00000010&(data))>>4)
#define HDMIDMA_CAP_STATUS_2_get_cap2_fifo_empty(data)                        ((0x00000008&(data))>>3)
#define HDMIDMA_CAP_STATUS_2_get_cap2_fifo_overflow(data)                     ((0x00000004&(data))>>2)
#define HDMIDMA_CAP_STATUS_2_get_cap2_fifo_underflow(data)                    ((0x00000002&(data))>>1)
#define HDMIDMA_CAP_STATUS_2_get_cap2_ddr_over_range(data)                    (0x00000001&(data))


#define HDMIDMA_CAP_L3_START                                                  0x18025884
#define HDMIDMA_CAP_L3_START_reg_addr                                         "0xb8025884"
#define HDMIDMA_CAP_L3_START_reg                                              0xb8025884
#define HDMIDMA_CAP_L3_START_inst_addr                                        "0x0221"
#define HDMIDMA_CAP_L3_START_inst                                             0x0221
#define HDMIDMA_CAP_L3_START_cap_l3_start_shift                               (3)
#define HDMIDMA_CAP_L3_START_cap_l3_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_L3_START_cap_l3_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L3_START_get_cap_l3_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R3_START                                                  0x18025888
#define HDMIDMA_CAP_R3_START_reg_addr                                         "0xb8025888"
#define HDMIDMA_CAP_R3_START_reg                                              0xb8025888
#define HDMIDMA_CAP_R3_START_inst_addr                                        "0x0222"
#define HDMIDMA_CAP_R3_START_inst                                             0x0222
#define HDMIDMA_CAP_R3_START_cap_r3_start_shift                               (3)
#define HDMIDMA_CAP_R3_START_cap_r3_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_R3_START_cap_r3_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R3_START_get_cap_r3_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_L4_START                                                  0x1802588c
#define HDMIDMA_CAP_L4_START_reg_addr                                         "0xb802588c"
#define HDMIDMA_CAP_L4_START_reg                                              0xb802588c
#define HDMIDMA_CAP_L4_START_inst_addr                                        "0x0223"
#define HDMIDMA_CAP_L4_START_inst                                             0x0223
#define HDMIDMA_CAP_L4_START_cap_l4_start_shift                               (3)
#define HDMIDMA_CAP_L4_START_cap_l4_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_L4_START_cap_l4_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_L4_START_get_cap_l4_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_CAP_R4_START                                                  0x18025890
#define HDMIDMA_CAP_R4_START_reg_addr                                         "0xb8025890"
#define HDMIDMA_CAP_R4_START_reg                                              0xb8025890
#define HDMIDMA_CAP_R4_START_inst_addr                                        "0x0224"
#define HDMIDMA_CAP_R4_START_inst                                             0x0224
#define HDMIDMA_CAP_R4_START_cap_r4_start_shift                               (3)
#define HDMIDMA_CAP_R4_START_cap_r4_start_mask                                (0x7FFFFFF8)
#define HDMIDMA_CAP_R4_START_cap_r4_start(data)                               (0x7FFFFFF8&((data)<<3))
#define HDMIDMA_CAP_R4_START_get_cap_r4_start(data)                           ((0x7FFFFFF8&(data))>>3)


#define HDMIDMA_I3DDMA_BIST_CAP_FAIL                                          0x180258d8
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_reg_addr                                 "0xb80258d8"
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_reg                                      0xb80258d8
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_inst_addr                                "0x0236"
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_inst                                     0x0236
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap2_fail_shift              (1)
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap_fail_shift               (0)
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap2_fail_mask               (0x00000002)
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap_fail_mask                (0x00000001)
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap2_fail(data)              (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_i3ddma_bist_cap_fail(data)               (0x00000001&(data))
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_get_i3ddma_bist_cap2_fail(data)          ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_BIST_CAP_FAIL_get_i3ddma_bist_cap_fail(data)           (0x00000001&(data))


#define HDMIDMA_I3DDMA_DRF_CAP_FAIL                                           0x180258ec
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_reg_addr                                  "0xb80258ec"
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_reg                                       0xb80258ec
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_inst_addr                                 "0x023B"
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_inst                                      0x023B
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap2_fail_shift                (1)
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap_fail_shift                 (0)
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap2_fail_mask                 (0x00000002)
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap_fail_mask                  (0x00000001)
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap2_fail(data)                (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_i3ddma_drf_cap_fail(data)                 (0x00000001&(data))
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_get_i3ddma_drf_cap2_fail(data)            ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_DRF_CAP_FAIL_get_i3ddma_drf_cap_fail(data)             (0x00000001&(data))


#define HDMIDMA_I3DDMA_DVS                                                    0x180258f0
#define HDMIDMA_I3DDMA_DVS_reg_addr                                           "0xb80258f0"
#define HDMIDMA_I3DDMA_DVS_reg                                                0xb80258f0
#define HDMIDMA_I3DDMA_DVS_inst_addr                                          "0x023C"
#define HDMIDMA_I3DDMA_DVS_inst                                               0x023C
#define HDMIDMA_I3DDMA_DVS_cap2_dvsb_shift                                    (12)
#define HDMIDMA_I3DDMA_DVS_cap2_dvsa_shift                                    (8)
#define HDMIDMA_I3DDMA_DVS_cap_dvsb_shift                                     (4)
#define HDMIDMA_I3DDMA_DVS_cap_dvsa_shift                                     (0)
#define HDMIDMA_I3DDMA_DVS_cap2_dvsb_mask                                     (0x0000F000)
#define HDMIDMA_I3DDMA_DVS_cap2_dvsa_mask                                     (0x00000F00)
#define HDMIDMA_I3DDMA_DVS_cap_dvsb_mask                                      (0x000000F0)
#define HDMIDMA_I3DDMA_DVS_cap_dvsa_mask                                      (0x0000000F)
#define HDMIDMA_I3DDMA_DVS_cap2_dvsb(data)                                    (0x0000F000&((data)<<12))
#define HDMIDMA_I3DDMA_DVS_cap2_dvsa(data)                                    (0x00000F00&((data)<<8))
#define HDMIDMA_I3DDMA_DVS_cap_dvsb(data)                                     (0x000000F0&((data)<<4))
#define HDMIDMA_I3DDMA_DVS_cap_dvsa(data)                                     (0x0000000F&(data))
#define HDMIDMA_I3DDMA_DVS_get_cap2_dvsb(data)                                ((0x0000F000&(data))>>12)
#define HDMIDMA_I3DDMA_DVS_get_cap2_dvsa(data)                                ((0x00000F00&(data))>>8)
#define HDMIDMA_I3DDMA_DVS_get_cap_dvsb(data)                                 ((0x000000F0&(data))>>4)
#define HDMIDMA_I3DDMA_DVS_get_cap_dvsa(data)                                 (0x0000000F&(data))


#define HDMIDMA_I3DDMA_DVSE                                                   0x180258f4
#define HDMIDMA_I3DDMA_DVSE_reg_addr                                          "0xb80258f4"
#define HDMIDMA_I3DDMA_DVSE_reg                                               0xb80258f4
#define HDMIDMA_I3DDMA_DVSE_inst_addr                                         "0x023D"
#define HDMIDMA_I3DDMA_DVSE_inst                                              0x023D
#define HDMIDMA_I3DDMA_DVSE_cap2_dvseb_shift                                  (3)
#define HDMIDMA_I3DDMA_DVSE_cap2_dvsea_shift                                  (2)
#define HDMIDMA_I3DDMA_DVSE_cap_dvseb_shift                                   (1)
#define HDMIDMA_I3DDMA_DVSE_cap_dvsea_shift                                   (0)
#define HDMIDMA_I3DDMA_DVSE_cap2_dvseb_mask                                   (0x00000008)
#define HDMIDMA_I3DDMA_DVSE_cap2_dvsea_mask                                   (0x00000004)
#define HDMIDMA_I3DDMA_DVSE_cap_dvseb_mask                                    (0x00000002)
#define HDMIDMA_I3DDMA_DVSE_cap_dvsea_mask                                    (0x00000001)
#define HDMIDMA_I3DDMA_DVSE_cap2_dvseb(data)                                  (0x00000008&((data)<<3))
#define HDMIDMA_I3DDMA_DVSE_cap2_dvsea(data)                                  (0x00000004&((data)<<2))
#define HDMIDMA_I3DDMA_DVSE_cap_dvseb(data)                                   (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_DVSE_cap_dvsea(data)                                   (0x00000001&(data))
#define HDMIDMA_I3DDMA_DVSE_get_cap2_dvseb(data)                              ((0x00000008&(data))>>3)
#define HDMIDMA_I3DDMA_DVSE_get_cap2_dvsea(data)                              ((0x00000004&(data))>>2)
#define HDMIDMA_I3DDMA_DVSE_get_cap_dvseb(data)                               ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_DVSE_get_cap_dvsea(data)                               (0x00000001&(data))


#define HDMIDMA_I3DDMA_LS                                                     0x180258f8
#define HDMIDMA_I3DDMA_LS_reg_addr                                            "0xb80258f8"
#define HDMIDMA_I3DDMA_LS_reg                                                 0xb80258f8
#define HDMIDMA_I3DDMA_LS_inst_addr                                           "0x023E"
#define HDMIDMA_I3DDMA_LS_inst                                                0x023E
#define HDMIDMA_I3DDMA_LS_cap2_ls_shift                                       (1)
#define HDMIDMA_I3DDMA_LS_cap_ls_shift                                        (0)
#define HDMIDMA_I3DDMA_LS_cap2_ls_mask                                        (0x00000002)
#define HDMIDMA_I3DDMA_LS_cap_ls_mask                                         (0x00000001)
#define HDMIDMA_I3DDMA_LS_cap2_ls(data)                                       (0x00000002&((data)<<1))
#define HDMIDMA_I3DDMA_LS_cap_ls(data)                                        (0x00000001&(data))
#define HDMIDMA_I3DDMA_LS_get_cap2_ls(data)                                   ((0x00000002&(data))>>1)
#define HDMIDMA_I3DDMA_LS_get_cap_ls(data)                                    (0x00000001&(data))
#endif





// HDMI MEASUREMENT
// I domain on line measurasure spec

#define HDMI_ONMS_CTRL                                                     0x18021300
#define HDMI_ONMS_CTRL_reg_addr                                            "0xb8021300"
#define HDMI_ONMS_CTRL_reg                                                 0xb8021300
#define HDMI_ONMS_CTRL_inst_addr                                           "0x00C0"
#define HDMI_ONMS_CTRL_inst                                                0x00C0
#define HDMI_ONMS_CTRL_dummy_ctrl_shift                                    (28)
#define HDMI_ONMS_CTRL_pixel_get_en_shift                                  (27)
#define HDMI_ONMS_CTRL_pixel_get_sel_shift                                 (25)
#define HDMI_ONMS_CTRL_progressive_shift                                   (24)
#define HDMI_ONMS_CTRL_vtotal_max_delta_shift                              (20)
#define HDMI_ONMS_CTRL_htotal_max_delta_shift                              (16)
#define HDMI_ONMS_CTRL_pixel_encoding_shift                                (12)
#define HDMI_ONMS_CTRL_vact_space_threshold_shift                          (8)
#define HDMI_ONMS_CTRL_vact_space_meas_en_shift                            (7)
#define HDMI_ONMS_CTRL_meas_to_sel_shift                                   (6)
#define HDMI_ONMS_CTRL_sycms_clk_shift                                     (5)
#define HDMI_ONMS_CTRL_vs_meas_inv_shift                                   (4)
#define HDMI_ONMS_CTRL_hs_meas_inv_shift                                   (3)
#define HDMI_ONMS_CTRL_popup_meas_shift                                    (2)
#define HDMI_ONMS_CTRL_ms_conti_shift                                      (1)
#define HDMI_ONMS_CTRL_start_ms_shift                                      (0)
#define HDMI_ONMS_CTRL_dummy_ctrl_mask                                     (0xF0000000)
#define HDMI_ONMS_CTRL_pixel_get_en_mask                                   (0x08000000)
#define HDMI_ONMS_CTRL_pixel_get_sel_mask                                  (0x06000000)
#define HDMI_ONMS_CTRL_progressive_mask                                    (0x01000000)
#define HDMI_ONMS_CTRL_vtotal_max_delta_mask                               (0x00F00000)
#define HDMI_ONMS_CTRL_htotal_max_delta_mask                               (0x000F0000)
#define HDMI_ONMS_CTRL_pixel_encoding_mask                                 (0x00001000)
#define HDMI_ONMS_CTRL_vact_space_threshold_mask                           (0x00000F00)
#define HDMI_ONMS_CTRL_vact_space_meas_en_mask                             (0x00000080)
#define HDMI_ONMS_CTRL_meas_to_sel_mask                                    (0x00000040)
#define HDMI_ONMS_CTRL_sycms_clk_mask                                      (0x00000020)
#define HDMI_ONMS_CTRL_vs_meas_inv_mask                                    (0x00000010)
#define HDMI_ONMS_CTRL_hs_meas_inv_mask                                    (0x00000008)
#define HDMI_ONMS_CTRL_popup_meas_mask                                     (0x00000004)
#define HDMI_ONMS_CTRL_ms_conti_mask                                       (0x00000002)
#define HDMI_ONMS_CTRL_start_ms_mask                                       (0x00000001)
#define HDMI_ONMS_CTRL_dummy_ctrl(data)                                    (0xF0000000&((data)<<28))
#define HDMI_ONMS_CTRL_pixel_get_en(data)                                  (0x08000000&((data)<<27))
#define HDMI_ONMS_CTRL_pixel_get_sel(data)                                 (0x06000000&((data)<<25))
#define HDMI_ONMS_CTRL_progressive(data)                                   (0x01000000&((data)<<24))
#define HDMI_ONMS_CTRL_vtotal_max_delta(data)                              (0x00F00000&((data)<<20))
#define HDMI_ONMS_CTRL_htotal_max_delta(data)                              (0x000F0000&((data)<<16))
#define HDMI_ONMS_CTRL_pixel_encoding(data)                                (0x00001000&((data)<<12))
#define HDMI_ONMS_CTRL_vact_space_threshold(data)                          (0x00000F00&((data)<<8))
#define HDMI_ONMS_CTRL_vact_space_meas_en(data)                            (0x00000080&((data)<<7))
#define HDMI_ONMS_CTRL_meas_to_sel(data)                                   (0x00000040&((data)<<6))
#define HDMI_ONMS_CTRL_sycms_clk(data)                                     (0x00000020&((data)<<5))
#define HDMI_ONMS_CTRL_vs_meas_inv(data)                                   (0x00000010&((data)<<4))
#define HDMI_ONMS_CTRL_hs_meas_inv(data)                                   (0x00000008&((data)<<3))
#define HDMI_ONMS_CTRL_popup_meas(data)                                    (0x00000004&((data)<<2))
#define HDMI_ONMS_CTRL_ms_conti(data)                                      (0x00000002&((data)<<1))
#define HDMI_ONMS_CTRL_start_ms(data)                                      (0x00000001&(data))
#define HDMI_ONMS_CTRL_get_dummy_ctrl(data)                                ((0xF0000000&(data))>>28)
#define HDMI_ONMS_CTRL_get_pixel_get_en(data)                              ((0x08000000&(data))>>27)
#define HDMI_ONMS_CTRL_get_pixel_get_sel(data)                             ((0x06000000&(data))>>25)
#define HDMI_ONMS_CTRL_get_progressive(data)                               ((0x01000000&(data))>>24)
#define HDMI_ONMS_CTRL_get_vtotal_max_delta(data)                          ((0x00F00000&(data))>>20)
#define HDMI_ONMS_CTRL_get_htotal_max_delta(data)                          ((0x000F0000&(data))>>16)
#define HDMI_ONMS_CTRL_get_pixel_encoding(data)                            ((0x00001000&(data))>>12)
#define HDMI_ONMS_CTRL_get_vact_space_threshold(data)                      ((0x00000F00&(data))>>8)
#define HDMI_ONMS_CTRL_get_vact_space_meas_en(data)                        ((0x00000080&(data))>>7)
#define HDMI_ONMS_CTRL_get_meas_to_sel(data)                               ((0x00000040&(data))>>6)
#define HDMI_ONMS_CTRL_get_sycms_clk(data)                                 ((0x00000020&(data))>>5)
#define HDMI_ONMS_CTRL_get_vs_meas_inv(data)                               ((0x00000010&(data))>>4)
#define HDMI_ONMS_CTRL_get_hs_meas_inv(data)                               ((0x00000008&(data))>>3)
#define HDMI_ONMS_CTRL_get_popup_meas(data)                                ((0x00000004&(data))>>2)
#define HDMI_ONMS_CTRL_get_ms_conti(data)                                  ((0x00000002&(data))>>1)
#define HDMI_ONMS_CTRL_get_start_ms(data)                                  (0x00000001&(data))
/*
//This REG is not used by HDMI
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0                                  0x18021304
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_reg_addr                         "0xb8021304"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_reg                              0xb8021304
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_inst_addr                        "0x00C1"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_inst                             0x00C1
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_pixel_ok_shift                   (24)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_r_value_shift                (12)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_g_value_shift                (0)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_pixel_ok_mask                    (0x01000000)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_r_value_mask                 (0x00FFF000)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_g_value_mask                 (0x00000FFF)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_pixel_ok(data)                   (0x01000000&((data)<<24))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_r_value(data)                (0x00FFF000&((data)<<12))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_g_value(data)                (0x00000FFF&(data))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_pixel_ok(data)               ((0x01000000&(data))>>24)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_get_r_value(data)            ((0x00FFF000&(data))>>12)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_0_get_get_g_value(data)            (0x00000FFF&(data))


#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1                                  0x18021308
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_reg_addr                         "0xb8021308"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_reg                              0xb8021308
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_inst_addr                        "0x00C2"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_inst                             0x00C2
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_get_b_value_shift                (0)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_get_b_value_mask                 (0x00000FFF)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_get_b_value(data)                (0x00000FFF&(data))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_GET_1_get_get_b_value(data)            (0x00000FFF&(data))


#define HDMI_ONMS_BLANK_PIXEL_VALUE_0                                      0x1802130c
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_reg_addr                             "0xb802130c"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_reg                                  0xb802130c
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_inst_addr                            "0x00C3"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_inst                                 0x00C3
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_r_value_shift                 (12)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_g_value_shift                 (0)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_r_value_mask                  (0x00FFF000)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_g_value_mask                  (0x00000FFF)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_r_value(data)                 (0x00FFF000&((data)<<12))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_active_g_value(data)                 (0x00000FFF&(data))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_get_active_r_value(data)             ((0x00FFF000&(data))>>12)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_0_get_active_g_value(data)             (0x00000FFF&(data))


#define HDMI_ONMS_BLANK_PIXEL_VALUE_1                                      0x18021310
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_reg_addr                             "0xb8021310"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_reg                                  0xb8021310
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_inst_addr                            "0x00C4"
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_inst                                 0x00C4
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_active_b_value_shift                 (0)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_active_b_value_mask                  (0x00000FFF)
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_active_b_value(data)                 (0x00000FFF&(data))
#define HDMI_ONMS_BLANK_PIXEL_VALUE_1_get_active_b_value(data)             (0x00000FFF&(data))


#define HDMI_ONMS_FP_VACT12                                                0x18021314
#define HDMI_ONMS_FP_VACT12_reg_addr                                       "0xb8021314"
#define HDMI_ONMS_FP_VACT12_reg                                            0xb8021314
#define HDMI_ONMS_FP_VACT12_inst_addr                                      "0x00C5"
#define HDMI_ONMS_FP_VACT12_inst                                           0x00C5
#define HDMI_ONMS_FP_VACT12_vact2_shift                                    (16)
#define HDMI_ONMS_FP_VACT12_vact1_shift                                    (0)
#define HDMI_ONMS_FP_VACT12_vact2_mask                                     (0x07FF0000)
#define HDMI_ONMS_FP_VACT12_vact1_mask                                     (0x000007FF)
#define HDMI_ONMS_FP_VACT12_vact2(data)                                    (0x07FF0000&((data)<<16))
#define HDMI_ONMS_FP_VACT12_vact1(data)                                    (0x000007FF&(data))
#define HDMI_ONMS_FP_VACT12_get_vact2(data)                                ((0x07FF0000&(data))>>16)
#define HDMI_ONMS_FP_VACT12_get_vact1(data)                                (0x000007FF&(data))


#define HDMI_ONMS_FP_VACT34                                                0x18021318
#define HDMI_ONMS_FP_VACT34_reg_addr                                       "0xb8021318"
#define HDMI_ONMS_FP_VACT34_reg                                            0xb8021318
#define HDMI_ONMS_FP_VACT34_inst_addr                                      "0x00C6"
#define HDMI_ONMS_FP_VACT34_inst                                           0x00C6
#define HDMI_ONMS_FP_VACT34_vact4_shift                                    (16)
#define HDMI_ONMS_FP_VACT34_vact3_shift                                    (0)
#define HDMI_ONMS_FP_VACT34_vact4_mask                                     (0x07FF0000)
#define HDMI_ONMS_FP_VACT34_vact3_mask                                     (0x000007FF)
#define HDMI_ONMS_FP_VACT34_vact4(data)                                    (0x07FF0000&((data)<<16))
#define HDMI_ONMS_FP_VACT34_vact3(data)                                    (0x000007FF&(data))
#define HDMI_ONMS_FP_VACT34_get_vact4(data)                                ((0x07FF0000&(data))>>16)
#define HDMI_ONMS_FP_VACT34_get_vact3(data)                                (0x000007FF&(data))


#define HDMI_ONMS_FP_VACT_SPACE                                            0x1802131c
#define HDMI_ONMS_FP_VACT_SPACE_reg_addr                                   "0xb802131c"
#define HDMI_ONMS_FP_VACT_SPACE_reg                                        0xb802131c
#define HDMI_ONMS_FP_VACT_SPACE_inst_addr                                  "0x00C7"
#define HDMI_ONMS_FP_VACT_SPACE_inst                                       0x00C7
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space1_shift                       (20)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space2_shift                       (10)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space3_shift                       (0)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space1_mask                        (0x3FF00000)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space2_mask                        (0x000FFC00)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space3_mask                        (0x000003FF)
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space1(data)                       (0x3FF00000&((data)<<20))
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space2(data)                       (0x000FFC00&((data)<<10))
#define HDMI_ONMS_FP_VACT_SPACE_fp_vact_space3(data)                       (0x000003FF&(data))
#define HDMI_ONMS_FP_VACT_SPACE_get_fp_vact_space1(data)                   ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_FP_VACT_SPACE_get_fp_vact_space2(data)                   ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_FP_VACT_SPACE_get_fp_vact_space3(data)                   (0x000003FF&(data))


#define HDMI_ONMS_BLANK_LINE                                               0x18021320
#define HDMI_ONMS_BLANK_LINE_reg_addr                                      "0xb8021320"
#define HDMI_ONMS_BLANK_LINE_reg                                           0xb8021320
#define HDMI_ONMS_BLANK_LINE_inst_addr                                     "0x00C8"
#define HDMI_ONMS_BLANK_LINE_inst                                          0x00C8
#define HDMI_ONMS_BLANK_LINE_r_blank_line_start_shift                      (16)
#define HDMI_ONMS_BLANK_LINE_l_blank_line_end_shift                        (0)
#define HDMI_ONMS_BLANK_LINE_r_blank_line_start_mask                       (0x07FF0000)
#define HDMI_ONMS_BLANK_LINE_l_blank_line_end_mask                         (0x000007FF)
#define HDMI_ONMS_BLANK_LINE_r_blank_line_start(data)                      (0x07FF0000&((data)<<16))
#define HDMI_ONMS_BLANK_LINE_l_blank_line_end(data)                        (0x000007FF&(data))
#define HDMI_ONMS_BLANK_LINE_get_r_blank_line_start(data)                  ((0x07FF0000&(data))>>16)
#define HDMI_ONMS_BLANK_LINE_get_l_blank_line_end(data)                    (0x000007FF&(data))


#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER                                0x18021324
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_reg_addr                       "0xb8021324"
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_reg                            0xb8021324
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_inst_addr                      "0x00C9"
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_inst                           0x00C9
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_end_shift          (16)
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_start_shift        (0)
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_end_mask           (0x03FF0000)
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_start_mask         (0x000003FF)
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_end(data)          (0x03FF0000&((data)<<16))
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_vact_space1_start(data)        (0x000003FF&(data))
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_get_vact_space1_end(data)      ((0x03FF0000&(data))>>16)
#define HDMI_ONMS_ACTIVE_SPACE1_LINE_NUMBER_get_vact_space1_start(data)    (0x000003FF&(data))


#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER                                0x18021328
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_reg_addr                       "0xb8021328"
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_reg                            0xb8021328
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_inst_addr                      "0x00CA"
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_inst                           0x00CA
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_end_shift          (16)
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_start_shift        (0)
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_end_mask           (0x03FF0000)
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_start_mask         (0x000003FF)
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_end(data)          (0x03FF0000&((data)<<16))
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_vact_space2_start(data)        (0x000003FF&(data))
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_get_vact_space2_end(data)      ((0x03FF0000&(data))>>16)
#define HDMI_ONMS_ACTIVE_SPACE2_LINE_NUMBER_get_vact_space2_start(data)    (0x000003FF&(data))


#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER                                0x1802132c
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_reg_addr                       "0xb802132c"
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_reg                            0xb802132c
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_inst_addr                      "0x00CB"
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_inst                           0x00CB
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_end_shift          (16)
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_start_shift        (0)
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_end_mask           (0x03FF0000)
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_start_mask         (0x000003FF)
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_end(data)          (0x03FF0000&((data)<<16))
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_vact_space3_start(data)        (0x000003FF&(data))
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_get_vact_space3_end(data)      ((0x03FF0000&(data))>>16)
#define HDMI_ONMS_ACTIVE_SPACE3_LINE_NUMBER_get_vact_space3_start(data)    (0x000003FF&(data))
*/
//This REG is  used by HDMI
#define HDMI_ONMS_VS_PERIOD                                                0x18021330
#define HDMI_ONMS_VS_PERIOD_reg_addr                                       "0xb8021330"
#define HDMI_ONMS_VS_PERIOD_reg                                            0xb8021330
#define HDMI_ONMS_VS_PERIOD_inst_addr                                      "0x00CC"
#define HDMI_ONMS_VS_PERIOD_inst                                           0x00CC
#define HDMI_ONMS_VS_PERIOD_vtotalde_shift                                 (16)
#define HDMI_ONMS_VS_PERIOD_vtotal_shift                                   (0)
#define HDMI_ONMS_VS_PERIOD_vtotalde_mask                                  (0x1FFF0000)
#define HDMI_ONMS_VS_PERIOD_vtotal_mask                                    (0x00003FFF)
#define HDMI_ONMS_VS_PERIOD_vtotalde(data)                                 (0x1FFF0000&((data)<<16))
#define HDMI_ONMS_VS_PERIOD_vtotal(data)                                   (0x00003FFF&(data))
#define HDMI_ONMS_VS_PERIOD_get_vtotalde(data)                             ((0x1FFF0000&(data))>>16)
#define HDMI_ONMS_VS_PERIOD_get_vtotal(data)                               (0x00003FFF&(data))

//This REG is not used by HDMI
/*
#define HDMI_ONMS_VSHS_HIGH_PERIOD                                         0x18021334
#define HDMI_ONMS_VSHS_HIGH_PERIOD_reg_addr                                "0xb8021334"
#define HDMI_ONMS_VSHS_HIGH_PERIOD_reg                                     0xb8021334
#define HDMI_ONMS_VSHS_HIGH_PERIOD_inst_addr                               "0x00CD"
#define HDMI_ONMS_VSHS_HIGH_PERIOD_inst                                    0x00CD
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hact_fract_shift                        (29)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_htotal_fract_shift                      (26)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_vs_high_period_shift                    (14)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hs_high_period_shift                    (0)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hact_fract_mask                         (0xE0000000)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_htotal_fract_mask                       (0x1C000000)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_vs_high_period_mask                     (0x03FFC000)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hs_high_period_mask                     (0x00003FFF)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hact_fract(data)                        (0xE0000000&((data)<<29))
#define HDMI_ONMS_VSHS_HIGH_PERIOD_htotal_fract(data)                      (0x1C000000&((data)<<26))
#define HDMI_ONMS_VSHS_HIGH_PERIOD_vs_high_period(data)                    (0x03FFC000&((data)<<14))
#define HDMI_ONMS_VSHS_HIGH_PERIOD_hs_high_period(data)                    (0x00003FFF&(data))
#define HDMI_ONMS_VSHS_HIGH_PERIOD_get_hact_fract(data)                    ((0xE0000000&(data))>>29)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_get_htotal_fract(data)                  ((0x1C000000&(data))>>26)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_get_vs_high_period(data)                ((0x03FFC000&(data))>>14)
#define HDMI_ONMS_VSHS_HIGH_PERIOD_get_hs_high_period(data)                (0x00003FFF&(data))
*/

#define HDMI_ONMS_HS_PERIOD                                                0x18021338
#define HDMI_ONMS_HS_PERIOD_reg_addr                                       "0xb8021338"
#define HDMI_ONMS_HS_PERIOD_reg                                            0xb8021338
#define HDMI_ONMS_HS_PERIOD_inst_addr                                      "0x00CE"
#define HDMI_ONMS_HS_PERIOD_inst                                           0x00CE
#define HDMI_ONMS_HS_PERIOD_hact_shift                                     (18)
#define HDMI_ONMS_HS_PERIOD_htotal_shift                                   (2)
#define HDMI_ONMS_HS_PERIOD_hact_mask                                      (0xFFFC0000)
#define HDMI_ONMS_HS_PERIOD_htotal_mask                                    (0x0000FFFC)
#define HDMI_ONMS_HS_PERIOD_hact(data)                                     (0xFFFC0000&((data)<<18))
#define HDMI_ONMS_HS_PERIOD_htotal(data)                                   (0x0000FFFC&((data)<<2))
#define HDMI_ONMS_HS_PERIOD_get_hact(data)                                 ((0xFFFC0000&(data))>>18)
#define HDMI_ONMS_HS_PERIOD_get_htotal(data)                               ((0x0000FFFC&(data))>>2)


#define HDMI_ONMS_VACT_STA                                                 0x1802133c
#define HDMI_ONMS_VACT_STA_reg_addr                                        "0xb802133c"
#define HDMI_ONMS_VACT_STA_reg                                             0xb802133c
#define HDMI_ONMS_VACT_STA_inst_addr                                       "0x00CF"
#define HDMI_ONMS_VACT_STA_inst                                            0x00CF
#define HDMI_ONMS_VACT_STA_vblank_len_shift                                (16)
#define HDMI_ONMS_VACT_STA_vact_start_shift                                (0)
#define HDMI_ONMS_VACT_STA_vblank_len_mask                                 (0x00FF0000)
#define HDMI_ONMS_VACT_STA_vact_start_mask                                 (0x00000FFF)
#define HDMI_ONMS_VACT_STA_vblank_len(data)                                (0x00FF0000&((data)<<16))
#define HDMI_ONMS_VACT_STA_vact_start(data)                                (0x00000FFF&(data))
#define HDMI_ONMS_VACT_STA_get_vblank_len(data)                            ((0x00FF0000&(data))>>16)
#define HDMI_ONMS_VACT_STA_get_vact_start(data)                            (0x00000FFF&(data))

//This REG is not used by HDMI

#define HDMI_ONMS_VACT_SPACE_MIN_VALUE                                     0x18021340
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_reg_addr                            "0xb8021340"
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_reg                                 0xb8021340
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_inst_addr                           "0x00D0"
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_inst                                0x00D0
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space3_min_shift               (20)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space2_min_shift               (10)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space1_min_shift               (0)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space3_min_mask                (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space2_min_mask                (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space1_min_mask                (0x000003FF)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space3_min(data)               (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space2_min(data)               (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_vact_space1_min(data)               (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_get_vact_space3_min(data)           ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_get_vact_space2_min(data)           ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE_MIN_VALUE_get_vact_space1_min(data)           (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO                                     0x18021344
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_reg_addr                            "0xb8021344"
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_reg                                 0xb8021344
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_inst_addr                           "0x00D1"
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_inst                                0x00D1
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_as1_max_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_get_as1_max_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_get_as1_max_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE1_MAX_INFO_get_as1_max_diff(data)              (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO                                     0x18021348
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_reg_addr                            "0xb8021348"
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_reg                                 0xb8021348
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_inst_addr                           "0x00D2"
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_inst                                0x00D2
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_as2_max_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_get_as2_max_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_get_as2_max_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE2_MAX_INFO_get_as2_max_diff(data)              (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO                                     0x1802134c
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_reg_addr                            "0xb802134c"
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_reg                                 0xb802134c
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_inst_addr                           "0x00D3"
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_inst                                0x00D3
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_as3_max_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_get_as3_max_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_get_as3_max_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE3_MAX_INFO_get_as3_max_diff(data)              (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO                                     0x18021350
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_reg_addr                            "0xb8021350"
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_reg                                 0xb8021350
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_inst_addr                           "0x00D4"
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_inst                                0x00D4
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_as1_min_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_get_as1_min_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_get_as1_min_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE1_MIN_INFO_get_as1_min_diff(data)              (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO                                     0x18021354
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_reg_addr                            "0xb8021354"
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_reg                                 0xb8021354
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_inst_addr                           "0x00D5"
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_inst                                0x00D5
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_as2_min_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_get_as2_min_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_get_as2_min_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE2_MIN_INFO_get_as2_min_diff(data)              (0x000003FF&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO                                     0x18021358
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_reg_addr                            "0xb8021358"
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_reg                                 0xb8021358
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_inst_addr                           "0x00D6"
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_inst                                0x00D6
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_end_shift                   (20)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_start_shift                 (10)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_diff_shift                  (0)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_end_mask                    (0x3FF00000)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_start_mask                  (0x000FFC00)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_diff_mask                   (0x000003FF)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_end(data)                   (0x3FF00000&((data)<<20))
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_start(data)                 (0x000FFC00&((data)<<10))
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_as3_min_diff(data)                  (0x000003FF&(data))
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_get_as3_min_end(data)               ((0x3FF00000&(data))>>20)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_get_as3_min_start(data)             ((0x000FFC00&(data))>>10)
#define HDMI_ONMS_VACT_SPACE3_MIN_INFO_get_as3_min_diff(data)              (0x000003FF&(data))


#define HDMI_ONMS_STATUS                                                   0x1802135c
#define HDMI_ONMS_STATUS_reg_addr                                          "0xb802135c"
#define HDMI_ONMS_STATUS_reg                                               0xb802135c
#define HDMI_ONMS_STATUS_inst_addr                                         "0x00D7"
#define HDMI_ONMS_STATUS_inst                                              0x00D7
#define HDMI_ONMS_STATUS_blk_2frame_en_shift                               (18)
#define HDMI_ONMS_STATUS_vs_pol_out_shift                                  (17)
#define HDMI_ONMS_STATUS_hs_pol_out_shift                                  (16)
#define HDMI_ONMS_STATUS_vs_per_over_range_shift                           (15)
#define HDMI_ONMS_STATUS_hs_per_over_range_shift                           (14)
#define HDMI_ONMS_STATUS_vs_per_timeout_shift                              (13)
#define HDMI_ONMS_STATUS_vs_high_timeout_shift                             (12)
#define HDMI_ONMS_STATUS_vs_per_overflow_shift                             (11)
#define HDMI_ONMS_STATUS_hs_per_overflow_shift                             (10)
#define HDMI_ONMS_STATUS_vs_pol_chg_shift                                  (9)
#define HDMI_ONMS_STATUS_hs_pol_chg_shift                                  (8)
#define HDMI_ONMS_STATUS_vtotalde_chg_shift                                (7)
#define HDMI_ONMS_STATUS_vtotal_chg_shift                                  (6)
#define HDMI_ONMS_STATUS_hact_chg_shift                                    (5)
#define HDMI_ONMS_STATUS_htotal_chg_shift                                  (4)
#define HDMI_ONMS_STATUS_hs_active_pixel_var_shift                         (3)
#define HDMI_ONMS_STATUS_vact_space3_under_min_shift                       (2)
#define HDMI_ONMS_STATUS_vact_space2_under_min_shift                       (1)
#define HDMI_ONMS_STATUS_vact_space1_under_min_shift                       (0)
#define HDMI_ONMS_STATUS_blk_2frame_en_mask                                (0x00040000)
#define HDMI_ONMS_STATUS_vs_pol_out_mask                                   (0x00020000)
#define HDMI_ONMS_STATUS_hs_pol_out_mask                                   (0x00010000)
#define HDMI_ONMS_STATUS_vs_per_over_range_mask                            (0x00008000)
#define HDMI_ONMS_STATUS_hs_per_over_range_mask                            (0x00004000)
#define HDMI_ONMS_STATUS_vs_per_timeout_mask                               (0x00002000)
#define HDMI_ONMS_STATUS_vs_high_timeout_mask                              (0x00001000)
#define HDMI_ONMS_STATUS_vs_per_overflow_mask                              (0x00000800)
#define HDMI_ONMS_STATUS_hs_per_overflow_mask                              (0x00000400)
#define HDMI_ONMS_STATUS_vs_pol_chg_mask                                   (0x00000200)
#define HDMI_ONMS_STATUS_hs_pol_chg_mask                                   (0x00000100)
#define HDMI_ONMS_STATUS_vtotalde_chg_mask                                 (0x00000080)
#define HDMI_ONMS_STATUS_vtotal_chg_mask                                   (0x00000040)
#define HDMI_ONMS_STATUS_hact_chg_mask                                     (0x00000020)
#define HDMI_ONMS_STATUS_htotal_chg_mask                                   (0x00000010)
#define HDMI_ONMS_STATUS_hs_active_pixel_var_mask                          (0x00000008)
#define HDMI_ONMS_STATUS_vact_space3_under_min_mask                        (0x00000004)
#define HDMI_ONMS_STATUS_vact_space2_under_min_mask                        (0x00000002)
#define HDMI_ONMS_STATUS_vact_space1_under_min_mask                        (0x00000001)
#define HDMI_ONMS_STATUS_blk_2frame_en(data)                               (0x00040000&((data)<<18))
#define HDMI_ONMS_STATUS_vs_pol_out(data)                                  (0x00020000&((data)<<17))
#define HDMI_ONMS_STATUS_hs_pol_out(data)                                  (0x00010000&((data)<<16))
#define HDMI_ONMS_STATUS_vs_per_over_range(data)                           (0x00008000&((data)<<15))
#define HDMI_ONMS_STATUS_hs_per_over_range(data)                           (0x00004000&((data)<<14))
#define HDMI_ONMS_STATUS_vs_per_timeout(data)                              (0x00002000&((data)<<13))
#define HDMI_ONMS_STATUS_vs_high_timeout(data)                             (0x00001000&((data)<<12))
#define HDMI_ONMS_STATUS_vs_per_overflow(data)                             (0x00000800&((data)<<11))
#define HDMI_ONMS_STATUS_hs_per_overflow(data)                             (0x00000400&((data)<<10))
#define HDMI_ONMS_STATUS_vs_pol_chg(data)                                  (0x00000200&((data)<<9))
#define HDMI_ONMS_STATUS_hs_pol_chg(data)                                  (0x00000100&((data)<<8))
#define HDMI_ONMS_STATUS_vtotalde_chg(data)                                (0x00000080&((data)<<7))
#define HDMI_ONMS_STATUS_vtotal_chg(data)                                  (0x00000040&((data)<<6))
#define HDMI_ONMS_STATUS_hact_chg(data)                                    (0x00000020&((data)<<5))
#define HDMI_ONMS_STATUS_htotal_chg(data)                                  (0x00000010&((data)<<4))
#define HDMI_ONMS_STATUS_hs_active_pixel_var(data)                         (0x00000008&((data)<<3))
#define HDMI_ONMS_STATUS_vact_space3_under_min(data)                       (0x00000004&((data)<<2))
#define HDMI_ONMS_STATUS_vact_space2_under_min(data)                       (0x00000002&((data)<<1))
#define HDMI_ONMS_STATUS_vact_space1_under_min(data)                       (0x00000001&(data))
#define HDMI_ONMS_STATUS_get_blk_2frame_en(data)                           ((0x00040000&(data))>>18)
#define HDMI_ONMS_STATUS_get_vs_pol_out(data)                              ((0x00020000&(data))>>17)
#define HDMI_ONMS_STATUS_get_hs_pol_out(data)                              ((0x00010000&(data))>>16)
#define HDMI_ONMS_STATUS_get_vs_per_over_range(data)                       ((0x00008000&(data))>>15)
#define HDMI_ONMS_STATUS_get_hs_per_over_range(data)                       ((0x00004000&(data))>>14)
#define HDMI_ONMS_STATUS_get_vs_per_timeout(data)                          ((0x00002000&(data))>>13)
#define HDMI_ONMS_STATUS_get_vs_high_timeout(data)                         ((0x00001000&(data))>>12)
#define HDMI_ONMS_STATUS_get_vs_per_overflow(data)                         ((0x00000800&(data))>>11)
#define HDMI_ONMS_STATUS_get_hs_per_overflow(data)                         ((0x00000400&(data))>>10)
#define HDMI_ONMS_STATUS_get_vs_pol_chg(data)                              ((0x00000200&(data))>>9)
#define HDMI_ONMS_STATUS_get_hs_pol_chg(data)                              ((0x00000100&(data))>>8)
#define HDMI_ONMS_STATUS_get_vtotalde_chg(data)                            ((0x00000080&(data))>>7)
#define HDMI_ONMS_STATUS_get_vtotal_chg(data)                              ((0x00000040&(data))>>6)
#define HDMI_ONMS_STATUS_get_hact_chg(data)                                ((0x00000020&(data))>>5)
#define HDMI_ONMS_STATUS_get_htotal_chg(data)                              ((0x00000010&(data))>>4)
#define HDMI_ONMS_STATUS_get_hs_active_pixel_var(data)                     ((0x00000008&(data))>>3)
#define HDMI_ONMS_STATUS_get_vact_space3_under_min(data)                   ((0x00000004&(data))>>2)
#define HDMI_ONMS_STATUS_get_vact_space2_under_min(data)                   ((0x00000002&(data))>>1)
#define HDMI_ONMS_STATUS_get_vact_space1_under_min(data)                   (0x00000001&(data))


#define HDMI_ONMS_WATCHDOG_EN                                              0x18021360
#define HDMI_ONMS_WATCHDOG_EN_reg_addr                                     "0xb8021360"
#define HDMI_ONMS_WATCHDOG_EN_reg                                          0xb8021360
#define HDMI_ONMS_WATCHDOG_EN_inst_addr                                    "0x00D8"
#define HDMI_ONMS_WATCHDOG_EN_inst                                         0x00D8
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_over_range_shift                   (15)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_over_range_shift                   (14)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_timeout_shift                      (13)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_high_timeout_shift                     (12)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_overflow_shift                     (11)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_overflow_shift                     (10)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_pol_chg_shift                          (9)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_pol_chg_shift                          (8)
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotalde_chg_shift                        (7)
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotal_chg_shift                          (6)
#define HDMI_ONMS_WATCHDOG_EN_wd_hact_chg_shift                            (5)
#define HDMI_ONMS_WATCHDOG_EN_wd_htotal_chg_shift                          (4)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_active_pixel_var_shift                 (3)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space3_under_min_shift               (2)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space2_under_min_shift               (1)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space1_under_min_shift               (0)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_over_range_mask                    (0x00008000)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_over_range_mask                    (0x00004000)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_timeout_mask                       (0x00002000)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_high_timeout_mask                      (0x00001000)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_overflow_mask                      (0x00000800)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_overflow_mask                      (0x00000400)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_pol_chg_mask                           (0x00000200)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_pol_chg_mask                           (0x00000100)
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotalde_chg_mask                         (0x00000080)
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotal_chg_mask                           (0x00000040)
#define HDMI_ONMS_WATCHDOG_EN_wd_hact_chg_mask                             (0x00000020)
#define HDMI_ONMS_WATCHDOG_EN_wd_htotal_chg_mask                           (0x00000010)
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_active_pixel_var_mask                  (0x00000008)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space3_under_min_mask                (0x00000004)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space2_under_min_mask                (0x00000002)
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space1_under_min_mask                (0x00000001)
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_over_range(data)                   (0x00008000&((data)<<15))
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_over_range(data)                   (0x00004000&((data)<<14))
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_timeout(data)                      (0x00002000&((data)<<13))
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_high_timeout(data)                     (0x00001000&((data)<<12))
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_per_overflow(data)                     (0x00000800&((data)<<11))
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_per_overflow(data)                     (0x00000400&((data)<<10))
#define HDMI_ONMS_WATCHDOG_EN_wd_vs_pol_chg(data)                          (0x00000200&((data)<<9))
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_pol_chg(data)                          (0x00000100&((data)<<8))
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotalde_chg(data)                        (0x00000080&((data)<<7))
#define HDMI_ONMS_WATCHDOG_EN_wd_vtotal_chg(data)                          (0x00000040&((data)<<6))
#define HDMI_ONMS_WATCHDOG_EN_wd_hact_chg(data)                            (0x00000020&((data)<<5))
#define HDMI_ONMS_WATCHDOG_EN_wd_htotal_chg(data)                          (0x00000010&((data)<<4))
#define HDMI_ONMS_WATCHDOG_EN_wd_hs_active_pixel_var(data)                 (0x00000008&((data)<<3))
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space3_under_min(data)               (0x00000004&((data)<<2))
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space2_under_min(data)               (0x00000002&((data)<<1))
#define HDMI_ONMS_WATCHDOG_EN_wd_vact_space1_under_min(data)               (0x00000001&(data))
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vs_per_over_range(data)               ((0x00008000&(data))>>15)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_hs_per_over_range(data)               ((0x00004000&(data))>>14)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vs_per_timeout(data)                  ((0x00002000&(data))>>13)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vs_high_timeout(data)                 ((0x00001000&(data))>>12)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vs_per_overflow(data)                 ((0x00000800&(data))>>11)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_hs_per_overflow(data)                 ((0x00000400&(data))>>10)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vs_pol_chg(data)                      ((0x00000200&(data))>>9)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_hs_pol_chg(data)                      ((0x00000100&(data))>>8)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vtotalde_chg(data)                    ((0x00000080&(data))>>7)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vtotal_chg(data)                      ((0x00000040&(data))>>6)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_hact_chg(data)                        ((0x00000020&(data))>>5)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_htotal_chg(data)                      ((0x00000010&(data))>>4)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_hs_active_pixel_var(data)             ((0x00000008&(data))>>3)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vact_space3_under_min(data)           ((0x00000004&(data))>>2)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vact_space2_under_min(data)           ((0x00000002&(data))>>1)
#define HDMI_ONMS_WATCHDOG_EN_get_wd_vact_space1_under_min(data)           (0x00000001&(data))

//This REG is not used by HDMI
#define HDMI_ONMS_INTERRUPT_EN                                             0x18021364
#define HDMI_ONMS_INTERRUPT_EN_reg_addr                                    "0xb8021364"
#define HDMI_ONMS_INTERRUPT_EN_reg                                         0xb8021364
#define HDMI_ONMS_INTERRUPT_EN_inst_addr                                   "0x00D9"
#define HDMI_ONMS_INTERRUPT_EN_inst                                        0x00D9
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_over_range_shift                  (15)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_over_range_shift                  (14)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_timeout_shift                     (13)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_high_timeout_shift                    (12)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_overflow_shift                    (11)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_overflow_shift                    (10)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_pol_chg_shift                         (9)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_pol_chg_shift                         (8)
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotalde_chg_shift                       (7)
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotal_chg_shift                         (6)
#define HDMI_ONMS_INTERRUPT_EN_ie_hact_chg_shift                           (5)
#define HDMI_ONMS_INTERRUPT_EN_ie_htotal_chg_shift                         (4)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_active_pixel_var_shift                (3)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space3_under_min_shift              (2)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space2_under_min_shift              (1)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space1_under_min_shift              (0)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_over_range_mask                   (0x00008000)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_over_range_mask                   (0x00004000)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_timeout_mask                      (0x00002000)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_high_timeout_mask                     (0x00001000)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_overflow_mask                     (0x00000800)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_overflow_mask                     (0x00000400)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_pol_chg_mask                          (0x00000200)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_pol_chg_mask                          (0x00000100)
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotalde_chg_mask                        (0x00000080)
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotal_chg_mask                          (0x00000040)
#define HDMI_ONMS_INTERRUPT_EN_ie_hact_chg_mask                            (0x00000020)
#define HDMI_ONMS_INTERRUPT_EN_ie_htotal_chg_mask                          (0x00000010)
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_active_pixel_var_mask                 (0x00000008)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space3_under_min_mask               (0x00000004)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space2_under_min_mask               (0x00000002)
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space1_under_min_mask               (0x00000001)
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_over_range(data)                  (0x00008000&((data)<<15))
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_over_range(data)                  (0x00004000&((data)<<14))
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_timeout(data)                     (0x00002000&((data)<<13))
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_high_timeout(data)                    (0x00001000&((data)<<12))
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_per_overflow(data)                    (0x00000800&((data)<<11))
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_per_overflow(data)                    (0x00000400&((data)<<10))
#define HDMI_ONMS_INTERRUPT_EN_ie_vs_pol_chg(data)                         (0x00000200&((data)<<9))
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_pol_chg(data)                         (0x00000100&((data)<<8))
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotalde_chg(data)                       (0x00000080&((data)<<7))
#define HDMI_ONMS_INTERRUPT_EN_ie_vtotal_chg(data)                         (0x00000040&((data)<<6))
#define HDMI_ONMS_INTERRUPT_EN_ie_hact_chg(data)                           (0x00000020&((data)<<5))
#define HDMI_ONMS_INTERRUPT_EN_ie_htotal_chg(data)                         (0x00000010&((data)<<4))
#define HDMI_ONMS_INTERRUPT_EN_ie_hs_active_pixel_var(data)                (0x00000008&((data)<<3))
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space3_under_min(data)              (0x00000004&((data)<<2))
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space2_under_min(data)              (0x00000002&((data)<<1))
#define HDMI_ONMS_INTERRUPT_EN_ie_vact_space1_under_min(data)              (0x00000001&(data))
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vs_per_over_range(data)              ((0x00008000&(data))>>15)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_hs_per_over_range(data)              ((0x00004000&(data))>>14)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vs_per_timeout(data)                 ((0x00002000&(data))>>13)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vs_high_timeout(data)                ((0x00001000&(data))>>12)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vs_per_overflow(data)                ((0x00000800&(data))>>11)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_hs_per_overflow(data)                ((0x00000400&(data))>>10)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vs_pol_chg(data)                     ((0x00000200&(data))>>9)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_hs_pol_chg(data)                     ((0x00000100&(data))>>8)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vtotalde_chg(data)                   ((0x00000080&(data))>>7)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vtotal_chg(data)                     ((0x00000040&(data))>>6)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_hact_chg(data)                       ((0x00000020&(data))>>5)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_htotal_chg(data)                     ((0x00000010&(data))>>4)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_hs_active_pixel_var(data)            ((0x00000008&(data))>>3)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vact_space3_under_min(data)          ((0x00000004&(data))>>2)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vact_space2_under_min(data)          ((0x00000002&(data))>>1)
#define HDMI_ONMS_INTERRUPT_EN_get_ie_vact_space1_under_min(data)          (0x00000001&(data))


#define HDMI_ONMS_HACT_STA                                                 0x18021368
#define HDMI_ONMS_HACT_STA_reg_addr                                        "0xb8021368"
#define HDMI_ONMS_HACT_STA_reg                                             0xb8021368
#define HDMI_ONMS_HACT_STA_inst_addr                                       "0x00DA"
#define HDMI_ONMS_HACT_STA_inst                                            0x00DA
#define HDMI_ONMS_HACT_STA_hact_start_shift                                (0)
#define HDMI_ONMS_HACT_STA_hact_start_mask                                 (0x00003FFF)
#define HDMI_ONMS_HACT_STA_hact_start(data)                                (0x00003FFF&(data))
#define HDMI_ONMS_HACT_STA_get_hact_start(data)                            (0x00003FFF&(data))


//END OF On line measure

// HDMI DITHER : after rgb
// FOR   Magellan-DesignSpec-IDMA_HDMI_rgb2yuv_dither_4xxto4xx.doc
#define HDMI_DITHER_CTRL1                                             0x18025a00
#define HDMI_DITHER_CTRL1_reg_addr                                    "0xb8025a00"
#define HDMI_DITHER_CTRL1_reg                                         0xb8025a00
#define HDMI_DITHER_CTRL1_inst_addr                                   "0x0280"
#define HDMI_DITHER_CTRL1_inst                                        0x0280
#define HDMI_DITHER_CTRL1_dither_bit_sel_shift                        (10)
#define HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select_shift  (9)
#define HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select_shift (8)
#define HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode_shift     (7)
#define HDMI_DITHER_CTRL1_ch2_dithering_table_select_shift            (5)
#define HDMI_DITHER_CTRL1_ch2_temporal_enable_shift                   (4)
#define HDMI_DITHER_CTRL1_ch2_value_sign_shift                        (3)
#define HDMI_DITHER_CTRL1_ch2_dithering_mode_shift                    (2)
#define HDMI_DITHER_CTRL1_ch2_v_modulation_shift                      (1)
#define HDMI_DITHER_CTRL1_ch2_h_modulation_shift                      (0)
#define HDMI_DITHER_CTRL1_dither_bit_sel_mask                         (0x00000400)
#define HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select_mask   (0x00000200)
#define HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select_mask  (0x00000100)
#define HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode_mask      (0x00000080)
#define HDMI_DITHER_CTRL1_ch2_dithering_table_select_mask             (0x00000060)
#define HDMI_DITHER_CTRL1_ch2_temporal_enable_mask                    (0x00000010)
#define HDMI_DITHER_CTRL1_ch2_value_sign_mask                         (0x00000008)
#define HDMI_DITHER_CTRL1_ch2_dithering_mode_mask                     (0x00000004)
#define HDMI_DITHER_CTRL1_ch2_v_modulation_mask                       (0x00000002)
#define HDMI_DITHER_CTRL1_ch2_h_modulation_mask                       (0x00000001)
#define HDMI_DITHER_CTRL1_dither_bit_sel(data)                        (0x00000400&((data)<<10))
#define HDMI_DITHER_CTRL1_ch2_field_odd_temporal_offset_select(data)  (0x00000200&((data)<<9))
#define HDMI_DITHER_CTRL1_ch2_field_even_temporal_offset_select(data) (0x00000100&((data)<<8))
#define HDMI_DITHER_CTRL1_ch2_temporal_offset_separate_mode(data)     (0x00000080&((data)<<7))
#define HDMI_DITHER_CTRL1_ch2_dithering_table_select(data)            (0x00000060&((data)<<5))
#define HDMI_DITHER_CTRL1_ch2_temporal_enable(data)                   (0x00000010&((data)<<4))
#define HDMI_DITHER_CTRL1_ch2_value_sign(data)                        (0x00000008&((data)<<3))
#define HDMI_DITHER_CTRL1_ch2_dithering_mode(data)                    (0x00000004&((data)<<2))
#define HDMI_DITHER_CTRL1_ch2_v_modulation(data)                      (0x00000002&((data)<<1))
#define HDMI_DITHER_CTRL1_ch2_h_modulation(data)                      (0x00000001&(data))
#define HDMI_DITHER_CTRL1_get_dither_bit_sel(data)                    ((0x00000400&(data))>>10)
#define HDMI_DITHER_CTRL1_get_ch2_field_odd_temporal_offset_select(data)  ((0x00000200&(data))>>9)
#define HDMI_DITHER_CTRL1_get_ch2_field_even_temporal_offset_select(data)  ((0x00000100&(data))>>8)
#define HDMI_DITHER_CTRL1_get_ch2_temporal_offset_separate_mode(data) ((0x00000080&(data))>>7)
#define HDMI_DITHER_CTRL1_get_ch2_dithering_table_select(data)        ((0x00000060&(data))>>5)
#define HDMI_DITHER_CTRL1_get_ch2_temporal_enable(data)               ((0x00000010&(data))>>4)
#define HDMI_DITHER_CTRL1_get_ch2_value_sign(data)                    ((0x00000008&(data))>>3)
#define HDMI_DITHER_CTRL1_get_ch2_dithering_mode(data)                ((0x00000004&(data))>>2)
#define HDMI_DITHER_CTRL1_get_ch2_v_modulation(data)                  ((0x00000002&(data))>>1)
#define HDMI_DITHER_CTRL1_get_ch2_h_modulation(data)                  (0x00000001&(data))


#define HDMI_DITHER_SEQ_R_00_15                                       0x18025a04
#define HDMI_DITHER_SEQ_R_00_15_reg_addr                              "0xb8025a04"
#define HDMI_DITHER_SEQ_R_00_15_reg                                   0xb8025a04
#define HDMI_DITHER_SEQ_R_00_15_inst_addr                             "0x0281"
#define HDMI_DITHER_SEQ_R_00_15_inst                                  0x0281
#define HDMI_DITHER_SEQ_R_00_15_seq_r_15_shift                        (30)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_14_shift                        (28)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_13_shift                        (26)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_12_shift                        (24)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_11_shift                        (22)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_10_shift                        (20)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_9_shift                         (18)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_8_shift                         (16)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_7_shift                         (14)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_6_shift                         (12)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_5_shift                         (10)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_4_shift                         (8)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_3_shift                         (6)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_2_shift                         (4)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_1_shift                         (2)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_0_shift                         (0)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_15_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_14_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_13_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_12_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_11_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_10_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_9_mask                          (0x000C0000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_8_mask                          (0x00030000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_7_mask                          (0x0000C000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_6_mask                          (0x00003000)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_5_mask                          (0x00000C00)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_4_mask                          (0x00000300)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_3_mask                          (0x000000C0)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_2_mask                          (0x00000030)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_1_mask                          (0x0000000C)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_0_mask                          (0x00000003)
#define HDMI_DITHER_SEQ_R_00_15_seq_r_15(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_14(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_13(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_12(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_11(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_10(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_9(data)                         (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_8(data)                         (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_7(data)                         (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_6(data)                         (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_5(data)                         (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_4(data)                         (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_3(data)                         (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_2(data)                         (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_1(data)                         (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_R_00_15_seq_r_0(data)                         (0x00000003&(data))
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_15(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_14(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_13(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_12(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_11(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_10(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_9(data)                     ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_8(data)                     ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_7(data)                     ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_6(data)                     ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_5(data)                     ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_4(data)                     ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_3(data)                     ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_2(data)                     ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_1(data)                     ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_R_00_15_get_seq_r_0(data)                     (0x00000003&(data))


#define HDMI_DITHER_SEQ_R_16_31                                       0x18025a08
#define HDMI_DITHER_SEQ_R_16_31_reg_addr                              "0xb8025a08"
#define HDMI_DITHER_SEQ_R_16_31_reg                                   0xb8025a08
#define HDMI_DITHER_SEQ_R_16_31_inst_addr                             "0x0282"
#define HDMI_DITHER_SEQ_R_16_31_inst                                  0x0282
#define HDMI_DITHER_SEQ_R_16_31_seq_r_31_shift                        (30)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_30_shift                        (28)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_29_shift                        (26)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_28_shift                        (24)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_27_shift                        (22)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_26_shift                        (20)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_25_shift                        (18)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_24_shift                        (16)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_23_shift                        (14)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_22_shift                        (12)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_21_shift                        (10)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_20_shift                        (8)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_19_shift                        (6)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_18_shift                        (4)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_17_shift                        (2)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_16_shift                        (0)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_31_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_30_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_29_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_28_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_27_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_26_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_25_mask                         (0x000C0000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_24_mask                         (0x00030000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_23_mask                         (0x0000C000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_22_mask                         (0x00003000)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_21_mask                         (0x00000C00)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_20_mask                         (0x00000300)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_19_mask                         (0x000000C0)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_18_mask                         (0x00000030)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_17_mask                         (0x0000000C)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_16_mask                         (0x00000003)
#define HDMI_DITHER_SEQ_R_16_31_seq_r_31(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_30(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_29(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_28(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_27(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_26(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_25(data)                        (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_24(data)                        (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_23(data)                        (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_22(data)                        (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_21(data)                        (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_20(data)                        (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_19(data)                        (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_18(data)                        (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_17(data)                        (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_R_16_31_seq_r_16(data)                        (0x00000003&(data))
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_31(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_30(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_29(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_28(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_27(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_26(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_25(data)                    ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_24(data)                    ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_23(data)                    ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_22(data)                    ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_21(data)                    ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_20(data)                    ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_19(data)                    ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_18(data)                    ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_17(data)                    ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_R_16_31_get_seq_r_16(data)                    (0x00000003&(data))


#define HDMI_DITHER_SEQ_G_00_07                                       0x18025a0c
#define HDMI_DITHER_SEQ_G_00_07_reg_addr                              "0xb8025a0c"
#define HDMI_DITHER_SEQ_G_00_07_reg                                   0xb8025a0c
#define HDMI_DITHER_SEQ_G_00_07_inst_addr                             "0x0283"
#define HDMI_DITHER_SEQ_G_00_07_inst                                  0x0283
#define HDMI_DITHER_SEQ_G_00_07_seq_g_15_shift                        (30)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_14_shift                        (28)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_13_shift                        (26)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_12_shift                        (24)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_11_shift                        (22)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_10_shift                        (20)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_9_shift                         (18)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_8_shift                         (16)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_7_shift                         (14)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_6_shift                         (12)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_5_shift                         (10)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_4_shift                         (8)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_3_shift                         (6)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_2_shift                         (4)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_1_shift                         (2)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_0_shift                         (0)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_15_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_14_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_13_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_12_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_11_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_10_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_9_mask                          (0x000C0000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_8_mask                          (0x00030000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_7_mask                          (0x0000C000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_6_mask                          (0x00003000)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_5_mask                          (0x00000C00)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_4_mask                          (0x00000300)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_3_mask                          (0x000000C0)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_2_mask                          (0x00000030)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_1_mask                          (0x0000000C)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_0_mask                          (0x00000003)
#define HDMI_DITHER_SEQ_G_00_07_seq_g_15(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_14(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_13(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_12(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_11(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_10(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_9(data)                         (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_8(data)                         (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_7(data)                         (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_6(data)                         (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_5(data)                         (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_4(data)                         (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_3(data)                         (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_2(data)                         (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_1(data)                         (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_G_00_07_seq_g_0(data)                         (0x00000003&(data))
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_15(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_14(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_13(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_12(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_11(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_10(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_9(data)                     ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_8(data)                     ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_7(data)                     ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_6(data)                     ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_5(data)                     ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_4(data)                     ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_3(data)                     ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_2(data)                     ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_1(data)                     ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_G_00_07_get_seq_g_0(data)                     (0x00000003&(data))


#define HDMI_DITHER_SEQ_G_16_31                                       0x18025a10
#define HDMI_DITHER_SEQ_G_16_31_reg_addr                              "0xb8025a10"
#define HDMI_DITHER_SEQ_G_16_31_reg                                   0xb8025a10
#define HDMI_DITHER_SEQ_G_16_31_inst_addr                             "0x0284"
#define HDMI_DITHER_SEQ_G_16_31_inst                                  0x0284
#define HDMI_DITHER_SEQ_G_16_31_seq_g_31_shift                        (30)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_30_shift                        (28)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_29_shift                        (26)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_28_shift                        (24)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_27_shift                        (22)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_26_shift                        (20)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_25_shift                        (18)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_24_shift                        (16)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_23_shift                        (14)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_22_shift                        (12)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_21_shift                        (10)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_20_shift                        (8)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_19_shift                        (6)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_18_shift                        (4)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_17_shift                        (2)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_16_shift                        (0)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_31_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_30_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_29_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_28_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_27_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_26_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_25_mask                         (0x000C0000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_24_mask                         (0x00030000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_23_mask                         (0x0000C000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_22_mask                         (0x00003000)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_21_mask                         (0x00000C00)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_20_mask                         (0x00000300)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_19_mask                         (0x000000C0)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_18_mask                         (0x00000030)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_17_mask                         (0x0000000C)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_16_mask                         (0x00000003)
#define HDMI_DITHER_SEQ_G_16_31_seq_g_31(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_30(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_29(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_28(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_27(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_26(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_25(data)                        (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_24(data)                        (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_23(data)                        (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_22(data)                        (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_21(data)                        (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_20(data)                        (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_19(data)                        (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_18(data)                        (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_17(data)                        (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_G_16_31_seq_g_16(data)                        (0x00000003&(data))
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_31(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_30(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_29(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_28(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_27(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_26(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_25(data)                    ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_24(data)                    ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_23(data)                    ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_22(data)                    ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_21(data)                    ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_20(data)                    ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_19(data)                    ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_18(data)                    ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_17(data)                    ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_G_16_31_get_seq_g_16(data)                    (0x00000003&(data))


#define HDMI_DITHER_SEQ_B_00_15                                       0x18025a14
#define HDMI_DITHER_SEQ_B_00_15_reg_addr                              "0xb8025a14"
#define HDMI_DITHER_SEQ_B_00_15_reg                                   0xb8025a14
#define HDMI_DITHER_SEQ_B_00_15_inst_addr                             "0x0285"
#define HDMI_DITHER_SEQ_B_00_15_inst                                  0x0285
#define HDMI_DITHER_SEQ_B_00_15_seq_b_15_shift                        (30)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_14_shift                        (28)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_13_shift                        (26)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_12_shift                        (24)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_11_shift                        (22)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_10_shift                        (20)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_9_shift                         (18)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_8_shift                         (16)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_7_shift                         (14)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_6_shift                         (12)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_5_shift                         (10)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_4_shift                         (8)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_3_shift                         (6)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_2_shift                         (4)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_1_shift                         (2)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_0_shift                         (0)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_15_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_14_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_13_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_12_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_11_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_10_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_9_mask                          (0x000C0000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_8_mask                          (0x00030000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_7_mask                          (0x0000C000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_6_mask                          (0x00003000)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_5_mask                          (0x00000C00)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_4_mask                          (0x00000300)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_3_mask                          (0x000000C0)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_2_mask                          (0x00000030)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_1_mask                          (0x0000000C)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_0_mask                          (0x00000003)
#define HDMI_DITHER_SEQ_B_00_15_seq_b_15(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_14(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_13(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_12(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_11(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_10(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_9(data)                         (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_8(data)                         (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_7(data)                         (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_6(data)                         (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_5(data)                         (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_4(data)                         (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_3(data)                         (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_2(data)                         (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_1(data)                         (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_B_00_15_seq_b_0(data)                         (0x00000003&(data))
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_15(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_14(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_13(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_12(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_11(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_10(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_9(data)                     ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_8(data)                     ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_7(data)                     ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_6(data)                     ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_5(data)                     ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_4(data)                     ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_3(data)                     ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_2(data)                     ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_1(data)                     ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_B_00_15_get_seq_b_0(data)                     (0x00000003&(data))


#define HDMI_DITHER_SEQ_B_16_31                                       0x18025a18
#define HDMI_DITHER_SEQ_B_16_31_reg_addr                              "0xb8025a18"
#define HDMI_DITHER_SEQ_B_16_31_reg                                   0xb8025a18
#define HDMI_DITHER_SEQ_B_16_31_inst_addr                             "0x0286"
#define HDMI_DITHER_SEQ_B_16_31_inst                                  0x0286
#define HDMI_DITHER_SEQ_B_16_31_seq_b_31_shift                        (30)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_30_shift                        (28)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_29_shift                        (26)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_28_shift                        (24)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_27_shift                        (22)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_26_shift                        (20)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_25_shift                        (18)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_24_shift                        (16)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_23_shift                        (14)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_22_shift                        (12)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_21_shift                        (10)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_20_shift                        (8)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_19_shift                        (6)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_18_shift                        (4)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_17_shift                        (2)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_16_shift                        (0)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_31_mask                         (0xC0000000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_30_mask                         (0x30000000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_29_mask                         (0x0C000000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_28_mask                         (0x03000000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_27_mask                         (0x00C00000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_26_mask                         (0x00300000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_25_mask                         (0x000C0000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_24_mask                         (0x00030000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_23_mask                         (0x0000C000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_22_mask                         (0x00003000)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_21_mask                         (0x00000C00)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_20_mask                         (0x00000300)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_19_mask                         (0x000000C0)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_18_mask                         (0x00000030)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_17_mask                         (0x0000000C)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_16_mask                         (0x00000003)
#define HDMI_DITHER_SEQ_B_16_31_seq_b_31(data)                        (0xC0000000&((data)<<30))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_30(data)                        (0x30000000&((data)<<28))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_29(data)                        (0x0C000000&((data)<<26))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_28(data)                        (0x03000000&((data)<<24))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_27(data)                        (0x00C00000&((data)<<22))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_26(data)                        (0x00300000&((data)<<20))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_25(data)                        (0x000C0000&((data)<<18))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_24(data)                        (0x00030000&((data)<<16))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_23(data)                        (0x0000C000&((data)<<14))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_22(data)                        (0x00003000&((data)<<12))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_21(data)                        (0x00000C00&((data)<<10))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_20(data)                        (0x00000300&((data)<<8))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_19(data)                        (0x000000C0&((data)<<6))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_18(data)                        (0x00000030&((data)<<4))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_17(data)                        (0x0000000C&((data)<<2))
#define HDMI_DITHER_SEQ_B_16_31_seq_b_16(data)                        (0x00000003&(data))
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_31(data)                    ((0xC0000000&(data))>>30)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_30(data)                    ((0x30000000&(data))>>28)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_29(data)                    ((0x0C000000&(data))>>26)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_28(data)                    ((0x03000000&(data))>>24)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_27(data)                    ((0x00C00000&(data))>>22)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_26(data)                    ((0x00300000&(data))>>20)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_25(data)                    ((0x000C0000&(data))>>18)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_24(data)                    ((0x00030000&(data))>>16)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_23(data)                    ((0x0000C000&(data))>>14)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_22(data)                    ((0x00003000&(data))>>12)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_21(data)                    ((0x00000C00&(data))>>10)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_20(data)                    ((0x00000300&(data))>>8)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_19(data)                    ((0x000000C0&(data))>>6)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_18(data)                    ((0x00000030&(data))>>4)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_17(data)                    ((0x0000000C&(data))>>2)
#define HDMI_DITHER_SEQ_B_16_31_get_seq_b_16(data)                    (0x00000003&(data))


#define HDMI_DITHER_TB1_R_00                                          0x18025a1c
#define HDMI_DITHER_TB1_R_00_reg_addr                                 "0xb8025a1c"
#define HDMI_DITHER_TB1_R_00_reg                                      0xb8025a1c
#define HDMI_DITHER_TB1_R_00_inst_addr                                "0x0287"
#define HDMI_DITHER_TB1_R_00_inst                                     0x0287
#define HDMI_DITHER_TB1_R_00_tab1_r_13_shift                          (28)
#define HDMI_DITHER_TB1_R_00_tab1_r_12_shift                          (24)
#define HDMI_DITHER_TB1_R_00_tab1_r_11_shift                          (20)
#define HDMI_DITHER_TB1_R_00_tab1_r_10_shift                          (16)
#define HDMI_DITHER_TB1_R_00_tab1_r_03_shift                          (12)
#define HDMI_DITHER_TB1_R_00_tab1_r_02_shift                          (8)
#define HDMI_DITHER_TB1_R_00_tab1_r_01_shift                          (4)
#define HDMI_DITHER_TB1_R_00_tab1_r_00_shift                          (0)
#define HDMI_DITHER_TB1_R_00_tab1_r_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_R_00_tab1_r_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_R_00_tab1_r_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_R_00_tab1_r_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_R_00_tab1_r_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_R_00_tab1_r_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_R_00_tab1_r_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_R_00_tab1_r_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_R_00_tab1_r_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_R_00_tab1_r_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_R_00_tab1_r_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_R_00_tab1_r_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_R_00_tab1_r_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_R_00_tab1_r_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_R_00_tab1_r_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_R_00_tab1_r_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_R_00_get_tab1_r_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_R_00_get_tab1_r_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB1_R_02                                          0x18025a20
#define HDMI_DITHER_TB1_R_02_reg_addr                                 "0xb8025a20"
#define HDMI_DITHER_TB1_R_02_reg                                      0xb8025a20
#define HDMI_DITHER_TB1_R_02_inst_addr                                "0x0288"
#define HDMI_DITHER_TB1_R_02_inst                                     0x0288
#define HDMI_DITHER_TB1_R_02_tab1_r_33_shift                          (28)
#define HDMI_DITHER_TB1_R_02_tab1_r_32_shift                          (24)
#define HDMI_DITHER_TB1_R_02_tab1_r_31_shift                          (20)
#define HDMI_DITHER_TB1_R_02_tab1_r_30_shift                          (16)
#define HDMI_DITHER_TB1_R_02_tab1_r_23_shift                          (12)
#define HDMI_DITHER_TB1_R_02_tab1_r_22_shift                          (8)
#define HDMI_DITHER_TB1_R_02_tab1_r_21_shift                          (4)
#define HDMI_DITHER_TB1_R_02_tab1_r_20_shift                          (0)
#define HDMI_DITHER_TB1_R_02_tab1_r_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_R_02_tab1_r_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_R_02_tab1_r_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_R_02_tab1_r_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_R_02_tab1_r_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_R_02_tab1_r_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_R_02_tab1_r_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_R_02_tab1_r_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_R_02_tab1_r_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_R_02_tab1_r_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_R_02_tab1_r_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_R_02_tab1_r_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_R_02_tab1_r_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_R_02_tab1_r_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_R_02_tab1_r_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_R_02_tab1_r_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_R_02_get_tab1_r_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_R_02_get_tab1_r_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB1_G_00                                          0x18025a24
#define HDMI_DITHER_TB1_G_00_reg_addr                                 "0xb8025a24"
#define HDMI_DITHER_TB1_G_00_reg                                      0xb8025a24
#define HDMI_DITHER_TB1_G_00_inst_addr                                "0x0289"
#define HDMI_DITHER_TB1_G_00_inst                                     0x0289
#define HDMI_DITHER_TB1_G_00_tab1_g_13_shift                          (28)
#define HDMI_DITHER_TB1_G_00_tab1_g_12_shift                          (24)
#define HDMI_DITHER_TB1_G_00_tab1_g_11_shift                          (20)
#define HDMI_DITHER_TB1_G_00_tab1_g_10_shift                          (16)
#define HDMI_DITHER_TB1_G_00_tab1_g_03_shift                          (12)
#define HDMI_DITHER_TB1_G_00_tab1_g_02_shift                          (8)
#define HDMI_DITHER_TB1_G_00_tab1_g_01_shift                          (4)
#define HDMI_DITHER_TB1_G_00_tab1_g_00_shift                          (0)
#define HDMI_DITHER_TB1_G_00_tab1_g_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_G_00_tab1_g_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_G_00_tab1_g_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_G_00_tab1_g_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_G_00_tab1_g_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_G_00_tab1_g_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_G_00_tab1_g_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_G_00_tab1_g_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_G_00_tab1_g_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_G_00_tab1_g_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_G_00_tab1_g_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_G_00_tab1_g_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_G_00_tab1_g_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_G_00_tab1_g_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_G_00_tab1_g_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_G_00_tab1_g_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_G_00_get_tab1_g_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_G_00_get_tab1_g_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB1_G_02                                          0x18025a28
#define HDMI_DITHER_TB1_G_02_reg_addr                                 "0xb8025a28"
#define HDMI_DITHER_TB1_G_02_reg                                      0xb8025a28
#define HDMI_DITHER_TB1_G_02_inst_addr                                "0x028A"
#define HDMI_DITHER_TB1_G_02_inst                                     0x028A
#define HDMI_DITHER_TB1_G_02_tab1_g_33_shift                          (28)
#define HDMI_DITHER_TB1_G_02_tab1_g_32_shift                          (24)
#define HDMI_DITHER_TB1_G_02_tab1_g_31_shift                          (20)
#define HDMI_DITHER_TB1_G_02_tab1_g_30_shift                          (16)
#define HDMI_DITHER_TB1_G_02_tab1_g_23_shift                          (12)
#define HDMI_DITHER_TB1_G_02_tab1_g_22_shift                          (8)
#define HDMI_DITHER_TB1_G_02_tab1_g_21_shift                          (4)
#define HDMI_DITHER_TB1_G_02_tab1_g_20_shift                          (0)
#define HDMI_DITHER_TB1_G_02_tab1_g_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_G_02_tab1_g_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_G_02_tab1_g_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_G_02_tab1_g_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_G_02_tab1_g_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_G_02_tab1_g_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_G_02_tab1_g_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_G_02_tab1_g_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_G_02_tab1_g_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_G_02_tab1_g_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_G_02_tab1_g_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_G_02_tab1_g_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_G_02_tab1_g_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_G_02_tab1_g_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_G_02_tab1_g_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_G_02_tab1_g_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_G_02_get_tab1_g_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_G_02_get_tab1_g_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB1_B_00                                          0x18025a2c
#define HDMI_DITHER_TB1_B_00_reg_addr                                 "0xb8025a2c"
#define HDMI_DITHER_TB1_B_00_reg                                      0xb8025a2c
#define HDMI_DITHER_TB1_B_00_inst_addr                                "0x028B"
#define HDMI_DITHER_TB1_B_00_inst                                     0x028B
#define HDMI_DITHER_TB1_B_00_tab1_b_13_shift                          (28)
#define HDMI_DITHER_TB1_B_00_tab1_b_12_shift                          (24)
#define HDMI_DITHER_TB1_B_00_tab1_b_11_shift                          (20)
#define HDMI_DITHER_TB1_B_00_tab1_b_10_shift                          (16)
#define HDMI_DITHER_TB1_B_00_tab1_b_03_shift                          (12)
#define HDMI_DITHER_TB1_B_00_tab1_b_02_shift                          (8)
#define HDMI_DITHER_TB1_B_00_tab1_b_01_shift                          (4)
#define HDMI_DITHER_TB1_B_00_tab1_b_00_shift                          (0)
#define HDMI_DITHER_TB1_B_00_tab1_b_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_B_00_tab1_b_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_B_00_tab1_b_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_B_00_tab1_b_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_B_00_tab1_b_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_B_00_tab1_b_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_B_00_tab1_b_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_B_00_tab1_b_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_B_00_tab1_b_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_B_00_tab1_b_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_B_00_tab1_b_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_B_00_tab1_b_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_B_00_tab1_b_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_B_00_tab1_b_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_B_00_tab1_b_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_B_00_tab1_b_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_B_00_get_tab1_b_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_B_00_get_tab1_b_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB1_B_02                                          0x18025a30
#define HDMI_DITHER_TB1_B_02_reg_addr                                 "0xb8025a30"
#define HDMI_DITHER_TB1_B_02_reg                                      0xb8025a30
#define HDMI_DITHER_TB1_B_02_inst_addr                                "0x028C"
#define HDMI_DITHER_TB1_B_02_inst                                     0x028C
#define HDMI_DITHER_TB1_B_02_tab1_b_33_shift                          (28)
#define HDMI_DITHER_TB1_B_02_tab1_b_32_shift                          (24)
#define HDMI_DITHER_TB1_B_02_tab1_b_31_shift                          (20)
#define HDMI_DITHER_TB1_B_02_tab1_b_30_shift                          (16)
#define HDMI_DITHER_TB1_B_02_tab1_b_23_shift                          (12)
#define HDMI_DITHER_TB1_B_02_tab1_b_22_shift                          (8)
#define HDMI_DITHER_TB1_B_02_tab1_b_21_shift                          (4)
#define HDMI_DITHER_TB1_B_02_tab1_b_20_shift                          (0)
#define HDMI_DITHER_TB1_B_02_tab1_b_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB1_B_02_tab1_b_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB1_B_02_tab1_b_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB1_B_02_tab1_b_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB1_B_02_tab1_b_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB1_B_02_tab1_b_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB1_B_02_tab1_b_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB1_B_02_tab1_b_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB1_B_02_tab1_b_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB1_B_02_tab1_b_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB1_B_02_tab1_b_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB1_B_02_tab1_b_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB1_B_02_tab1_b_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB1_B_02_tab1_b_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB1_B_02_tab1_b_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB1_B_02_tab1_b_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB1_B_02_get_tab1_b_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB1_B_02_get_tab1_b_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TEMP_TB1                                          0x18025a34
#define HDMI_DITHER_TEMP_TB1_reg_addr                                 "0xb8025a34"
#define HDMI_DITHER_TEMP_TB1_reg                                      0xb8025a34
#define HDMI_DITHER_TEMP_TB1_inst_addr                                "0x028D"
#define HDMI_DITHER_TEMP_TB1_inst                                     0x028D
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_15_shift                (30)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_14_shift                (28)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_13_shift                (26)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_12_shift                (24)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_11_shift                (22)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_10_shift                (20)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_9_shift                 (18)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_8_shift                 (16)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_7_shift                 (14)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_6_shift                 (12)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_5_shift                 (10)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_4_shift                 (8)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_3_shift                 (6)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_2_shift                 (4)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_1_shift                 (2)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_0_shift                 (0)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_15_mask                 (0xC0000000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_14_mask                 (0x30000000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_13_mask                 (0x0C000000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_12_mask                 (0x03000000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_11_mask                 (0x00C00000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_10_mask                 (0x00300000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_9_mask                  (0x000C0000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_8_mask                  (0x00030000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_7_mask                  (0x0000C000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_6_mask                  (0x00003000)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_5_mask                  (0x00000C00)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_4_mask                  (0x00000300)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_3_mask                  (0x000000C0)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_2_mask                  (0x00000030)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_1_mask                  (0x0000000C)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_0_mask                  (0x00000003)
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_15(data)                (0xC0000000&((data)<<30))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_14(data)                (0x30000000&((data)<<28))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_13(data)                (0x0C000000&((data)<<26))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_12(data)                (0x03000000&((data)<<24))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_11(data)                (0x00C00000&((data)<<22))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_10(data)                (0x00300000&((data)<<20))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_9(data)                 (0x000C0000&((data)<<18))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_8(data)                 (0x00030000&((data)<<16))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_7(data)                 (0x0000C000&((data)<<14))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_6(data)                 (0x00003000&((data)<<12))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_5(data)                 (0x00000C00&((data)<<10))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_4(data)                 (0x00000300&((data)<<8))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_3(data)                 (0x000000C0&((data)<<6))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_2(data)                 (0x00000030&((data)<<4))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_1(data)                 (0x0000000C&((data)<<2))
#define HDMI_DITHER_TEMP_TB1_tab1_temp_offset_0(data)                 (0x00000003&(data))
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_15(data)            ((0xC0000000&(data))>>30)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_14(data)            ((0x30000000&(data))>>28)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_13(data)            ((0x0C000000&(data))>>26)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_12(data)            ((0x03000000&(data))>>24)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_11(data)            ((0x00C00000&(data))>>22)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_10(data)            ((0x00300000&(data))>>20)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_9(data)             ((0x000C0000&(data))>>18)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_8(data)             ((0x00030000&(data))>>16)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_7(data)             ((0x0000C000&(data))>>14)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_6(data)             ((0x00003000&(data))>>12)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_5(data)             ((0x00000C00&(data))>>10)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_4(data)             ((0x00000300&(data))>>8)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_3(data)             ((0x000000C0&(data))>>6)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_2(data)             ((0x00000030&(data))>>4)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_1(data)             ((0x0000000C&(data))>>2)
#define HDMI_DITHER_TEMP_TB1_get_tab1_temp_offset_0(data)             (0x00000003&(data))


#define HDMI_DITHER_TB2_R_00                                          0x18025a38
#define HDMI_DITHER_TB2_R_00_reg_addr                                 "0xb8025a38"
#define HDMI_DITHER_TB2_R_00_reg                                      0xb8025a38
#define HDMI_DITHER_TB2_R_00_inst_addr                                "0x028E"
#define HDMI_DITHER_TB2_R_00_inst                                     0x028E
#define HDMI_DITHER_TB2_R_00_tab2_r_13_shift                          (28)
#define HDMI_DITHER_TB2_R_00_tab2_r_12_shift                          (24)
#define HDMI_DITHER_TB2_R_00_tab2_r_11_shift                          (20)
#define HDMI_DITHER_TB2_R_00_tab2_r_10_shift                          (16)
#define HDMI_DITHER_TB2_R_00_tab2_r_03_shift                          (12)
#define HDMI_DITHER_TB2_R_00_tab2_r_02_shift                          (8)
#define HDMI_DITHER_TB2_R_00_tab2_r_01_shift                          (4)
#define HDMI_DITHER_TB2_R_00_tab2_r_00_shift                          (0)
#define HDMI_DITHER_TB2_R_00_tab2_r_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_R_00_tab2_r_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_R_00_tab2_r_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_R_00_tab2_r_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_R_00_tab2_r_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_R_00_tab2_r_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_R_00_tab2_r_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_R_00_tab2_r_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_R_00_tab2_r_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_R_00_tab2_r_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_R_00_tab2_r_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_R_00_tab2_r_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_R_00_tab2_r_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_R_00_tab2_r_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_R_00_tab2_r_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_R_00_tab2_r_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_R_00_get_tab2_r_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_R_00_get_tab2_r_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB2_R_02                                          0x18025a3c
#define HDMI_DITHER_TB2_R_02_reg_addr                                 "0xb8025a3c"
#define HDMI_DITHER_TB2_R_02_reg                                      0xb8025a3c
#define HDMI_DITHER_TB2_R_02_inst_addr                                "0x028F"
#define HDMI_DITHER_TB2_R_02_inst                                     0x028F
#define HDMI_DITHER_TB2_R_02_tab2_r_33_shift                          (28)
#define HDMI_DITHER_TB2_R_02_tab2_r_32_shift                          (24)
#define HDMI_DITHER_TB2_R_02_tab2_r_31_shift                          (20)
#define HDMI_DITHER_TB2_R_02_tab2_r_30_shift                          (16)
#define HDMI_DITHER_TB2_R_02_tab2_r_23_shift                          (12)
#define HDMI_DITHER_TB2_R_02_tab2_r_22_shift                          (8)
#define HDMI_DITHER_TB2_R_02_tab2_r_21_shift                          (4)
#define HDMI_DITHER_TB2_R_02_tab2_r_20_shift                          (0)
#define HDMI_DITHER_TB2_R_02_tab2_r_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_R_02_tab2_r_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_R_02_tab2_r_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_R_02_tab2_r_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_R_02_tab2_r_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_R_02_tab2_r_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_R_02_tab2_r_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_R_02_tab2_r_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_R_02_tab2_r_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_R_02_tab2_r_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_R_02_tab2_r_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_R_02_tab2_r_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_R_02_tab2_r_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_R_02_tab2_r_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_R_02_tab2_r_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_R_02_tab2_r_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_R_02_get_tab2_r_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_R_02_get_tab2_r_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB2_G_00                                          0x18025a40
#define HDMI_DITHER_TB2_G_00_reg_addr                                 "0xb8025a40"
#define HDMI_DITHER_TB2_G_00_reg                                      0xb8025a40
#define HDMI_DITHER_TB2_G_00_inst_addr                                "0x0290"
#define HDMI_DITHER_TB2_G_00_inst                                     0x0290
#define HDMI_DITHER_TB2_G_00_tab2_g_13_shift                          (28)
#define HDMI_DITHER_TB2_G_00_tab2_g_12_shift                          (24)
#define HDMI_DITHER_TB2_G_00_tab2_g_11_shift                          (20)
#define HDMI_DITHER_TB2_G_00_tab2_g_10_shift                          (16)
#define HDMI_DITHER_TB2_G_00_tab2_g_03_shift                          (12)
#define HDMI_DITHER_TB2_G_00_tab2_g_02_shift                          (8)
#define HDMI_DITHER_TB2_G_00_tab2_g_01_shift                          (4)
#define HDMI_DITHER_TB2_G_00_tab2_g_00_shift                          (0)
#define HDMI_DITHER_TB2_G_00_tab2_g_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_G_00_tab2_g_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_G_00_tab2_g_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_G_00_tab2_g_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_G_00_tab2_g_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_G_00_tab2_g_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_G_00_tab2_g_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_G_00_tab2_g_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_G_00_tab2_g_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_G_00_tab2_g_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_G_00_tab2_g_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_G_00_tab2_g_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_G_00_tab2_g_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_G_00_tab2_g_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_G_00_tab2_g_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_G_00_tab2_g_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_G_00_get_tab2_g_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_G_00_get_tab2_g_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB2_G_02                                          0x18025a44
#define HDMI_DITHER_TB2_G_02_reg_addr                                 "0xb8025a44"
#define HDMI_DITHER_TB2_G_02_reg                                      0xb8025a44
#define HDMI_DITHER_TB2_G_02_inst_addr                                "0x0291"
#define HDMI_DITHER_TB2_G_02_inst                                     0x0291
#define HDMI_DITHER_TB2_G_02_tab2_g_33_shift                          (28)
#define HDMI_DITHER_TB2_G_02_tab2_g_32_shift                          (24)
#define HDMI_DITHER_TB2_G_02_tab2_g_31_shift                          (20)
#define HDMI_DITHER_TB2_G_02_tab2_g_30_shift                          (16)
#define HDMI_DITHER_TB2_G_02_tab2_g_23_shift                          (12)
#define HDMI_DITHER_TB2_G_02_tab2_g_22_shift                          (8)
#define HDMI_DITHER_TB2_G_02_tab2_g_21_shift                          (4)
#define HDMI_DITHER_TB2_G_02_tab2_g_20_shift                          (0)
#define HDMI_DITHER_TB2_G_02_tab2_g_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_G_02_tab2_g_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_G_02_tab2_g_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_G_02_tab2_g_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_G_02_tab2_g_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_G_02_tab2_g_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_G_02_tab2_g_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_G_02_tab2_g_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_G_02_tab2_g_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_G_02_tab2_g_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_G_02_tab2_g_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_G_02_tab2_g_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_G_02_tab2_g_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_G_02_tab2_g_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_G_02_tab2_g_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_G_02_tab2_g_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_G_02_get_tab2_g_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_G_02_get_tab2_g_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB2_B_00                                          0x18025a48
#define HDMI_DITHER_TB2_B_00_reg_addr                                 "0xb8025a48"
#define HDMI_DITHER_TB2_B_00_reg                                      0xb8025a48
#define HDMI_DITHER_TB2_B_00_inst_addr                                "0x0292"
#define HDMI_DITHER_TB2_B_00_inst                                     0x0292
#define HDMI_DITHER_TB2_B_00_tab2_b_13_shift                          (28)
#define HDMI_DITHER_TB2_B_00_tab2_b_12_shift                          (24)
#define HDMI_DITHER_TB2_B_00_tab2_b_11_shift                          (20)
#define HDMI_DITHER_TB2_B_00_tab2_b_10_shift                          (16)
#define HDMI_DITHER_TB2_B_00_tab2_b_03_shift                          (12)
#define HDMI_DITHER_TB2_B_00_tab2_b_02_shift                          (8)
#define HDMI_DITHER_TB2_B_00_tab2_b_01_shift                          (4)
#define HDMI_DITHER_TB2_B_00_tab2_b_00_shift                          (0)
#define HDMI_DITHER_TB2_B_00_tab2_b_13_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_B_00_tab2_b_12_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_B_00_tab2_b_11_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_B_00_tab2_b_10_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_B_00_tab2_b_03_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_B_00_tab2_b_02_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_B_00_tab2_b_01_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_B_00_tab2_b_00_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_B_00_tab2_b_13(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_B_00_tab2_b_12(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_B_00_tab2_b_11(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_B_00_tab2_b_10(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_B_00_tab2_b_03(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_B_00_tab2_b_02(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_B_00_tab2_b_01(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_B_00_tab2_b_00(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_B_00_get_tab2_b_13(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_12(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_11(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_10(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_03(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_02(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_01(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_B_00_get_tab2_b_00(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TB2_B_02                                          0x18025a4c
#define HDMI_DITHER_TB2_B_02_reg_addr                                 "0xb8025a4c"
#define HDMI_DITHER_TB2_B_02_reg                                      0xb8025a4c
#define HDMI_DITHER_TB2_B_02_inst_addr                                "0x0293"
#define HDMI_DITHER_TB2_B_02_inst                                     0x0293
#define HDMI_DITHER_TB2_B_02_tab2_b_33_shift                          (28)
#define HDMI_DITHER_TB2_B_02_tab2_b_32_shift                          (24)
#define HDMI_DITHER_TB2_B_02_tab2_b_31_shift                          (20)
#define HDMI_DITHER_TB2_B_02_tab2_b_30_shift                          (16)
#define HDMI_DITHER_TB2_B_02_tab2_b_23_shift                          (12)
#define HDMI_DITHER_TB2_B_02_tab2_b_22_shift                          (8)
#define HDMI_DITHER_TB2_B_02_tab2_b_21_shift                          (4)
#define HDMI_DITHER_TB2_B_02_tab2_b_20_shift                          (0)
#define HDMI_DITHER_TB2_B_02_tab2_b_33_mask                           (0xF0000000)
#define HDMI_DITHER_TB2_B_02_tab2_b_32_mask                           (0x0F000000)
#define HDMI_DITHER_TB2_B_02_tab2_b_31_mask                           (0x00F00000)
#define HDMI_DITHER_TB2_B_02_tab2_b_30_mask                           (0x000F0000)
#define HDMI_DITHER_TB2_B_02_tab2_b_23_mask                           (0x0000F000)
#define HDMI_DITHER_TB2_B_02_tab2_b_22_mask                           (0x00000F00)
#define HDMI_DITHER_TB2_B_02_tab2_b_21_mask                           (0x000000F0)
#define HDMI_DITHER_TB2_B_02_tab2_b_20_mask                           (0x0000000F)
#define HDMI_DITHER_TB2_B_02_tab2_b_33(data)                          (0xF0000000&((data)<<28))
#define HDMI_DITHER_TB2_B_02_tab2_b_32(data)                          (0x0F000000&((data)<<24))
#define HDMI_DITHER_TB2_B_02_tab2_b_31(data)                          (0x00F00000&((data)<<20))
#define HDMI_DITHER_TB2_B_02_tab2_b_30(data)                          (0x000F0000&((data)<<16))
#define HDMI_DITHER_TB2_B_02_tab2_b_23(data)                          (0x0000F000&((data)<<12))
#define HDMI_DITHER_TB2_B_02_tab2_b_22(data)                          (0x00000F00&((data)<<8))
#define HDMI_DITHER_TB2_B_02_tab2_b_21(data)                          (0x000000F0&((data)<<4))
#define HDMI_DITHER_TB2_B_02_tab2_b_20(data)                          (0x0000000F&(data))
#define HDMI_DITHER_TB2_B_02_get_tab2_b_33(data)                      ((0xF0000000&(data))>>28)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_32(data)                      ((0x0F000000&(data))>>24)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_31(data)                      ((0x00F00000&(data))>>20)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_30(data)                      ((0x000F0000&(data))>>16)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_23(data)                      ((0x0000F000&(data))>>12)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_22(data)                      ((0x00000F00&(data))>>8)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_21(data)                      ((0x000000F0&(data))>>4)
#define HDMI_DITHER_TB2_B_02_get_tab2_b_20(data)                      (0x0000000F&(data))


#define HDMI_DITHER_TEMP_TB2                                          0x18025a50
#define HDMI_DITHER_TEMP_TB2_reg_addr                                 "0xb8025a50"
#define HDMI_DITHER_TEMP_TB2_reg                                      0xb8025a50
#define HDMI_DITHER_TEMP_TB2_inst_addr                                "0x0294"
#define HDMI_DITHER_TEMP_TB2_inst                                     0x0294
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_15_shift                (30)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_14_shift                (28)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_13_shift                (26)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_12_shift                (24)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_11_shift                (22)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_10_shift                (20)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_9_shift                 (18)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_8_shift                 (16)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_7_shift                 (14)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_6_shift                 (12)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_5_shift                 (10)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_4_shift                 (8)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_3_shift                 (6)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_2_shift                 (4)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_1_shift                 (2)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_0_shift                 (0)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_15_mask                 (0xC0000000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_14_mask                 (0x30000000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_13_mask                 (0x0C000000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_12_mask                 (0x03000000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_11_mask                 (0x00C00000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_10_mask                 (0x00300000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_9_mask                  (0x000C0000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_8_mask                  (0x00030000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_7_mask                  (0x0000C000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_6_mask                  (0x00003000)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_5_mask                  (0x00000C00)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_4_mask                  (0x00000300)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_3_mask                  (0x000000C0)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_2_mask                  (0x00000030)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_1_mask                  (0x0000000C)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_0_mask                  (0x00000003)
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_15(data)                (0xC0000000&((data)<<30))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_14(data)                (0x30000000&((data)<<28))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_13(data)                (0x0C000000&((data)<<26))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_12(data)                (0x03000000&((data)<<24))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_11(data)                (0x00C00000&((data)<<22))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_10(data)                (0x00300000&((data)<<20))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_9(data)                 (0x000C0000&((data)<<18))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_8(data)                 (0x00030000&((data)<<16))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_7(data)                 (0x0000C000&((data)<<14))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_6(data)                 (0x00003000&((data)<<12))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_5(data)                 (0x00000C00&((data)<<10))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_4(data)                 (0x00000300&((data)<<8))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_3(data)                 (0x000000C0&((data)<<6))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_2(data)                 (0x00000030&((data)<<4))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_1(data)                 (0x0000000C&((data)<<2))
#define HDMI_DITHER_TEMP_TB2_tab2_temp_offset_0(data)                 (0x00000003&(data))
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_15(data)            ((0xC0000000&(data))>>30)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_14(data)            ((0x30000000&(data))>>28)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_13(data)            ((0x0C000000&(data))>>26)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_12(data)            ((0x03000000&(data))>>24)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_11(data)            ((0x00C00000&(data))>>22)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_10(data)            ((0x00300000&(data))>>20)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_9(data)             ((0x000C0000&(data))>>18)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_8(data)             ((0x00030000&(data))>>16)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_7(data)             ((0x0000C000&(data))>>14)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_6(data)             ((0x00003000&(data))>>12)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_5(data)             ((0x00000C00&(data))>>10)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_4(data)             ((0x00000300&(data))>>8)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_3(data)             ((0x000000C0&(data))>>6)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_2(data)             ((0x00000030&(data))>>4)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_1(data)             ((0x0000000C&(data))>>2)
#define HDMI_DITHER_TEMP_TB2_get_tab2_temp_offset_0(data)             (0x00000003&(data))

// HDMI RGB2YUV
#define HDMI_RGB2YUV_CTRL                                             0x18025a80
#define HDMI_RGB2YUV_CTRL_reg_addr                                    "0xb8025a80"
#define HDMI_RGB2YUV_CTRL_reg                                         0xb8025a80
#define HDMI_RGB2YUV_CTRL_inst_addr                                   "0x02A0"
#define HDMI_RGB2YUV_CTRL_inst                                        0x02A0
#define HDMI_RGB2YUV_CTRL_err_dif_bit_sel_shift                       (12)
#define HDMI_RGB2YUV_CTRL_err_dif_en_shift                            (11)
#define HDMI_RGB2YUV_CTRL_sel_2x_gain_shift                           (10)
#define HDMI_RGB2YUV_CTRL_sel_y_gain_shift                            (9)
#define HDMI_RGB2YUV_CTRL_matrix_bypass_shift                         (8)
#define HDMI_RGB2YUV_CTRL_sel_uv_off_shift                            (7)
#define HDMI_RGB2YUV_CTRL_set_uv_out_offset_shift                     (6)
#define HDMI_RGB2YUV_CTRL_set_r_in_offset_shift                       (5)
#define HDMI_RGB2YUV_CTRL_sel_rgb_shift                               (4)
#define HDMI_RGB2YUV_CTRL_sel_sign_shift                              (3)
#define HDMI_RGB2YUV_CTRL_en_rgb2yuv_shift                            (0)
#define HDMI_RGB2YUV_CTRL_err_dif_bit_sel_mask                        (0x00001000)
#define HDMI_RGB2YUV_CTRL_err_dif_en_mask                             (0x00000800)
#define HDMI_RGB2YUV_CTRL_sel_2x_gain_mask                            (0x00000400)
#define HDMI_RGB2YUV_CTRL_sel_y_gain_mask                             (0x00000200)
#define HDMI_RGB2YUV_CTRL_matrix_bypass_mask                          (0x00000100)
#define HDMI_RGB2YUV_CTRL_sel_uv_off_mask                             (0x00000080)
#define HDMI_RGB2YUV_CTRL_set_uv_out_offset_mask                      (0x00000040)
#define HDMI_RGB2YUV_CTRL_set_r_in_offset_mask                        (0x00000020)
#define HDMI_RGB2YUV_CTRL_sel_rgb_mask                                (0x00000010)
#define HDMI_RGB2YUV_CTRL_sel_sign_mask                               (0x00000008)
#define HDMI_RGB2YUV_CTRL_en_rgb2yuv_mask                             (0x00000003)
#define HDMI_RGB2YUV_CTRL_err_dif_bit_sel(data)                       (0x00001000&((data)<<12))
#define HDMI_RGB2YUV_CTRL_err_dif_en(data)                            (0x00000800&((data)<<11))
#define HDMI_RGB2YUV_CTRL_sel_2x_gain(data)                           (0x00000400&((data)<<10))
#define HDMI_RGB2YUV_CTRL_sel_y_gain(data)                            (0x00000200&((data)<<9))
#define HDMI_RGB2YUV_CTRL_matrix_bypass(data)                         (0x00000100&((data)<<8))
#define HDMI_RGB2YUV_CTRL_sel_uv_off(data)                            (0x00000080&((data)<<7))
#define HDMI_RGB2YUV_CTRL_set_uv_out_offset(data)                     (0x00000040&((data)<<6))
#define HDMI_RGB2YUV_CTRL_set_r_in_offset(data)                       (0x00000020&((data)<<5))
#define HDMI_RGB2YUV_CTRL_sel_rgb(data)                               (0x00000010&((data)<<4))
#define HDMI_RGB2YUV_CTRL_sel_sign(data)                              (0x00000008&((data)<<3))
#define HDMI_RGB2YUV_CTRL_en_rgb2yuv(data)                            (0x00000003&(data))
#define HDMI_RGB2YUV_CTRL_get_err_dif_bit_sel(data)                   ((0x00001000&(data))>>12)
#define HDMI_RGB2YUV_CTRL_get_err_dif_en(data)                        ((0x00000800&(data))>>11)
#define HDMI_RGB2YUV_CTRL_get_sel_2x_gain(data)                       ((0x00000400&(data))>>10)
#define HDMI_RGB2YUV_CTRL_get_sel_y_gain(data)                        ((0x00000200&(data))>>9)
#define HDMI_RGB2YUV_CTRL_get_matrix_bypass(data)                     ((0x00000100&(data))>>8)
#define HDMI_RGB2YUV_CTRL_get_sel_uv_off(data)                        ((0x00000080&(data))>>7)
#define HDMI_RGB2YUV_CTRL_get_set_uv_out_offset(data)                 ((0x00000040&(data))>>6)
#define HDMI_RGB2YUV_CTRL_get_set_r_in_offset(data)                   ((0x00000020&(data))>>5)
#define HDMI_RGB2YUV_CTRL_get_sel_rgb(data)                           ((0x00000010&(data))>>4)
#define HDMI_RGB2YUV_CTRL_get_sel_sign(data)                          ((0x00000008&(data))>>3)
#define HDMI_RGB2YUV_CTRL_get_en_rgb2yuv(data)                        (0x00000003&(data))


#define HDMI_RGB2YUV_TAB1_M1                                          0x18025a84
#define HDMI_RGB2YUV_TAB1_M1_reg_addr                                 "0xb8025a84"
#define HDMI_RGB2YUV_TAB1_M1_reg                                      0xb8025a84
#define HDMI_RGB2YUV_TAB1_M1_inst_addr                                "0x02A1"
#define HDMI_RGB2YUV_TAB1_M1_inst                                     0x02A1
#define HDMI_RGB2YUV_TAB1_M1_m13_shift                                (21)
#define HDMI_RGB2YUV_TAB1_M1_m12_shift                                (11)
#define HDMI_RGB2YUV_TAB1_M1_m11_shift                                (0)
#define HDMI_RGB2YUV_TAB1_M1_m13_mask                                 (0xFFE00000)
#define HDMI_RGB2YUV_TAB1_M1_m12_mask                                 (0x001FF800)
#define HDMI_RGB2YUV_TAB1_M1_m11_mask                                 (0x000007FF)
#define HDMI_RGB2YUV_TAB1_M1_m13(data)                                (0xFFE00000&((data)<<21))
#define HDMI_RGB2YUV_TAB1_M1_m12(data)                                (0x001FF800&((data)<<11))
#define HDMI_RGB2YUV_TAB1_M1_m11(data)                                (0x000007FF&(data))
#define HDMI_RGB2YUV_TAB1_M1_get_m13(data)                            ((0xFFE00000&(data))>>21)
#define HDMI_RGB2YUV_TAB1_M1_get_m12(data)                            ((0x001FF800&(data))>>11)
#define HDMI_RGB2YUV_TAB1_M1_get_m11(data)                            (0x000007FF&(data))


#define HDMI_RGB2YUV_TAB1_M2                                          0x18025a88
#define HDMI_RGB2YUV_TAB1_M2_reg_addr                                 "0xb8025a88"
#define HDMI_RGB2YUV_TAB1_M2_reg                                      0xb8025a88
#define HDMI_RGB2YUV_TAB1_M2_inst_addr                                "0x02A2"
#define HDMI_RGB2YUV_TAB1_M2_inst                                     0x02A2
#define HDMI_RGB2YUV_TAB1_M2_m23_shift                                (20)
#define HDMI_RGB2YUV_TAB1_M2_m22_shift                                (10)
#define HDMI_RGB2YUV_TAB1_M2_m21_shift                                (0)
#define HDMI_RGB2YUV_TAB1_M2_m23_mask                                 (0x1FF00000)
#define HDMI_RGB2YUV_TAB1_M2_m22_mask                                 (0x000FFC00)
#define HDMI_RGB2YUV_TAB1_M2_m21_mask                                 (0x000003FF)
#define HDMI_RGB2YUV_TAB1_M2_m23(data)                                (0x1FF00000&((data)<<20))
#define HDMI_RGB2YUV_TAB1_M2_m22(data)                                (0x000FFC00&((data)<<10))
#define HDMI_RGB2YUV_TAB1_M2_m21(data)                                (0x000003FF&(data))
#define HDMI_RGB2YUV_TAB1_M2_get_m23(data)                            ((0x1FF00000&(data))>>20)
#define HDMI_RGB2YUV_TAB1_M2_get_m22(data)                            ((0x000FFC00&(data))>>10)
#define HDMI_RGB2YUV_TAB1_M2_get_m21(data)                            (0x000003FF&(data))


#define HDMI_RGB2YUV_TAB1_M3                                          0x18025a8c
#define HDMI_RGB2YUV_TAB1_M3_reg_addr                                 "0xb8025a8c"
#define HDMI_RGB2YUV_TAB1_M3_reg                                      0xb8025a8c
#define HDMI_RGB2YUV_TAB1_M3_inst_addr                                "0x02A3"
#define HDMI_RGB2YUV_TAB1_M3_inst                                     0x02A3
#define HDMI_RGB2YUV_TAB1_M3_m33_shift                                (21)
#define HDMI_RGB2YUV_TAB1_M3_m32_shift                                (10)
#define HDMI_RGB2YUV_TAB1_M3_m31_shift                                (0)
#define HDMI_RGB2YUV_TAB1_M3_m33_mask                                 (0x7FE00000)
#define HDMI_RGB2YUV_TAB1_M3_m32_mask                                 (0x001FFC00)
#define HDMI_RGB2YUV_TAB1_M3_m31_mask                                 (0x000003FF)
#define HDMI_RGB2YUV_TAB1_M3_m33(data)                                (0x7FE00000&((data)<<21))
#define HDMI_RGB2YUV_TAB1_M3_m32(data)                                (0x001FFC00&((data)<<10))
#define HDMI_RGB2YUV_TAB1_M3_m31(data)                                (0x000003FF&(data))
#define HDMI_RGB2YUV_TAB1_M3_get_m33(data)                            ((0x7FE00000&(data))>>21)
#define HDMI_RGB2YUV_TAB1_M3_get_m32(data)                            ((0x001FFC00&(data))>>10)
#define HDMI_RGB2YUV_TAB1_M3_get_m31(data)                            (0x000003FF&(data))


#define HDMI_RGB2YUV_TAB1_Y                                           0x18025a90
#define HDMI_RGB2YUV_TAB1_Y_reg_addr                                  "0xb8025a90"
#define HDMI_RGB2YUV_TAB1_Y_reg                                       0xb8025a90
#define HDMI_RGB2YUV_TAB1_Y_inst_addr                                 "0x02A4"
#define HDMI_RGB2YUV_TAB1_Y_inst                                      0x02A4
#define HDMI_RGB2YUV_TAB1_Y_yo_gain_shift                             (22)
#define HDMI_RGB2YUV_TAB1_Y_yo_shift                                  (0)
#define HDMI_RGB2YUV_TAB1_Y_yo_gain_mask                              (0x7FC00000)
#define HDMI_RGB2YUV_TAB1_Y_yo_mask                                   (0x000007FF)
#define HDMI_RGB2YUV_TAB1_Y_yo_gain(data)                             (0x7FC00000&((data)<<22))
#define HDMI_RGB2YUV_TAB1_Y_yo(data)                                  (0x000007FF&(data))
#define HDMI_RGB2YUV_TAB1_Y_get_yo_gain(data)                         ((0x7FC00000&(data))>>22)
#define HDMI_RGB2YUV_TAB1_Y_get_yo(data)                              (0x000007FF&(data))


#define HDMI_4XXTO4XX_CTRL                                            0x18025ad0
#define HDMI_4XXTO4XX_CTRL_reg_addr                                   "0xb8025ad0"
#define HDMI_4XXTO4XX_CTRL_reg                                        0xb8025ad0
#define HDMI_4XXTO4XX_CTRL_inst_addr                                  "0x02B4"
#define HDMI_4XXTO4XX_CTRL_inst                                       0x02B4
#define HDMI_4XXTO4XX_CTRL_yuv_4xxto4xx_sel_shift                     (0)
#define HDMI_4XXTO4XX_CTRL_yuv_4xxto4xx_sel_mask                      (0x00000003)
#define HDMI_4XXTO4XX_CTRL_yuv_4xxto4xx_sel(data)                     (0x00000003&(data))
#define HDMI_4XXTO4XX_CTRL_get_yuv_4xxto4xx_sel(data)                 (0x00000003&(data))
// END of Magellan-DesignSpec-IDMA_HDMI_rgb2yuv_dither_4xxto4xx.doc
// clock detection
#define HDMI_CLKDETCR                                                      0x18061f00
#define HDMI_CLKDETCR_reg_addr                                             "0xb8061f00"
#define HDMI_CLKDETCR_reg                                                  0xb8061f00
#define HDMI_CLKDETCR_inst_addr                                            "0x03C0"
#define HDMI_CLKDETCR_inst                                                 0x03C0
#define HDMI_CLKDETCR_clock_det_en_shift                                   (0)
#define HDMI_CLKDETCR_clock_det_en_mask                                    (0x00000001)
#define HDMI_CLKDETCR_clock_det_en(data)                                   (0x00000001&(data))
#define HDMI_CLKDETCR_get_clock_det_en(data)                               (0x00000001&(data))


#define HDMI_CLKDETSR                                                      0x18061f04
#define HDMI_CLKDETSR_reg_addr                                             "0xb8061f04"
#define HDMI_CLKDETSR_reg                                                  0xb8061f04
#define HDMI_CLKDETSR_inst_addr                                            "0x03C1"
#define HDMI_CLKDETSR_inst                                                 0x03C1
#define HDMI_CLKDETSR_en_tmds_chg_irq_shift                                (5)
#define HDMI_CLKDETSR_tmds_chg_irq_shift                                   (4)
#define HDMI_CLKDETSR_dummy18061f04_3_2_shift                              (2)
#define HDMI_CLKDETSR_clk_in_target_irq_en_shift                           (1)
#define HDMI_CLKDETSR_clk_in_target_shift                                  (0)
#define HDMI_CLKDETSR_en_tmds_chg_irq_mask                                 (0x00000020)
#define HDMI_CLKDETSR_tmds_chg_irq_mask                                    (0x00000010)
#define HDMI_CLKDETSR_dummy18061f04_3_2_mask                               (0x0000000C)
#define HDMI_CLKDETSR_clk_in_target_irq_en_mask                            (0x00000002)
#define HDMI_CLKDETSR_clk_in_target_mask                                   (0x00000001)
#define HDMI_CLKDETSR_en_tmds_chg_irq(data)                                (0x00000020&((data)<<5))
#define HDMI_CLKDETSR_tmds_chg_irq(data)                                   (0x00000010&((data)<<4))
#define HDMI_CLKDETSR_dummy18061f04_3_2(data)                              (0x0000000C&((data)<<2))
#define HDMI_CLKDETSR_clk_in_target_irq_en(data)                           (0x00000002&((data)<<1))
#define HDMI_CLKDETSR_clk_in_target(data)                                  (0x00000001&(data))
#define HDMI_CLKDETSR_get_en_tmds_chg_irq(data)                            ((0x00000020&(data))>>5)
#define HDMI_CLKDETSR_get_tmds_chg_irq(data)                               ((0x00000010&(data))>>4)
#define HDMI_CLKDETSR_get_dummy18061f04_3_2(data)                          ((0x0000000C&(data))>>2)
#define HDMI_CLKDETSR_get_clk_in_target_irq_en(data)                       ((0x00000002&(data))>>1)
#define HDMI_CLKDETSR_get_clk_in_target(data)                              (0x00000001&(data))


#define HDMI_GDI_TMDSCLK_SETTING_00                                        0x18061f08
#define HDMI_GDI_TMDSCLK_SETTING_00_reg_addr                               "0xb8061f08"
#define HDMI_GDI_TMDSCLK_SETTING_00_reg                                    0xb8061f08
#define HDMI_GDI_TMDSCLK_SETTING_00_inst_addr                              "0x03C2"
#define HDMI_GDI_TMDSCLK_SETTING_00_inst                                   0x03C2
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start_shift                   (16)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end_shift                     (0)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start_mask                    (0x0FFF0000)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end_mask                      (0x00000FFF)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start(data)                   (0x0FFF0000&((data)<<16))
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end(data)                     (0x00000FFF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_00_get_dclk_cnt_start(data)               ((0x0FFF0000&(data))>>16)
#define HDMI_GDI_TMDSCLK_SETTING_00_get_dclk_cnt_end(data)                 (0x00000FFF&(data))


#define HDMI_GDI_TMDSCLK_SETTING_01                                        0x18061f0c
#define HDMI_GDI_TMDSCLK_SETTING_01_reg_addr                               "0xb8061f0c"
#define HDMI_GDI_TMDSCLK_SETTING_01_reg                                    0xb8061f0c
#define HDMI_GDI_TMDSCLK_SETTING_01_inst_addr                              "0x03C3"
#define HDMI_GDI_TMDSCLK_SETTING_01_inst                                   0x03C3
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter_shift   (16)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter_shift   (0)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter_mask    (0x0FFF0000)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter_mask    (0x00000FFF)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter(data)   (0x0FFF0000&((data)<<16))
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter(data)   (0x00000FFF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_01_get_target_for_maximum_clk_counter(data)  ((0x0FFF0000&(data))>>16)
#define HDMI_GDI_TMDSCLK_SETTING_01_get_target_for_minimum_clk_counter(data)  (0x00000FFF&(data))


#define HDMI_GDI_TMDSCLK_SETTING_02                                        0x18061f10
#define HDMI_GDI_TMDSCLK_SETTING_02_reg_addr                               "0xb8061f10"
#define HDMI_GDI_TMDSCLK_SETTING_02_reg                                    0xb8061f10
#define HDMI_GDI_TMDSCLK_SETTING_02_inst_addr                              "0x03C4"
#define HDMI_GDI_TMDSCLK_SETTING_02_inst                                   0x03C4
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold_shift        (8)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce_shift             (0)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold_mask         (0x00000F00)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce_mask              (0x000000FF)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold(data)        (0x00000F00&((data)<<8))
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce(data)             (0x000000FF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_02_get_clk_counter_err_threshold(data)    ((0x00000F00&(data))>>8)
#define HDMI_GDI_TMDSCLK_SETTING_02_get_clk_counter_debounce(data)         (0x000000FF&(data))


#ifdef HDMI_HAVE_HDMI_DITHER_12X10
// HDMI Dither
/*
#define HDMIDIH12X10_CTRL1                                                         0x1806dc00
#define HDMIDIH12X10_CTRL1_reg_addr                                                "0xb806dc00"
#define HDMIDIH12X10_CTRL1_reg                                                     0xb806dc00
#define HDMIDIH12X10_CTRL1_inst_addr                                               "0x0300"
#define HDMIDIH12X10_CTRL1_inst                                                    0x0300
#define HDMIDIH12X10_CTRL1_dummy1806dc00_26_shift                                  (26)
#define HDMIDIH12X10_CTRL1_ch2_field_odd_temporal_offset_select_shift              (25)
#define HDMIDIH12X10_CTRL1_ch2_field_even_temporal_offset_select_shift             (24)
#define HDMIDIH12X10_CTRL1_ch2_temporal_offset_separate_mode_shift                 (23)
#define HDMIDIH12X10_CTRL1_ch2_dithering_table_select_shift                        (21)
#define HDMIDIH12X10_CTRL1_ch2_temporal_enable_shift                               (20)
#define HDMIDIH12X10_CTRL1_ch2_value_sign_shift                                    (19)
#define HDMIDIH12X10_CTRL1_ch2_dithering_mode_shift                                (18)
#define HDMIDIH12X10_CTRL1_ch2_v_modulation_shift                                  (17)
#define HDMIDIH12X10_CTRL1_ch2_h_modulation_shift                                  (16)
#define HDMIDIH12X10_CTRL1_dummy1806dc00_10_shift                                  (10)
#define HDMIDIH12X10_CTRL1_ch1_field_odd_temporal_offset_select_shift              (9)
#define HDMIDIH12X10_CTRL1_ch1_field_even_temporal_offset_select_shift             (8)
#define HDMIDIH12X10_CTRL1_ch1_temporal_offset_separate_mode_shift                 (7)
#define HDMIDIH12X10_CTRL1_ch1_dithering_table_select_shift                        (5)
#define HDMIDIH12X10_CTRL1_ch1_temporal_enable_shift                               (4)
#define HDMIDIH12X10_CTRL1_ch1_value_sign_shift                                    (3)
#define HDMIDIH12X10_CTRL1_ch1_dithering_mode_shift                                (2)
#define HDMIDIH12X10_CTRL1_ch1_v_modulation_shift                                  (1)
#define HDMIDIH12X10_CTRL1_ch1_h_modulation_shift                                  (0)
#define HDMIDIH12X10_CTRL1_dummy1806dc00_26_mask                                   (0x04000000)
#define HDMIDIH12X10_CTRL1_ch2_field_odd_temporal_offset_select_mask               (0x02000000)
#define HDMIDIH12X10_CTRL1_ch2_field_even_temporal_offset_select_mask              (0x01000000)
#define HDMIDIH12X10_CTRL1_ch2_temporal_offset_separate_mode_mask                  (0x00800000)
#define HDMIDIH12X10_CTRL1_ch2_dithering_table_select_mask                         (0x00600000)
#define HDMIDIH12X10_CTRL1_ch2_temporal_enable_mask                                (0x00100000)
#define HDMIDIH12X10_CTRL1_ch2_value_sign_mask                                     (0x00080000)
#define HDMIDIH12X10_CTRL1_ch2_dithering_mode_mask                                 (0x00040000)
#define HDMIDIH12X10_CTRL1_ch2_v_modulation_mask                                   (0x00020000)
#define HDMIDIH12X10_CTRL1_ch2_h_modulation_mask                                   (0x00010000)
#define HDMIDIH12X10_CTRL1_dummy1806dc00_10_mask                                   (0x00000400)
#define HDMIDIH12X10_CTRL1_ch1_field_odd_temporal_offset_select_mask               (0x00000200)
#define HDMIDIH12X10_CTRL1_ch1_field_even_temporal_offset_select_mask              (0x00000100)
#define HDMIDIH12X10_CTRL1_ch1_temporal_offset_separate_mode_mask                  (0x00000080)
#define HDMIDIH12X10_CTRL1_ch1_dithering_table_select_mask                         (0x00000060)
#define HDMIDIH12X10_CTRL1_ch1_temporal_enable_mask                                (0x00000010)
#define HDMIDIH12X10_CTRL1_ch1_value_sign_mask                                     (0x00000008)
#define HDMIDIH12X10_CTRL1_ch1_dithering_mode_mask                                 (0x00000004)
#define HDMIDIH12X10_CTRL1_ch1_v_modulation_mask                                   (0x00000002)
#define HDMIDIH12X10_CTRL1_ch1_h_modulation_mask                                   (0x00000001)
#define HDMIDIH12X10_CTRL1_dummy1806dc00_26(data)                                  (0x04000000&((data)<<26))
#define HDMIDIH12X10_CTRL1_ch2_field_odd_temporal_offset_select(data)              (0x02000000&((data)<<25))
#define HDMIDIH12X10_CTRL1_ch2_field_even_temporal_offset_select(data)             (0x01000000&((data)<<24))
#define HDMIDIH12X10_CTRL1_ch2_temporal_offset_separate_mode(data)                 (0x00800000&((data)<<23))
#define HDMIDIH12X10_CTRL1_ch2_dithering_table_select(data)                        (0x00600000&((data)<<21))
#define HDMIDIH12X10_CTRL1_ch2_temporal_enable(data)                               (0x00100000&((data)<<20))
#define HDMIDIH12X10_CTRL1_ch2_value_sign(data)                                    (0x00080000&((data)<<19))
#define HDMIDIH12X10_CTRL1_ch2_dithering_mode(data)                                (0x00040000&((data)<<18))
#define HDMIDIH12X10_CTRL1_ch2_v_modulation(data)                                  (0x00020000&((data)<<17))
#define HDMIDIH12X10_CTRL1_ch2_h_modulation(data)                                  (0x00010000&((data)<<16))
#define HDMIDIH12X10_CTRL1_dummy1806dc00_10(data)                                  (0x00000400&((data)<<10))
#define HDMIDIH12X10_CTRL1_ch1_field_odd_temporal_offset_select(data)              (0x00000200&((data)<<9))
#define HDMIDIH12X10_CTRL1_ch1_field_even_temporal_offset_select(data)             (0x00000100&((data)<<8))
#define HDMIDIH12X10_CTRL1_ch1_temporal_offset_separate_mode(data)                 (0x00000080&((data)<<7))
#define HDMIDIH12X10_CTRL1_ch1_dithering_table_select(data)                        (0x00000060&((data)<<5))
#define HDMIDIH12X10_CTRL1_ch1_temporal_enable(data)                               (0x00000010&((data)<<4))
#define HDMIDIH12X10_CTRL1_ch1_value_sign(data)                                    (0x00000008&((data)<<3))
#define HDMIDIH12X10_CTRL1_ch1_dithering_mode(data)                                (0x00000004&((data)<<2))
#define HDMIDIH12X10_CTRL1_ch1_v_modulation(data)                                  (0x00000002&((data)<<1))
#define HDMIDIH12X10_CTRL1_ch1_h_modulation(data)                                  (0x00000001&(data))
#define HDMIDIH12X10_CTRL1_get_dummy1806dc00_26(data)                              ((0x04000000&(data))>>26)
#define HDMIDIH12X10_CTRL1_get_ch2_field_odd_temporal_offset_select(data)          ((0x02000000&(data))>>25)
#define HDMIDIH12X10_CTRL1_get_ch2_field_even_temporal_offset_select(data)         ((0x01000000&(data))>>24)
#define HDMIDIH12X10_CTRL1_get_ch2_temporal_offset_separate_mode(data)             ((0x00800000&(data))>>23)
#define HDMIDIH12X10_CTRL1_get_ch2_dithering_table_select(data)                    ((0x00600000&(data))>>21)
#define HDMIDIH12X10_CTRL1_get_ch2_temporal_enable(data)                           ((0x00100000&(data))>>20)
#define HDMIDIH12X10_CTRL1_get_ch2_value_sign(data)                                ((0x00080000&(data))>>19)
#define HDMIDIH12X10_CTRL1_get_ch2_dithering_mode(data)                            ((0x00040000&(data))>>18)
#define HDMIDIH12X10_CTRL1_get_ch2_v_modulation(data)                              ((0x00020000&(data))>>17)
#define HDMIDIH12X10_CTRL1_get_ch2_h_modulation(data)                              ((0x00010000&(data))>>16)
#define HDMIDIH12X10_CTRL1_get_dummy1806dc00_10(data)                              ((0x00000400&(data))>>10)
#define HDMIDIH12X10_CTRL1_get_ch1_field_odd_temporal_offset_select(data)          ((0x00000200&(data))>>9)
#define HDMIDIH12X10_CTRL1_get_ch1_field_even_temporal_offset_select(data)         ((0x00000100&(data))>>8)
#define HDMIDIH12X10_CTRL1_get_ch1_temporal_offset_separate_mode(data)             ((0x00000080&(data))>>7)
#define HDMIDIH12X10_CTRL1_get_ch1_dithering_table_select(data)                    ((0x00000060&(data))>>5)
#define HDMIDIH12X10_CTRL1_get_ch1_temporal_enable(data)                           ((0x00000010&(data))>>4)
#define HDMIDIH12X10_CTRL1_get_ch1_value_sign(data)                                ((0x00000008&(data))>>3)
#define HDMIDIH12X10_CTRL1_get_ch1_dithering_mode(data)                            ((0x00000004&(data))>>2)
#define HDMIDIH12X10_CTRL1_get_ch1_v_modulation(data)                              ((0x00000002&(data))>>1)
#define HDMIDIH12X10_CTRL1_get_ch1_h_modulation(data)                              (0x00000001&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15                                      0x1806dc04
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_reg_addr                             "0xb806dc04"
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_reg                                  0xb806dc04
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_inst_addr                            "0x0301"
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_inst                                 0x0301
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_15_shift                       (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_14_shift                       (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_13_shift                       (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_12_shift                       (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_11_shift                       (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_10_shift                       (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_9_shift                        (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_8_shift                        (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_7_shift                        (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_6_shift                        (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_5_shift                        (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_4_shift                        (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_3_shift                        (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_2_shift                        (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_1_shift                        (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_0_shift                        (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_15_mask                        (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_14_mask                        (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_13_mask                        (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_12_mask                        (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_11_mask                        (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_10_mask                        (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_9_mask                         (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_8_mask                         (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_7_mask                         (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_6_mask                         (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_5_mask                         (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_4_mask                         (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_3_mask                         (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_2_mask                         (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_1_mask                         (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_0_mask                         (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_15(data)                       (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_14(data)                       (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_13(data)                       (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_12(data)                       (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_11(data)                       (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_10(data)                       (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_9(data)                        (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_8(data)                        (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_7(data)                        (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_6(data)                        (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_5(data)                        (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_4(data)                        (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_3(data)                        (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_2(data)                        (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_1(data)                        (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_seq_r_0(data)                        (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_15(data)                   ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_14(data)                   ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_13(data)                   ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_12(data)                   ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_11(data)                   ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_10(data)                   ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_9(data)                    ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_8(data)                    ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_7(data)                    ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_6(data)                    ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_5(data)                    ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_4(data)                    ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_3(data)                    ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_2(data)                    ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_1(data)                    ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_00_15_get_seq_r_0(data)                    (0x00000003&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31                                      0x1806dc08
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_reg_addr                             "0xb806dc08"
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_reg                                  0xb806dc08
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_inst_addr                            "0x0302"
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_inst                                 0x0302
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_31_shift                       (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_30_shift                       (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_29_shift                       (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_28_shift                       (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_27_shift                       (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_26_shift                       (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_25_shift                       (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_24_shift                       (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_23_shift                       (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_22_shift                       (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_21_shift                       (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_20_shift                       (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_19_shift                       (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_18_shift                       (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_17_shift                       (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_16_shift                       (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_31_mask                        (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_30_mask                        (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_29_mask                        (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_28_mask                        (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_27_mask                        (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_26_mask                        (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_25_mask                        (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_24_mask                        (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_23_mask                        (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_22_mask                        (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_21_mask                        (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_20_mask                        (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_19_mask                        (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_18_mask                        (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_17_mask                        (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_16_mask                        (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_31(data)                       (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_30(data)                       (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_29(data)                       (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_28(data)                       (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_27(data)                       (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_26(data)                       (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_25(data)                       (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_24(data)                       (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_23(data)                       (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_22(data)                       (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_21(data)                       (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_20(data)                       (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_19(data)                       (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_18(data)                       (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_17(data)                       (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_seq_r_16(data)                       (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_31(data)                   ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_30(data)                   ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_29(data)                   ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_28(data)                   ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_27(data)                   ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_26(data)                   ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_25(data)                   ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_24(data)                   ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_23(data)                   ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_22(data)                   ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_21(data)                   ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_20(data)                   ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_19(data)                   ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_18(data)                   ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_17(data)                   ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_RED_16_31_get_seq_r_16(data)                   (0x00000003&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07                                    0x1806dc0c
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_reg_addr                           "0xb806dc0c"
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_reg                                0xb806dc0c
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_inst_addr                          "0x0303"
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_inst                               0x0303
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_15_shift                     (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_14_shift                     (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_13_shift                     (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_12_shift                     (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_11_shift                     (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_10_shift                     (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_9_shift                      (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_8_shift                      (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_7_shift                      (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_6_shift                      (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_5_shift                      (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_4_shift                      (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_3_shift                      (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_2_shift                      (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_1_shift                      (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_0_shift                      (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_15_mask                      (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_14_mask                      (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_13_mask                      (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_12_mask                      (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_11_mask                      (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_10_mask                      (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_9_mask                       (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_8_mask                       (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_7_mask                       (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_6_mask                       (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_5_mask                       (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_4_mask                       (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_3_mask                       (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_2_mask                       (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_1_mask                       (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_0_mask                       (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_15(data)                     (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_14(data)                     (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_13(data)                     (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_12(data)                     (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_11(data)                     (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_10(data)                     (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_9(data)                      (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_8(data)                      (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_7(data)                      (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_6(data)                      (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_5(data)                      (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_4(data)                      (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_3(data)                      (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_2(data)                      (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_1(data)                      (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_seq_g_0(data)                      (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_15(data)                 ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_14(data)                 ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_13(data)                 ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_12(data)                 ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_11(data)                 ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_10(data)                 ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_9(data)                  ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_8(data)                  ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_7(data)                  ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_6(data)                  ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_5(data)                  ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_4(data)                  ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_3(data)                  ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_2(data)                  ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_1(data)                  ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_00_07_get_seq_g_0(data)                  (0x00000003&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31                                    0x1806dc10
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_reg_addr                           "0xb806dc10"
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_reg                                0xb806dc10
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_inst_addr                          "0x0304"
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_inst                               0x0304
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_31_shift                     (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_30_shift                     (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_29_shift                     (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_28_shift                     (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_27_shift                     (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_26_shift                     (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_25_shift                     (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_24_shift                     (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_23_shift                     (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_22_shift                     (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_21_shift                     (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_20_shift                     (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_19_shift                     (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_18_shift                     (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_17_shift                     (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_16_shift                     (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_31_mask                      (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_30_mask                      (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_29_mask                      (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_28_mask                      (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_27_mask                      (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_26_mask                      (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_25_mask                      (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_24_mask                      (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_23_mask                      (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_22_mask                      (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_21_mask                      (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_20_mask                      (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_19_mask                      (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_18_mask                      (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_17_mask                      (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_16_mask                      (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_31(data)                     (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_30(data)                     (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_29(data)                     (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_28(data)                     (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_27(data)                     (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_26(data)                     (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_25(data)                     (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_24(data)                     (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_23(data)                     (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_22(data)                     (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_21(data)                     (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_20(data)                     (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_19(data)                     (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_18(data)                     (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_17(data)                     (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_seq_g_16(data)                     (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_31(data)                 ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_30(data)                 ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_29(data)                 ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_28(data)                 ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_27(data)                 ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_26(data)                 ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_25(data)                 ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_24(data)                 ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_23(data)                 ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_22(data)                 ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_21(data)                 ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_20(data)                 ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_19(data)                 ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_18(data)                 ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_17(data)                 ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_GREEN_16_31_get_seq_g_16(data)                 (0x00000003&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15                                     0x1806dc14
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_reg_addr                            "0xb806dc14"
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_reg                                 0xb806dc14
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_inst_addr                           "0x0305"
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_inst                                0x0305
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_15_shift                      (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_14_shift                      (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_13_shift                      (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_12_shift                      (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_11_shift                      (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_10_shift                      (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_9_shift                       (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_8_shift                       (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_7_shift                       (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_6_shift                       (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_5_shift                       (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_4_shift                       (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_3_shift                       (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_2_shift                       (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_1_shift                       (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_0_shift                       (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_15_mask                       (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_14_mask                       (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_13_mask                       (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_12_mask                       (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_11_mask                       (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_10_mask                       (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_9_mask                        (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_8_mask                        (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_7_mask                        (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_6_mask                        (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_5_mask                        (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_4_mask                        (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_3_mask                        (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_2_mask                        (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_1_mask                        (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_0_mask                        (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_15(data)                      (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_14(data)                      (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_13(data)                      (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_12(data)                      (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_11(data)                      (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_10(data)                      (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_9(data)                       (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_8(data)                       (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_7(data)                       (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_6(data)                       (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_5(data)                       (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_4(data)                       (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_3(data)                       (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_2(data)                       (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_1(data)                       (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_seq_b_0(data)                       (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_15(data)                  ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_14(data)                  ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_13(data)                  ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_12(data)                  ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_11(data)                  ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_10(data)                  ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_9(data)                   ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_8(data)                   ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_7(data)                   ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_6(data)                   ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_5(data)                   ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_4(data)                   ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_3(data)                   ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_2(data)                   ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_1(data)                   ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_00_15_get_seq_b_0(data)                   (0x00000003&(data))


#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31                                     0x1806dc18
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_reg_addr                            "0xb806dc18"
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_reg                                 0xb806dc18
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_inst_addr                           "0x0306"
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_inst                                0x0306
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_31_shift                      (30)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_30_shift                      (28)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_29_shift                      (26)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_28_shift                      (24)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_27_shift                      (22)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_26_shift                      (20)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_25_shift                      (18)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_24_shift                      (16)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_23_shift                      (14)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_22_shift                      (12)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_21_shift                      (10)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_20_shift                      (8)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_19_shift                      (6)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_18_shift                      (4)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_17_shift                      (2)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_16_shift                      (0)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_31_mask                       (0xC0000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_30_mask                       (0x30000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_29_mask                       (0x0C000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_28_mask                       (0x03000000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_27_mask                       (0x00C00000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_26_mask                       (0x00300000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_25_mask                       (0x000C0000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_24_mask                       (0x00030000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_23_mask                       (0x0000C000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_22_mask                       (0x00003000)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_21_mask                       (0x00000C00)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_20_mask                       (0x00000300)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_19_mask                       (0x000000C0)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_18_mask                       (0x00000030)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_17_mask                       (0x0000000C)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_16_mask                       (0x00000003)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_31(data)                      (0xC0000000&((data)<<30))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_30(data)                      (0x30000000&((data)<<28))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_29(data)                      (0x0C000000&((data)<<26))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_28(data)                      (0x03000000&((data)<<24))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_27(data)                      (0x00C00000&((data)<<22))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_26(data)                      (0x00300000&((data)<<20))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_25(data)                      (0x000C0000&((data)<<18))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_24(data)                      (0x00030000&((data)<<16))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_23(data)                      (0x0000C000&((data)<<14))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_22(data)                      (0x00003000&((data)<<12))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_21(data)                      (0x00000C00&((data)<<10))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_20(data)                      (0x00000300&((data)<<8))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_19(data)                      (0x000000C0&((data)<<6))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_18(data)                      (0x00000030&((data)<<4))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_17(data)                      (0x0000000C&((data)<<2))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_seq_b_16(data)                      (0x00000003&(data))
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_31(data)                  ((0xC0000000&(data))>>30)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_30(data)                  ((0x30000000&(data))>>28)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_29(data)                  ((0x0C000000&(data))>>26)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_28(data)                  ((0x03000000&(data))>>24)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_27(data)                  ((0x00C00000&(data))>>22)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_26(data)                  ((0x00300000&(data))>>20)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_25(data)                  ((0x000C0000&(data))>>18)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_24(data)                  ((0x00030000&(data))>>16)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_23(data)                  ((0x0000C000&(data))>>14)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_22(data)                  ((0x00003000&(data))>>12)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_21(data)                  ((0x00000C00&(data))>>10)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_20(data)                  ((0x00000300&(data))>>8)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_19(data)                  ((0x000000C0&(data))>>6)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_18(data)                  ((0x00000030&(data))>>4)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_17(data)                  ((0x0000000C&(data))>>2)
#define HDMIDIH12X10_SEQUENCE_TABLE_BLUE_16_31_get_seq_b_16(data)                  (0x00000003&(data))


#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00                                       0x1806dc1c
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_reg_addr                              "0xb806dc1c"
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_reg                                   0xb806dc1c
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_inst_addr                             "0x0307"
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_inst                                  0x0307
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_13_shift                       (28)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_12_shift                       (24)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_11_shift                       (20)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_10_shift                       (16)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_03_shift                       (12)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_02_shift                       (8)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_01_shift                       (4)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_00_shift                       (0)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_13_mask                        (0xF0000000)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_12_mask                        (0x0F000000)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_11_mask                        (0x00F00000)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_10_mask                        (0x000F0000)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_03_mask                        (0x0000F000)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_02_mask                        (0x00000F00)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_01_mask                        (0x000000F0)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_00_mask                        (0x0000000F)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_13(data)                       (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_12(data)                       (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_11(data)                       (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_10(data)                       (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_03(data)                       (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_02(data)                       (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_01(data)                       (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_tab1_r_00(data)                       (0x0000000F&(data))
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_13(data)                   ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_12(data)                   ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_11(data)                   ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_10(data)                   ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_03(data)                   ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_02(data)                   ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_01(data)                   ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1DITHER_TABLE_RED_00_get_tab1_r_00(data)                   (0x0000000F&(data))


#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02                                      0x1806dc20
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_reg_addr                             "0xb806dc20"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_reg                                  0xb806dc20
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_inst_addr                            "0x0308"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_inst                                 0x0308
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_33_shift                      (28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_32_shift                      (24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_31_shift                      (20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_30_shift                      (16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_23_shift                      (12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_22_shift                      (8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_21_shift                      (4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_20_shift                      (0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_33_mask                       (0xF0000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_32_mask                       (0x0F000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_31_mask                       (0x00F00000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_30_mask                       (0x000F0000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_23_mask                       (0x0000F000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_22_mask                       (0x00000F00)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_21_mask                       (0x000000F0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_20_mask                       (0x0000000F)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_33(data)                      (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_32(data)                      (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_31(data)                      (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_30(data)                      (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_23(data)                      (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_22(data)                      (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_21(data)                      (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_tab1_r_20(data)                      (0x0000000F&(data))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_33(data)                  ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_32(data)                  ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_31(data)                  ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_30(data)                  ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_23(data)                  ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_22(data)                  ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_21(data)                  ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_RED_02_get_tab1_r_20(data)                  (0x0000000F&(data))


#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00                                    0x1806dc24
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_reg_addr                           "0xb806dc24"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_reg                                0xb806dc24
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_inst_addr                          "0x0309"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_inst                               0x0309
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_13_shift                    (28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_12_shift                    (24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_11_shift                    (20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_10_shift                    (16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_03_shift                    (12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_02_shift                    (8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_01_shift                    (4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_00_shift                    (0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_13_mask                     (0xF0000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_12_mask                     (0x0F000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_11_mask                     (0x00F00000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_10_mask                     (0x000F0000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_03_mask                     (0x0000F000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_02_mask                     (0x00000F00)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_01_mask                     (0x000000F0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_00_mask                     (0x0000000F)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_13(data)                    (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_12(data)                    (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_11(data)                    (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_10(data)                    (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_03(data)                    (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_02(data)                    (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_01(data)                    (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_tab1_g_00(data)                    (0x0000000F&(data))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_13(data)                ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_12(data)                ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_11(data)                ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_10(data)                ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_03(data)                ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_02(data)                ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_01(data)                ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_00_get_tab1_g_00(data)                (0x0000000F&(data))


#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02                                    0x1806dc28
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_reg_addr                           "0xb806dc28"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_reg                                0xb806dc28
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_inst_addr                          "0x030A"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_inst                               0x030A
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_33_shift                    (28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_32_shift                    (24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_31_shift                    (20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_30_shift                    (16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_23_shift                    (12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_22_shift                    (8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_21_shift                    (4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_20_shift                    (0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_33_mask                     (0xF0000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_32_mask                     (0x0F000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_31_mask                     (0x00F00000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_30_mask                     (0x000F0000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_23_mask                     (0x0000F000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_22_mask                     (0x00000F00)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_21_mask                     (0x000000F0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_20_mask                     (0x0000000F)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_33(data)                    (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_32(data)                    (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_31(data)                    (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_30(data)                    (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_23(data)                    (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_22(data)                    (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_21(data)                    (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_tab1_g_20(data)                    (0x0000000F&(data))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_33(data)                ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_32(data)                ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_31(data)                ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_30(data)                ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_23(data)                ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_22(data)                ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_21(data)                ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_GREEN_02_get_tab1_g_20(data)                (0x0000000F&(data))


#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00                                     0x1806dc2c
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_reg_addr                            "0xb806dc2c"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_reg                                 0xb806dc2c
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_inst_addr                           "0x030B"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_inst                                0x030B
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_13_shift                     (28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_12_shift                     (24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_11_shift                     (20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_10_shift                     (16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_03_shift                     (12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_02_shift                     (8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_01_shift                     (4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_00_shift                     (0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_13_mask                      (0xF0000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_12_mask                      (0x0F000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_11_mask                      (0x00F00000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_10_mask                      (0x000F0000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_03_mask                      (0x0000F000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_02_mask                      (0x00000F00)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_01_mask                      (0x000000F0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_00_mask                      (0x0000000F)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_13(data)                     (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_12(data)                     (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_11(data)                     (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_10(data)                     (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_03(data)                     (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_02(data)                     (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_01(data)                     (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_tab1_b_00(data)                     (0x0000000F&(data))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_13(data)                 ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_12(data)                 ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_11(data)                 ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_10(data)                 ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_03(data)                 ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_02(data)                 ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_01(data)                 ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_00_get_tab1_b_00(data)                 (0x0000000F&(data))


#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02                                     0x1806dc30
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_reg_addr                            "0xb806dc30"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_reg                                 0xb806dc30
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_inst_addr                           "0x030C"
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_inst                                0x030C
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_33_shift                     (28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_32_shift                     (24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_31_shift                     (20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_30_shift                     (16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_23_shift                     (12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_22_shift                     (8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_21_shift                     (4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_20_shift                     (0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_33_mask                      (0xF0000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_32_mask                      (0x0F000000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_31_mask                      (0x00F00000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_30_mask                      (0x000F0000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_23_mask                      (0x0000F000)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_22_mask                      (0x00000F00)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_21_mask                      (0x000000F0)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_20_mask                      (0x0000000F)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_33(data)                     (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_32(data)                     (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_31(data)                     (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_30(data)                     (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_23(data)                     (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_22(data)                     (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_21(data)                     (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_tab1_b_20(data)                     (0x0000000F&(data))
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_33(data)                 ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_32(data)                 ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_31(data)                 ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_30(data)                 ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_23(data)                 ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_22(data)                 ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_21(data)                 ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB1_DITHER_TABLE_BLUE_02_get_tab1_b_20(data)                 (0x0000000F&(data))


#define HDMI_TEMPORAL_OFFSET_TAB1                                     0x1806dc34
#define HDMI_TEMPORAL_OFFSET_TAB1_reg_addr                            "0xb806dc34"
#define HDMI_TEMPORAL_OFFSET_TAB1_reg                                 0xb806dc34
#define HDMI_TEMPORAL_OFFSET_TAB1_inst_addr                           "0x030D"
#define HDMI_TEMPORAL_OFFSET_TAB1_inst                                0x030D
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_15_shift           (30)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_14_shift           (28)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_13_shift           (26)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_12_shift           (24)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_11_shift           (22)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_10_shift           (20)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_9_shift            (18)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_8_shift            (16)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_7_shift            (14)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_6_shift            (12)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_5_shift            (10)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_4_shift            (8)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_3_shift            (6)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_2_shift            (4)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_1_shift            (2)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_0_shift            (0)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_15_mask            (0xC0000000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_14_mask            (0x30000000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_13_mask            (0x0C000000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_12_mask            (0x03000000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_11_mask            (0x00C00000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_10_mask            (0x00300000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_9_mask             (0x000C0000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_8_mask             (0x00030000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_7_mask             (0x0000C000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_6_mask             (0x00003000)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_5_mask             (0x00000C00)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_4_mask             (0x00000300)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_3_mask             (0x000000C0)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_2_mask             (0x00000030)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_1_mask             (0x0000000C)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_0_mask             (0x00000003)
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_15(data)           (0xC0000000&((data)<<30))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_14(data)           (0x30000000&((data)<<28))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_13(data)           (0x0C000000&((data)<<26))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_12(data)           (0x03000000&((data)<<24))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_11(data)           (0x00C00000&((data)<<22))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_10(data)           (0x00300000&((data)<<20))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_9(data)            (0x000C0000&((data)<<18))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_8(data)            (0x00030000&((data)<<16))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_7(data)            (0x0000C000&((data)<<14))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_6(data)            (0x00003000&((data)<<12))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_5(data)            (0x00000C00&((data)<<10))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_4(data)            (0x00000300&((data)<<8))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_3(data)            (0x000000C0&((data)<<6))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_2(data)            (0x00000030&((data)<<4))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_1(data)            (0x0000000C&((data)<<2))
#define HDMI_TEMPORAL_OFFSET_TAB1_tab1_temp_offset_0(data)            (0x00000003&(data))
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_15(data)       ((0xC0000000&(data))>>30)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_14(data)       ((0x30000000&(data))>>28)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_13(data)       ((0x0C000000&(data))>>26)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_12(data)       ((0x03000000&(data))>>24)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_11(data)       ((0x00C00000&(data))>>22)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_10(data)       ((0x00300000&(data))>>20)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_9(data)        ((0x000C0000&(data))>>18)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_8(data)        ((0x00030000&(data))>>16)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_7(data)        ((0x0000C000&(data))>>14)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_6(data)        ((0x00003000&(data))>>12)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_5(data)        ((0x00000C00&(data))>>10)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_4(data)        ((0x00000300&(data))>>8)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_3(data)        ((0x000000C0&(data))>>6)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_2(data)        ((0x00000030&(data))>>4)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_1(data)        ((0x0000000C&(data))>>2)
#define HDMI_TEMPORAL_OFFSET_TAB1_get_tab1_temp_offset_0(data)        (0x00000003&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00                                      0x1806dc38
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_reg_addr                             "0xb806dc38"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_reg                                  0xb806dc38
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_inst_addr                            "0x030E"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_inst                                 0x030E
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_13_shift                      (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_12_shift                      (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_11_shift                      (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_10_shift                      (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_03_shift                      (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_02_shift                      (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_01_shift                      (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_00_shift                      (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_13_mask                       (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_12_mask                       (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_11_mask                       (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_10_mask                       (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_03_mask                       (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_02_mask                       (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_01_mask                       (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_00_mask                       (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_13(data)                      (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_12(data)                      (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_11(data)                      (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_10(data)                      (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_03(data)                      (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_02(data)                      (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_01(data)                      (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_tab2_r_00(data)                      (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_13(data)                  ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_12(data)                  ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_11(data)                  ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_10(data)                  ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_03(data)                  ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_02(data)                  ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_01(data)                  ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_00_get_tab2_r_00(data)                  (0x0000000F&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02                                      0x1806dc3c
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_reg_addr                             "0xb806dc3c"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_reg                                  0xb806dc3c
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_inst_addr                            "0x030F"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_inst                                 0x030F
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_33_shift                      (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_32_shift                      (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_31_shift                      (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_30_shift                      (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_23_shift                      (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_22_shift                      (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_21_shift                      (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_20_shift                      (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_33_mask                       (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_32_mask                       (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_31_mask                       (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_30_mask                       (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_23_mask                       (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_22_mask                       (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_21_mask                       (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_20_mask                       (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_33(data)                      (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_32(data)                      (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_31(data)                      (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_30(data)                      (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_23(data)                      (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_22(data)                      (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_21(data)                      (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_tab2_r_20(data)                      (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_33(data)                  ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_32(data)                  ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_31(data)                  ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_30(data)                  ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_23(data)                  ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_22(data)                  ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_21(data)                  ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_RED_02_get_tab2_r_20(data)                  (0x0000000F&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00                                    0x1806dc40
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_reg_addr                           "0xb806dc40"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_reg                                0xb806dc40
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_inst_addr                          "0x0310"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_inst                               0x0310
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_13_shift                    (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_12_shift                    (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_11_shift                    (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_10_shift                    (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_03_shift                    (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_02_shift                    (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_01_shift                    (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_00_shift                    (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_13_mask                     (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_12_mask                     (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_11_mask                     (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_10_mask                     (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_03_mask                     (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_02_mask                     (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_01_mask                     (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_00_mask                     (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_13(data)                    (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_12(data)                    (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_11(data)                    (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_10(data)                    (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_03(data)                    (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_02(data)                    (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_01(data)                    (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_tab2_g_00(data)                    (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_13(data)                ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_12(data)                ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_11(data)                ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_10(data)                ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_03(data)                ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_02(data)                ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_01(data)                ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_00_get_tab2_g_00(data)                (0x0000000F&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02                                    0x1806dc44
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_reg_addr                           "0xb806dc44"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_reg                                0xb806dc44
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_inst_addr                          "0x0311"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_inst                               0x0311
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_33_shift                    (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_32_shift                    (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_31_shift                    (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_30_shift                    (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_23_shift                    (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_22_shift                    (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_21_shift                    (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_20_shift                    (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_33_mask                     (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_32_mask                     (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_31_mask                     (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_30_mask                     (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_23_mask                     (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_22_mask                     (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_21_mask                     (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_20_mask                     (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_33(data)                    (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_32(data)                    (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_31(data)                    (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_30(data)                    (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_23(data)                    (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_22(data)                    (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_21(data)                    (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_tab2_g_20(data)                    (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_33(data)                ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_32(data)                ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_31(data)                ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_30(data)                ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_23(data)                ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_22(data)                ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_21(data)                ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_GREEN_02_get_tab2_g_20(data)                (0x0000000F&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00                                     0x1806dc48
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_reg_addr                            "0xb806dc48"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_reg                                 0xb806dc48
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_inst_addr                           "0x0312"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_inst                                0x0312
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_13_shift                     (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_12_shift                     (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_11_shift                     (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_10_shift                     (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_03_shift                     (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_02_shift                     (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_01_shift                     (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_00_shift                     (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_13_mask                      (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_12_mask                      (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_11_mask                      (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_10_mask                      (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_03_mask                      (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_02_mask                      (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_01_mask                      (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_00_mask                      (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_13(data)                     (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_12(data)                     (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_11(data)                     (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_10(data)                     (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_03(data)                     (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_02(data)                     (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_01(data)                     (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_tab2_b_00(data)                     (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_13(data)                 ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_12(data)                 ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_11(data)                 ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_10(data)                 ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_03(data)                 ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_02(data)                 ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_01(data)                 ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_00_get_tab2_b_00(data)                 (0x0000000F&(data))


#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02                                     0x1806dc4c
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_reg_addr                            "0xb806dc4c"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_reg                                 0xb806dc4c
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_inst_addr                           "0x0313"
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_inst                                0x0313
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_33_shift                     (28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_32_shift                     (24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_31_shift                     (20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_30_shift                     (16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_23_shift                     (12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_22_shift                     (8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_21_shift                     (4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_20_shift                     (0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_33_mask                      (0xF0000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_32_mask                      (0x0F000000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_31_mask                      (0x00F00000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_30_mask                      (0x000F0000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_23_mask                      (0x0000F000)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_22_mask                      (0x00000F00)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_21_mask                      (0x000000F0)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_20_mask                      (0x0000000F)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_33(data)                     (0xF0000000&((data)<<28))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_32(data)                     (0x0F000000&((data)<<24))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_31(data)                     (0x00F00000&((data)<<20))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_30(data)                     (0x000F0000&((data)<<16))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_23(data)                     (0x0000F000&((data)<<12))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_22(data)                     (0x00000F00&((data)<<8))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_21(data)                     (0x000000F0&((data)<<4))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_tab2_b_20(data)                     (0x0000000F&(data))
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_33(data)                 ((0xF0000000&(data))>>28)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_32(data)                 ((0x0F000000&(data))>>24)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_31(data)                 ((0x00F00000&(data))>>20)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_30(data)                 ((0x000F0000&(data))>>16)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_23(data)                 ((0x0000F000&(data))>>12)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_22(data)                 ((0x00000F00&(data))>>8)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_21(data)                 ((0x000000F0&(data))>>4)
#define HDMIDIH12X10_TAB2_DITHER_TABLE_BLUE_02_get_tab2_b_20(data)                 (0x0000000F&(data))


#define HDMI_TEMPORAL_OFFSET_TAB2                                     0x1806dc50
#define HDMI_TEMPORAL_OFFSET_TAB2_reg_addr                            "0xb806dc50"
#define HDMI_TEMPORAL_OFFSET_TAB2_reg                                 0xb806dc50
#define HDMI_TEMPORAL_OFFSET_TAB2_inst_addr                           "0x0314"
#define HDMI_TEMPORAL_OFFSET_TAB2_inst                                0x0314
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_15_shift           (30)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_14_shift           (28)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_13_shift           (26)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_12_shift           (24)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_11_shift           (22)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_10_shift           (20)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_9_shift            (18)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_8_shift            (16)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_7_shift            (14)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_6_shift            (12)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_5_shift            (10)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_4_shift            (8)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_3_shift            (6)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_2_shift            (4)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_1_shift            (2)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_0_shift            (0)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_15_mask            (0xC0000000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_14_mask            (0x30000000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_13_mask            (0x0C000000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_12_mask            (0x03000000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_11_mask            (0x00C00000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_10_mask            (0x00300000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_9_mask             (0x000C0000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_8_mask             (0x00030000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_7_mask             (0x0000C000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_6_mask             (0x00003000)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_5_mask             (0x00000C00)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_4_mask             (0x00000300)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_3_mask             (0x000000C0)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_2_mask             (0x00000030)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_1_mask             (0x0000000C)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_0_mask             (0x00000003)
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_15(data)           (0xC0000000&((data)<<30))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_14(data)           (0x30000000&((data)<<28))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_13(data)           (0x0C000000&((data)<<26))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_12(data)           (0x03000000&((data)<<24))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_11(data)           (0x00C00000&((data)<<22))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_10(data)           (0x00300000&((data)<<20))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_9(data)            (0x000C0000&((data)<<18))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_8(data)            (0x00030000&((data)<<16))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_7(data)            (0x0000C000&((data)<<14))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_6(data)            (0x00003000&((data)<<12))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_5(data)            (0x00000C00&((data)<<10))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_4(data)            (0x00000300&((data)<<8))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_3(data)            (0x000000C0&((data)<<6))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_2(data)            (0x00000030&((data)<<4))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_1(data)            (0x0000000C&((data)<<2))
#define HDMI_TEMPORAL_OFFSET_TAB2_tab2_temp_offset_0(data)            (0x00000003&(data))
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_15(data)       ((0xC0000000&(data))>>30)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_14(data)       ((0x30000000&(data))>>28)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_13(data)       ((0x0C000000&(data))>>26)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_12(data)       ((0x03000000&(data))>>24)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_11(data)       ((0x00C00000&(data))>>22)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_10(data)       ((0x00300000&(data))>>20)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_9(data)        ((0x000C0000&(data))>>18)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_8(data)        ((0x00030000&(data))>>16)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_7(data)        ((0x0000C000&(data))>>14)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_6(data)        ((0x00003000&(data))>>12)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_5(data)        ((0x00000C00&(data))>>10)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_4(data)        ((0x00000300&(data))>>8)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_3(data)        ((0x000000C0&(data))>>6)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_2(data)        ((0x00000030&(data))>>4)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_1(data)        ((0x0000000C&(data))>>2)
#define HDMI_TEMPORAL_OFFSET_TAB2_get_tab2_temp_offset_0(data)        (0x00000003&(data))


#define HDMIDIH12X10_CRC_CTRL                                                      0x1806dc54
#define HDMIDIH12X10_CRC_CTRL_reg_addr                                             "0xb806dc54"
#define HDMIDIH12X10_CRC_CTRL_reg                                                  0xb806dc54
#define HDMIDIH12X10_CRC_CTRL_inst_addr                                            "0x0315"
#define HDMIDIH12X10_CRC_CTRL_inst                                                 0x0315
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_conti_shift                             (3)
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_start_shift                             (2)
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_conti_shift                             (1)
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_start_shift                             (0)
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_conti_mask                              (0x00000008)
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_start_mask                              (0x00000004)
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_conti_mask                              (0x00000002)
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_start_mask                              (0x00000001)
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_conti(data)                             (0x00000008&((data)<<3))
#define HDMIDIH12X10_CRC_CTRL_ch2_hdmi_crc_start(data)                             (0x00000004&((data)<<2))
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_conti(data)                             (0x00000002&((data)<<1))
#define HDMIDIH12X10_CRC_CTRL_ch1_hdmi_crc_start(data)                             (0x00000001&(data))
#define HDMIDIH12X10_CRC_CTRL_get_ch2_hdmi_crc_conti(data)                         ((0x00000008&(data))>>3)
#define HDMIDIH12X10_CRC_CTRL_get_ch2_hdmi_crc_start(data)                         ((0x00000004&(data))>>2)
#define HDMIDIH12X10_CRC_CTRL_get_ch1_hdmi_crc_conti(data)                         ((0x00000002&(data))>>1)
#define HDMIDIH12X10_CRC_CTRL_get_ch1_hdmi_crc_start(data)                         (0x00000001&(data))


#define HDMIDIH12X10_CH1_CRC_RESULT                                                0x1806dc58
#define HDMIDIH12X10_CH1_CRC_RESULT_reg_addr                                       "0xb806dc58"
#define HDMIDIH12X10_CH1_CRC_RESULT_reg                                            0xb806dc58
#define HDMIDIH12X10_CH1_CRC_RESULT_inst_addr                                      "0x0316"
#define HDMIDIH12X10_CH1_CRC_RESULT_inst                                           0x0316
#define HDMIDIH12X10_CH1_CRC_RESULT_ch1_hdmi_crc_result_shift                      (0)
#define HDMIDIH12X10_CH1_CRC_RESULT_ch1_hdmi_crc_result_mask                       (0xFFFFFFFF)
#define HDMIDIH12X10_CH1_CRC_RESULT_ch1_hdmi_crc_result(data)                      (0xFFFFFFFF&(data))
#define HDMIDIH12X10_CH1_CRC_RESULT_get_ch1_hdmi_crc_result(data)                  (0xFFFFFFFF&(data))


#define HDMIDIH12X10_CH2_CRC_RESULT                                                0x1806dc5c
#define HDMIDIH12X10_CH2_CRC_RESULT_reg_addr                                       "0xb806dc5c"
#define HDMIDIH12X10_CH2_CRC_RESULT_reg                                            0xb806dc5c
#define HDMIDIH12X10_CH2_CRC_RESULT_inst_addr                                      "0x0317"
#define HDMIDIH12X10_CH2_CRC_RESULT_inst                                           0x0317
#define HDMIDIH12X10_CH2_CRC_RESULT_ch2_hdmi_crc_result_shift                      (0)
#define HDMIDIH12X10_CH2_CRC_RESULT_ch2_hdmi_crc_result_mask                       (0xFFFFFFFF)
#define HDMIDIH12X10_CH2_CRC_RESULT_ch2_hdmi_crc_result(data)                      (0xFFFFFFFF&(data))
#define HDMIDIH12X10_CH2_CRC_RESULT_get_ch2_hdmi_crc_result(data)                  (0xFFFFFFFF&(data))
*/
#endif

#if HDMI_HAVE_PTG
#define HDMI_PTG_TOTALHV                                              0x1800d500
#define HDMI_PTG_TOTALHV_reg_addr                                     "0xb800d500"
#define HDMI_PTG_TOTALHV_reg                                          0xb800d500
#define HDMI_PTG_TOTALHV_inst_addr                                    "0x0140"
#define HDMI_PTG_TOTALHV_inst                                         0x0140
#define HDMI_PTG_TOTALHV_totalh_pixel_shift                           (16)
#define HDMI_PTG_TOTALHV_dummy1800d500_15_13_shift                    (13)
#define HDMI_PTG_TOTALHV_totalv_line_shift                            (0)
#define HDMI_PTG_TOTALHV_totalh_pixel_mask                            (0x1FFF0000)
#define HDMI_PTG_TOTALHV_dummy1800d500_15_13_mask                     (0x0000E000)
#define HDMI_PTG_TOTALHV_totalv_line_mask                             (0x00001FFF)
#define HDMI_PTG_TOTALHV_totalh_pixel(data)                           (0x1FFF0000&((data)<<16))
#define HDMI_PTG_TOTALHV_dummy1800d500_15_13(data)                    (0x0000E000&((data)<<13))
#define HDMI_PTG_TOTALHV_totalv_line(data)                            (0x00001FFF&(data))
#define HDMI_PTG_TOTALHV_get_totalh_pixel(data)                       ((0x1FFF0000&(data))>>16)
#define HDMI_PTG_TOTALHV_get_dummy1800d500_15_13(data)                ((0x0000E000&(data))>>13)
#define HDMI_PTG_TOTALHV_get_totalv_line(data)                        (0x00001FFF&(data))


#define HDMI_PTG_ACT_H_START_WIDTH                                    0x1800d504
#define HDMI_PTG_ACT_H_START_WIDTH_reg_addr                           "0xb800d504"
#define HDMI_PTG_ACT_H_START_WIDTH_reg                                0xb800d504
#define HDMI_PTG_ACT_H_START_WIDTH_inst_addr                          "0x0141"
#define HDMI_PTG_ACT_H_START_WIDTH_inst                               0x0141
#define HDMI_PTG_ACT_H_START_WIDTH_act_h_sta_shift                    (16)
#define HDMI_PTG_ACT_H_START_WIDTH_dummy1800d504_15_13_shift          (13)
#define HDMI_PTG_ACT_H_START_WIDTH_act_wid_shift                      (0)
#define HDMI_PTG_ACT_H_START_WIDTH_act_h_sta_mask                     (0x1FFF0000)
#define HDMI_PTG_ACT_H_START_WIDTH_dummy1800d504_15_13_mask           (0x0000E000)
#define HDMI_PTG_ACT_H_START_WIDTH_act_wid_mask                       (0x00001FFF)
#define HDMI_PTG_ACT_H_START_WIDTH_act_h_sta(data)                    (0x1FFF0000&((data)<<16))
#define HDMI_PTG_ACT_H_START_WIDTH_dummy1800d504_15_13(data)          (0x0000E000&((data)<<13))
#define HDMI_PTG_ACT_H_START_WIDTH_act_wid(data)                      (0x00001FFF&(data))
#define HDMI_PTG_ACT_H_START_WIDTH_get_act_h_sta(data)                ((0x1FFF0000&(data))>>16)
#define HDMI_PTG_ACT_H_START_WIDTH_get_dummy1800d504_15_13(data)      ((0x0000E000&(data))>>13)
#define HDMI_PTG_ACT_H_START_WIDTH_get_act_wid(data)                  (0x00001FFF&(data))


#define HDMI_PTG_ACT_V_START_LENGTH                                   0x1800d508
#define HDMI_PTG_ACT_V_START_LENGTH_reg_addr                          "0xb800d508"
#define HDMI_PTG_ACT_V_START_LENGTH_reg                               0xb800d508
#define HDMI_PTG_ACT_V_START_LENGTH_inst_addr                         "0x0142"
#define HDMI_PTG_ACT_V_START_LENGTH_inst                              0x0142
#define HDMI_PTG_ACT_V_START_LENGTH_act_v_sta_shift                   (16)
#define HDMI_PTG_ACT_V_START_LENGTH_dummy1800d508_15_13_shift         (13)
#define HDMI_PTG_ACT_V_START_LENGTH_act_len_shift                     (0)
#define HDMI_PTG_ACT_V_START_LENGTH_act_v_sta_mask                    (0x1FFF0000)
#define HDMI_PTG_ACT_V_START_LENGTH_dummy1800d508_15_13_mask          (0x0000E000)
#define HDMI_PTG_ACT_V_START_LENGTH_act_len_mask                      (0x00001FFF)
#define HDMI_PTG_ACT_V_START_LENGTH_act_v_sta(data)                   (0x1FFF0000&((data)<<16))
#define HDMI_PTG_ACT_V_START_LENGTH_dummy1800d508_15_13(data)         (0x0000E000&((data)<<13))
#define HDMI_PTG_ACT_V_START_LENGTH_act_len(data)                     (0x00001FFF&(data))
#define HDMI_PTG_ACT_V_START_LENGTH_get_act_v_sta(data)               ((0x1FFF0000&(data))>>16)
#define HDMI_PTG_ACT_V_START_LENGTH_get_dummy1800d508_15_13(data)     ((0x0000E000&(data))>>13)
#define HDMI_PTG_ACT_V_START_LENGTH_get_act_len(data)                 (0x00001FFF&(data))


#define HDMI_PTG_TG                                                   0x1800d50c
#define HDMI_PTG_TG_reg_addr                                          "0xb800d50c"
#define HDMI_PTG_TG_reg                                               0xb800d50c
#define HDMI_PTG_TG_inst_addr                                         "0x0143"
#define HDMI_PTG_TG_inst                                              0x0143
#define HDMI_PTG_TG_sync_timing_sel_shift                             (12)
#define HDMI_PTG_TG_dummy1800d50c_11_10_shift                         (10)
#define HDMI_PTG_TG_hs_highpulse_wid_shift                            (8)
#define HDMI_PTG_TG_dummy1800d50c_7_shift                             (7)
#define HDMI_PTG_TG_fix_l_flag_shift                                  (6)
#define HDMI_PTG_TG_fix_l_flag_en_shift                               (5)
#define HDMI_PTG_TG_active_space_fix_en_shift                         (4)
#define HDMI_PTG_TG_tg_mode_sel_shift                                 (2)
#define HDMI_PTG_TG_tg_en_field_shift                                 (1)
#define HDMI_PTG_TG_tg_enable_shift                                   (0)
#define HDMI_PTG_TG_sync_timing_sel_mask                              (0x00001000)
#define HDMI_PTG_TG_dummy1800d50c_11_10_mask                          (0x00000C00)
#define HDMI_PTG_TG_hs_highpulse_wid_mask                             (0x00000300)
#define HDMI_PTG_TG_dummy1800d50c_7_mask                              (0x00000080)
#define HDMI_PTG_TG_fix_l_flag_mask                                   (0x00000040)
#define HDMI_PTG_TG_fix_l_flag_en_mask                                (0x00000020)
#define HDMI_PTG_TG_active_space_fix_en_mask                          (0x00000010)
#define HDMI_PTG_TG_tg_mode_sel_mask                                  (0x0000000C)
#define HDMI_PTG_TG_tg_en_field_mask                                  (0x00000002)
#define HDMI_PTG_TG_tg_enable_mask                                    (0x00000001)
#define HDMI_PTG_TG_sync_timing_sel(data)                             (0x00001000&((data)<<12))
#define HDMI_PTG_TG_dummy1800d50c_11_10(data)                         (0x00000C00&((data)<<10))
#define HDMI_PTG_TG_hs_highpulse_wid(data)                            (0x00000300&((data)<<8))
#define HDMI_PTG_TG_dummy1800d50c_7(data)                             (0x00000080&((data)<<7))
#define HDMI_PTG_TG_fix_l_flag(data)                                  (0x00000040&((data)<<6))
#define HDMI_PTG_TG_fix_l_flag_en(data)                               (0x00000020&((data)<<5))
#define HDMI_PTG_TG_active_space_fix_en(data)                         (0x00000010&((data)<<4))
#define HDMI_PTG_TG_tg_mode_sel(data)                                 (0x0000000C&((data)<<2))
#define HDMI_PTG_TG_tg_en_field(data)                                 (0x00000002&((data)<<1))
#define HDMI_PTG_TG_tg_enable(data)                                   (0x00000001&(data))
#define HDMI_PTG_TG_get_sync_timing_sel(data)                         ((0x00001000&(data))>>12)
#define HDMI_PTG_TG_get_dummy1800d50c_11_10(data)                     ((0x00000C00&(data))>>10)
#define HDMI_PTG_TG_get_hs_highpulse_wid(data)                        ((0x00000300&(data))>>8)
#define HDMI_PTG_TG_get_dummy1800d50c_7(data)                         ((0x00000080&(data))>>7)
#define HDMI_PTG_TG_get_fix_l_flag(data)                              ((0x00000040&(data))>>6)
#define HDMI_PTG_TG_get_fix_l_flag_en(data)                           ((0x00000020&(data))>>5)
#define HDMI_PTG_TG_get_active_space_fix_en(data)                     ((0x00000010&(data))>>4)
#define HDMI_PTG_TG_get_tg_mode_sel(data)                             ((0x0000000C&(data))>>2)
#define HDMI_PTG_TG_get_tg_en_field(data)                             ((0x00000002&(data))>>1)
#define HDMI_PTG_TG_get_tg_enable(data)                               (0x00000001&(data))


#define HDMI_PTG_TG_LINE                                              0x1800d510
#define HDMI_PTG_TG_LINE_reg_addr                                     "0xb800d510"
#define HDMI_PTG_TG_LINE_reg                                          0xb800d510
#define HDMI_PTG_TG_LINE_inst_addr                                    "0x0144"
#define HDMI_PTG_TG_LINE_inst                                         0x0144
#define HDMI_PTG_TG_LINE_popup_linecnt_shift                          (15)
#define HDMI_PTG_TG_LINE_cur_l_flag_out_shift                         (14)
#define HDMI_PTG_TG_LINE_cur_field_out_shift                          (13)
#define HDMI_PTG_TG_LINE_cur_linecnt_out_shift                        (0)
#define HDMI_PTG_TG_LINE_popup_linecnt_mask                           (0x00008000)
#define HDMI_PTG_TG_LINE_cur_l_flag_out_mask                          (0x00004000)
#define HDMI_PTG_TG_LINE_cur_field_out_mask                           (0x00002000)
#define HDMI_PTG_TG_LINE_cur_linecnt_out_mask                         (0x00001FFF)
#define HDMI_PTG_TG_LINE_popup_linecnt(data)                          (0x00008000&((data)<<15))
#define HDMI_PTG_TG_LINE_cur_l_flag_out(data)                         (0x00004000&((data)<<14))
#define HDMI_PTG_TG_LINE_cur_field_out(data)                          (0x00002000&((data)<<13))
#define HDMI_PTG_TG_LINE_cur_linecnt_out(data)                        (0x00001FFF&(data))
#define HDMI_PTG_TG_LINE_get_popup_linecnt(data)                      ((0x00008000&(data))>>15)
#define HDMI_PTG_TG_LINE_get_cur_l_flag_out(data)                     ((0x00004000&(data))>>14)
#define HDMI_PTG_TG_LINE_get_cur_field_out(data)                      ((0x00002000&(data))>>13)
#define HDMI_PTG_TG_LINE_get_cur_linecnt_out(data)                    (0x00001FFF&(data))


#define HDMI_PTG_PAT_HSTA_WIDTH                                       0x1800d514
#define HDMI_PTG_PAT_HSTA_WIDTH_reg_addr                              "0xb800d514"
#define HDMI_PTG_PAT_HSTA_WIDTH_reg                                   0xb800d514
#define HDMI_PTG_PAT_HSTA_WIDTH_inst_addr                             "0x0145"
#define HDMI_PTG_PAT_HSTA_WIDTH_inst                                  0x0145
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_h_sta_shift                       (16)
#define HDMI_PTG_PAT_HSTA_WIDTH_dummy1800d514_15_13_shift             (13)
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_wid_shift                         (0)
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_h_sta_mask                        (0x1FFF0000)
#define HDMI_PTG_PAT_HSTA_WIDTH_dummy1800d514_15_13_mask              (0x0000E000)
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_wid_mask                          (0x00001FFF)
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_h_sta(data)                       (0x1FFF0000&((data)<<16))
#define HDMI_PTG_PAT_HSTA_WIDTH_dummy1800d514_15_13(data)             (0x0000E000&((data)<<13))
#define HDMI_PTG_PAT_HSTA_WIDTH_pat_wid(data)                         (0x00001FFF&(data))
#define HDMI_PTG_PAT_HSTA_WIDTH_get_pat_h_sta(data)                   ((0x1FFF0000&(data))>>16)
#define HDMI_PTG_PAT_HSTA_WIDTH_get_dummy1800d514_15_13(data)         ((0x0000E000&(data))>>13)
#define HDMI_PTG_PAT_HSTA_WIDTH_get_pat_wid(data)                     (0x00001FFF&(data))


#define HDMI_PTG_PAT_VSTA_LENGTH                                      0x1800d518
#define HDMI_PTG_PAT_VSTA_LENGTH_reg_addr                             "0xb800d518"
#define HDMI_PTG_PAT_VSTA_LENGTH_reg                                  0xb800d518
#define HDMI_PTG_PAT_VSTA_LENGTH_inst_addr                            "0x0146"
#define HDMI_PTG_PAT_VSTA_LENGTH_inst                                 0x0146
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_v_sta_shift                      (16)
#define HDMI_PTG_PAT_VSTA_LENGTH_dummy1800d518_15_13_shift            (13)
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_len_shift                        (0)
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_v_sta_mask                       (0x1FFF0000)
#define HDMI_PTG_PAT_VSTA_LENGTH_dummy1800d518_15_13_mask             (0x0000E000)
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_len_mask                         (0x00001FFF)
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_v_sta(data)                      (0x1FFF0000&((data)<<16))
#define HDMI_PTG_PAT_VSTA_LENGTH_dummy1800d518_15_13(data)            (0x0000E000&((data)<<13))
#define HDMI_PTG_PAT_VSTA_LENGTH_pat_len(data)                        (0x00001FFF&(data))
#define HDMI_PTG_PAT_VSTA_LENGTH_get_pat_v_sta(data)                  ((0x1FFF0000&(data))>>16)
#define HDMI_PTG_PAT_VSTA_LENGTH_get_dummy1800d518_15_13(data)        ((0x0000E000&(data))>>13)
#define HDMI_PTG_PAT_VSTA_LENGTH_get_pat_len(data)                    (0x00001FFF&(data))


#define HDMI_PTG_L_CTRL                                               0x1800d520
#define HDMI_PTG_L_CTRL_reg_addr                                      "0xb800d520"
#define HDMI_PTG_L_CTRL_reg                                           0xb800d520
#define HDMI_PTG_L_CTRL_inst_addr                                     "0x0148"
#define HDMI_PTG_L_CTRL_inst                                          0x0148
#define HDMI_PTG_L_CTRL_en_rdm_bkg_l_shift                            (7)
#define HDMI_PTG_L_CTRL_xc_seq_l_shift                                (4)
#define HDMI_PTG_L_CTRL_en_xc_l_shift                                 (3)
#define HDMI_PTG_L_CTRL_pat_mode_l_shift                              (0)
#define HDMI_PTG_L_CTRL_en_rdm_bkg_l_mask                             (0x00000080)
#define HDMI_PTG_L_CTRL_xc_seq_l_mask                                 (0x00000070)
#define HDMI_PTG_L_CTRL_en_xc_l_mask                                  (0x00000008)
#define HDMI_PTG_L_CTRL_pat_mode_l_mask                               (0x00000007)
#define HDMI_PTG_L_CTRL_en_rdm_bkg_l(data)                            (0x00000080&((data)<<7))
#define HDMI_PTG_L_CTRL_xc_seq_l(data)                                (0x00000070&((data)<<4))
#define HDMI_PTG_L_CTRL_en_xc_l(data)                                 (0x00000008&((data)<<3))
#define HDMI_PTG_L_CTRL_pat_mode_l(data)                              (0x00000007&(data))
#define HDMI_PTG_L_CTRL_get_en_rdm_bkg_l(data)                        ((0x00000080&(data))>>7)
#define HDMI_PTG_L_CTRL_get_xc_seq_l(data)                            ((0x00000070&(data))>>4)
#define HDMI_PTG_L_CTRL_get_en_xc_l(data)                             ((0x00000008&(data))>>3)
#define HDMI_PTG_L_CTRL_get_pat_mode_l(data)                          (0x00000007&(data))


#define HDMI_PTG_L_BARW                                               0x1800d524
#define HDMI_PTG_L_BARW_reg_addr                                      "0xb800d524"
#define HDMI_PTG_L_BARW_reg                                           0xb800d524
#define HDMI_PTG_L_BARW_inst_addr                                     "0x0149"
#define HDMI_PTG_L_BARW_inst                                          0x0149
#define HDMI_PTG_L_BARW_auto_state_l_shift                            (14)
#define HDMI_PTG_L_BARW_hold_state_l_shift                            (12)
#define HDMI_PTG_L_BARW_hold_state_rdy_l_shift                        (11)
#define HDMI_PTG_L_BARW_barw_l_shift                                  (0)
#define HDMI_PTG_L_BARW_auto_state_l_mask                             (0x0000C000)
#define HDMI_PTG_L_BARW_hold_state_l_mask                             (0x00003000)
#define HDMI_PTG_L_BARW_hold_state_rdy_l_mask                         (0x00000800)
#define HDMI_PTG_L_BARW_barw_l_mask                                   (0x000007FF)
#define HDMI_PTG_L_BARW_auto_state_l(data)                            (0x0000C000&((data)<<14))
#define HDMI_PTG_L_BARW_hold_state_l(data)                            (0x00003000&((data)<<12))
#define HDMI_PTG_L_BARW_hold_state_rdy_l(data)                        (0x00000800&((data)<<11))
#define HDMI_PTG_L_BARW_barw_l(data)                                  (0x000007FF&(data))
#define HDMI_PTG_L_BARW_get_auto_state_l(data)                        ((0x0000C000&(data))>>14)
#define HDMI_PTG_L_BARW_get_hold_state_l(data)                        ((0x00003000&(data))>>12)
#define HDMI_PTG_L_BARW_get_hold_state_rdy_l(data)                    ((0x00000800&(data))>>11)
#define HDMI_PTG_L_BARW_get_barw_l(data)                              (0x000007FF&(data))


#define HDMI_PTG_L_C0Y_CB_CR                                          0x1800d528
#define HDMI_PTG_L_C0Y_CB_CR_reg_addr                                 "0xb800d528"
#define HDMI_PTG_L_C0Y_CB_CR_reg                                      0xb800d528
#define HDMI_PTG_L_C0Y_CB_CR_inst_addr                                "0x014A"
#define HDMI_PTG_L_C0Y_CB_CR_inst                                     0x014A
#define HDMI_PTG_L_C0Y_CB_CR_i_c0y_92b_l_shift                        (16)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cr_92b_l_shift                       (8)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cb_92b_l_shift                       (0)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0y_92b_l_mask                         (0x00FF0000)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cr_92b_l_mask                        (0x0000FF00)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cb_92b_l_mask                        (0x000000FF)
#define HDMI_PTG_L_C0Y_CB_CR_i_c0y_92b_l(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cr_92b_l(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C0Y_CB_CR_i_c0cb_92b_l(data)                       (0x000000FF&(data))
#define HDMI_PTG_L_C0Y_CB_CR_get_i_c0y_92b_l(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C0Y_CB_CR_get_i_c0cr_92b_l(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C0Y_CB_CR_get_i_c0cb_92b_l(data)                   (0x000000FF&(data))


#define HDMI_PTG_L_C1Y_CB_CR                                          0x1800d52c
#define HDMI_PTG_L_C1Y_CB_CR_reg_addr                                 "0xb800d52c"
#define HDMI_PTG_L_C1Y_CB_CR_reg                                      0xb800d52c
#define HDMI_PTG_L_C1Y_CB_CR_inst_addr                                "0x014B"
#define HDMI_PTG_L_C1Y_CB_CR_inst                                     0x014B
#define HDMI_PTG_L_C1Y_CB_CR_i_c1y_92b_l_shift                        (16)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cr_92b_l_shift                       (8)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cb_92b_l_shift                       (0)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1y_92b_l_mask                         (0x00FF0000)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cr_92b_l_mask                        (0x0000FF00)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cb_92b_l_mask                        (0x000000FF)
#define HDMI_PTG_L_C1Y_CB_CR_i_c1y_92b_l(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cr_92b_l(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C1Y_CB_CR_i_c1cb_92b_l(data)                       (0x000000FF&(data))
#define HDMI_PTG_L_C1Y_CB_CR_get_i_c1y_92b_l(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C1Y_CB_CR_get_i_c1cr_92b_l(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C1Y_CB_CR_get_i_c1cb_92b_l(data)                   (0x000000FF&(data))


#define HDMI_PTG_L_C2Y_CB_CR                                          0x1800d530
#define HDMI_PTG_L_C2Y_CB_CR_reg_addr                                 "0xb800d530"
#define HDMI_PTG_L_C2Y_CB_CR_reg                                      0xb800d530
#define HDMI_PTG_L_C2Y_CB_CR_inst_addr                                "0x014C"
#define HDMI_PTG_L_C2Y_CB_CR_inst                                     0x014C
#define HDMI_PTG_L_C2Y_CB_CR_i_c2y_92b_l_shift                        (16)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cr_92b_l_shift                       (8)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cb_92b_l_shift                       (0)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2y_92b_l_mask                         (0x00FF0000)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cr_92b_l_mask                        (0x0000FF00)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cb_92b_l_mask                        (0x000000FF)
#define HDMI_PTG_L_C2Y_CB_CR_i_c2y_92b_l(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cr_92b_l(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C2Y_CB_CR_i_c2cb_92b_l(data)                       (0x000000FF&(data))
#define HDMI_PTG_L_C2Y_CB_CR_get_i_c2y_92b_l(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C2Y_CB_CR_get_i_c2cr_92b_l(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C2Y_CB_CR_get_i_c2cb_92b_l(data)                   (0x000000FF&(data))


#define HDMI_PTG_L_C3Y_CB_CR                                          0x1800d534
#define HDMI_PTG_L_C3Y_CB_CR_reg_addr                                 "0xb800d534"
#define HDMI_PTG_L_C3Y_CB_CR_reg                                      0xb800d534
#define HDMI_PTG_L_C3Y_CB_CR_inst_addr                                "0x014D"
#define HDMI_PTG_L_C3Y_CB_CR_inst                                     0x014D
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_98b_l_shift                        (30)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_72b_grady_l_shift                  (24)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_98b_l_shift                       (22)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_72b_gradcr_l_shift                (16)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_98b_l_shift                       (14)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_72b_gradcb_l_shift                (8)
#define HDMI_PTG_L_C3Y_CB_CR_dummy1800d534_7_0_shift                  (0)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_98b_l_mask                         (0xC0000000)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_72b_grady_l_mask                   (0x3F000000)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_98b_l_mask                        (0x00C00000)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_72b_gradcr_l_mask                 (0x003F0000)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_98b_l_mask                        (0x0000C000)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_72b_gradcb_l_mask                 (0x00003F00)
#define HDMI_PTG_L_C3Y_CB_CR_dummy1800d534_7_0_mask                   (0x000000FF)
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_98b_l(data)                        (0xC0000000&((data)<<30))
#define HDMI_PTG_L_C3Y_CB_CR_i_c3y_72b_grady_l(data)                  (0x3F000000&((data)<<24))
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_98b_l(data)                       (0x00C00000&((data)<<22))
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cr_72b_gradcr_l(data)                (0x003F0000&((data)<<16))
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_98b_l(data)                       (0x0000C000&((data)<<14))
#define HDMI_PTG_L_C3Y_CB_CR_i_c3cb_72b_gradcb_l(data)                (0x00003F00&((data)<<8))
#define HDMI_PTG_L_C3Y_CB_CR_dummy1800d534_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3y_98b_l(data)                    ((0xC0000000&(data))>>30)
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3y_72b_grady_l(data)              ((0x3F000000&(data))>>24)
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3cr_98b_l(data)                   ((0x00C00000&(data))>>22)
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3cr_72b_gradcr_l(data)            ((0x003F0000&(data))>>16)
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3cb_98b_l(data)                   ((0x0000C000&(data))>>14)
#define HDMI_PTG_L_C3Y_CB_CR_get_i_c3cb_72b_gradcb_l(data)            ((0x00003F00&(data))>>8)
#define HDMI_PTG_L_C3Y_CB_CR_get_dummy1800d534_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_L_C4Y_CB_CR                                          0x1800d538
#define HDMI_PTG_L_C4Y_CB_CR_reg_addr                                 "0xb800d538"
#define HDMI_PTG_L_C4Y_CB_CR_reg                                      0xb800d538
#define HDMI_PTG_L_C4Y_CB_CR_inst_addr                                "0x014E"
#define HDMI_PTG_L_C4Y_CB_CR_inst                                     0x014E
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_96b_l_shift                        (28)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_52b_step_hv_l_shift                (24)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cr_92b_l_shift                       (16)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_9b_l_shift                        (15)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_86b_bmp_w_l_shift                 (12)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_5b_l_shift                        (11)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_42b_bmp_h_l_shift                 (8)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_96b_l_mask                         (0xF0000000)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_52b_step_hv_l_mask                 (0x0F000000)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cr_92b_l_mask                        (0x00FF0000)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_9b_l_mask                         (0x00008000)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_86b_bmp_w_l_mask                  (0x00007000)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_5b_l_mask                         (0x00000800)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_42b_bmp_h_l_mask                  (0x00000700)
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_96b_l(data)                        (0xF0000000&((data)<<28))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4y_52b_step_hv_l(data)                (0x0F000000&((data)<<24))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cr_92b_l(data)                       (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_9b_l(data)                        (0x00008000&((data)<<15))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_86b_bmp_w_l(data)                 (0x00007000&((data)<<12))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_5b_l(data)                        (0x00000800&((data)<<11))
#define HDMI_PTG_L_C4Y_CB_CR_i_c4cb_42b_bmp_h_l(data)                 (0x00000700&((data)<<8))
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4y_96b_l(data)                    ((0xF0000000&(data))>>28)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4y_52b_step_hv_l(data)            ((0x0F000000&(data))>>24)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4cr_92b_l(data)                   ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4cb_9b_l(data)                    ((0x00008000&(data))>>15)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4cb_86b_bmp_w_l(data)             ((0x00007000&(data))>>12)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4cb_5b_l(data)                    ((0x00000800&(data))>>11)
#define HDMI_PTG_L_C4Y_CB_CR_get_i_c4cb_42b_bmp_h_l(data)             ((0x00000700&(data))>>8)


#define HDMI_PTG_L_C5Y_CR_CB                                          0x1800d53c
#define HDMI_PTG_L_C5Y_CR_CB_reg_addr                                 "0xb800d53c"
#define HDMI_PTG_L_C5Y_CR_CB_reg                                      0xb800d53c
#define HDMI_PTG_L_C5Y_CR_CB_inst_addr                                "0x014F"
#define HDMI_PTG_L_C5Y_CR_CB_inst                                     0x014F
#define HDMI_PTG_L_C5Y_CR_CB_i_c5y_92b_bmptp_l_shift                  (24)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cr_92b_bmp0_l_shift                  (16)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cb_92b_bmp1_l_shift                  (8)
#define HDMI_PTG_L_C5Y_CR_CB_dummy1800d53c_7_0_shift                  (0)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5y_92b_bmptp_l_mask                   (0xFF000000)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cr_92b_bmp0_l_mask                   (0x00FF0000)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cb_92b_bmp1_l_mask                   (0x0000FF00)
#define HDMI_PTG_L_C5Y_CR_CB_dummy1800d53c_7_0_mask                   (0x000000FF)
#define HDMI_PTG_L_C5Y_CR_CB_i_c5y_92b_bmptp_l(data)                  (0xFF000000&((data)<<24))
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cr_92b_bmp0_l(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C5Y_CR_CB_i_c5cb_92b_bmp1_l(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C5Y_CR_CB_dummy1800d53c_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_L_C5Y_CR_CB_get_i_c5y_92b_bmptp_l(data)              ((0xFF000000&(data))>>24)
#define HDMI_PTG_L_C5Y_CR_CB_get_i_c5cr_92b_bmp0_l(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C5Y_CR_CB_get_i_c5cb_92b_bmp1_l(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C5Y_CR_CB_get_dummy1800d53c_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_L_C6Y_CB_CR                                          0x1800d540
#define HDMI_PTG_L_C6Y_CB_CR_reg_addr                                 "0xb800d540"
#define HDMI_PTG_L_C6Y_CB_CR_reg                                      0xb800d540
#define HDMI_PTG_L_C6Y_CB_CR_inst_addr                                "0x0150"
#define HDMI_PTG_L_C6Y_CB_CR_inst                                     0x0150
#define HDMI_PTG_L_C6Y_CB_CR_i_c6y_92b_bmp2_l_shift                   (24)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cr_92b_bmp3_l_shift                  (16)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cb_92b_bmp4_l_shift                  (8)
#define HDMI_PTG_L_C6Y_CB_CR_nonactive_color_def_l_shift              (0)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6y_92b_bmp2_l_mask                    (0xFF000000)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cr_92b_bmp3_l_mask                   (0x00FF0000)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cb_92b_bmp4_l_mask                   (0x0000FF00)
#define HDMI_PTG_L_C6Y_CB_CR_nonactive_color_def_l_mask               (0x000000FF)
#define HDMI_PTG_L_C6Y_CB_CR_i_c6y_92b_bmp2_l(data)                   (0xFF000000&((data)<<24))
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cr_92b_bmp3_l(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C6Y_CB_CR_i_c6cb_92b_bmp4_l(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C6Y_CB_CR_nonactive_color_def_l(data)              (0x000000FF&(data))
#define HDMI_PTG_L_C6Y_CB_CR_get_i_c6y_92b_bmp2_l(data)               ((0xFF000000&(data))>>24)
#define HDMI_PTG_L_C6Y_CB_CR_get_i_c6cr_92b_bmp3_l(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C6Y_CB_CR_get_i_c6cb_92b_bmp4_l(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C6Y_CB_CR_get_nonactive_color_def_l(data)          (0x000000FF&(data))


#define HDMI_PTG_L_C7Y_CB_CR                                          0x1800d544
#define HDMI_PTG_L_C7Y_CB_CR_reg_addr                                 "0xb800d544"
#define HDMI_PTG_L_C7Y_CB_CR_reg                                      0xb800d544
#define HDMI_PTG_L_C7Y_CB_CR_inst_addr                                "0x0151"
#define HDMI_PTG_L_C7Y_CB_CR_inst                                     0x0151
#define HDMI_PTG_L_C7Y_CB_CR_i_c7y_92b_bmp5_l_shift                   (24)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cr_92b_bmp6_l_shift                  (16)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cb_92b_bmp7_l_shift                  (8)
#define HDMI_PTG_L_C7Y_CB_CR_dummy1800d544_7_0_shift                  (0)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7y_92b_bmp5_l_mask                    (0xFF000000)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cr_92b_bmp6_l_mask                   (0x00FF0000)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cb_92b_bmp7_l_mask                   (0x0000FF00)
#define HDMI_PTG_L_C7Y_CB_CR_dummy1800d544_7_0_mask                   (0x000000FF)
#define HDMI_PTG_L_C7Y_CB_CR_i_c7y_92b_bmp5_l(data)                   (0xFF000000&((data)<<24))
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cr_92b_bmp6_l(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_L_C7Y_CB_CR_i_c7cb_92b_bmp7_l(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_L_C7Y_CB_CR_dummy1800d544_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_L_C7Y_CB_CR_get_i_c7y_92b_bmp5_l(data)               ((0xFF000000&(data))>>24)
#define HDMI_PTG_L_C7Y_CB_CR_get_i_c7cr_92b_bmp6_l(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_L_C7Y_CB_CR_get_i_c7cb_92b_bmp7_l(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_L_C7Y_CB_CR_get_dummy1800d544_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_L_MAX_COLOR_CTRL                                     0x1800d548
#define HDMI_PTG_L_MAX_COLOR_CTRL_reg_addr                            "0xb800d548"
#define HDMI_PTG_L_MAX_COLOR_CTRL_reg                                 0xb800d548
#define HDMI_PTG_L_MAX_COLOR_CTRL_inst_addr                           "0x0152"
#define HDMI_PTG_L_MAX_COLOR_CTRL_inst                                0x0152
#define HDMI_PTG_L_MAX_COLOR_CTRL_dummy1800d548_31_27_shift           (27)
#define HDMI_PTG_L_MAX_COLOR_CTRL_max_color_l_shift                   (24)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_h_l_shift                        (20)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_v_l_shift                        (16)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_seq_type_l_shift                 (15)
#define HDMI_PTG_L_MAX_COLOR_CTRL_rdm_period_l_shift                  (12)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_vs_num_l_shift                   (8)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mp_adj_num_l_shift                  (0)
#define HDMI_PTG_L_MAX_COLOR_CTRL_dummy1800d548_31_27_mask            (0xF8000000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_max_color_l_mask                    (0x07000000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_h_l_mask                         (0x00F00000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_v_l_mask                         (0x000F0000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_seq_type_l_mask                  (0x00008000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_rdm_period_l_mask                   (0x00007000)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_vs_num_l_mask                    (0x00000F00)
#define HDMI_PTG_L_MAX_COLOR_CTRL_mp_adj_num_l_mask                   (0x000000FF)
#define HDMI_PTG_L_MAX_COLOR_CTRL_dummy1800d548_31_27(data)           (0xF8000000&((data)<<27))
#define HDMI_PTG_L_MAX_COLOR_CTRL_max_color_l(data)                   (0x07000000&((data)<<24))
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_h_l(data)                        (0x00F00000&((data)<<20))
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_v_l(data)                        (0x000F0000&((data)<<16))
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_seq_type_l(data)                 (0x00008000&((data)<<15))
#define HDMI_PTG_L_MAX_COLOR_CTRL_rdm_period_l(data)                  (0x00007000&((data)<<12))
#define HDMI_PTG_L_MAX_COLOR_CTRL_mv_vs_num_l(data)                   (0x00000F00&((data)<<8))
#define HDMI_PTG_L_MAX_COLOR_CTRL_mp_adj_num_l(data)                  (0x000000FF&(data))
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_dummy1800d548_31_27(data)       ((0xF8000000&(data))>>27)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_max_color_l(data)               ((0x07000000&(data))>>24)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_mv_h_l(data)                    ((0x00F00000&(data))>>20)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_mv_v_l(data)                    ((0x000F0000&(data))>>16)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_mv_seq_type_l(data)             ((0x00008000&(data))>>15)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_rdm_period_l(data)              ((0x00007000&(data))>>12)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_mv_vs_num_l(data)               ((0x00000F00&(data))>>8)
#define HDMI_PTG_L_MAX_COLOR_CTRL_get_mp_adj_num_l(data)              (0x000000FF&(data))


#define HDMI_PTG_R_CTRL                                               0x1800d550
#define HDMI_PTG_R_CTRL_reg_addr                                      "0xb800d550"
#define HDMI_PTG_R_CTRL_reg                                           0xb800d550
#define HDMI_PTG_R_CTRL_inst_addr                                     "0x0154"
#define HDMI_PTG_R_CTRL_inst                                          0x0154
#define HDMI_PTG_R_CTRL_en_rdm_bkg_r_shift                            (7)
#define HDMI_PTG_R_CTRL_xc_seq_r_shift                                (4)
#define HDMI_PTG_R_CTRL_en_xc_r_shift                                 (3)
#define HDMI_PTG_R_CTRL_pat_mode_r_shift                              (0)
#define HDMI_PTG_R_CTRL_en_rdm_bkg_r_mask                             (0x00000080)
#define HDMI_PTG_R_CTRL_xc_seq_r_mask                                 (0x00000070)
#define HDMI_PTG_R_CTRL_en_xc_r_mask                                  (0x00000008)
#define HDMI_PTG_R_CTRL_pat_mode_r_mask                               (0x00000007)
#define HDMI_PTG_R_CTRL_en_rdm_bkg_r(data)                            (0x00000080&((data)<<7))
#define HDMI_PTG_R_CTRL_xc_seq_r(data)                                (0x00000070&((data)<<4))
#define HDMI_PTG_R_CTRL_en_xc_r(data)                                 (0x00000008&((data)<<3))
#define HDMI_PTG_R_CTRL_pat_mode_r(data)                              (0x00000007&(data))
#define HDMI_PTG_R_CTRL_get_en_rdm_bkg_r(data)                        ((0x00000080&(data))>>7)
#define HDMI_PTG_R_CTRL_get_xc_seq_r(data)                            ((0x00000070&(data))>>4)
#define HDMI_PTG_R_CTRL_get_en_xc_r(data)                             ((0x00000008&(data))>>3)
#define HDMI_PTG_R_CTRL_get_pat_mode_r(data)                          (0x00000007&(data))


#define HDMI_PTG_R_BARW                                               0x1800d554
#define HDMI_PTG_R_BARW_reg_addr                                      "0xb800d554"
#define HDMI_PTG_R_BARW_reg                                           0xb800d554
#define HDMI_PTG_R_BARW_inst_addr                                     "0x0155"
#define HDMI_PTG_R_BARW_inst                                          0x0155
#define HDMI_PTG_R_BARW_auto_state_r_shift                            (14)
#define HDMI_PTG_R_BARW_hold_state_r_shift                            (12)
#define HDMI_PTG_R_BARW_hold_state_rdy_r_shift                        (11)
#define HDMI_PTG_R_BARW_barw_r_shift                                  (0)
#define HDMI_PTG_R_BARW_auto_state_r_mask                             (0x0000C000)
#define HDMI_PTG_R_BARW_hold_state_r_mask                             (0x00003000)
#define HDMI_PTG_R_BARW_hold_state_rdy_r_mask                         (0x00000800)
#define HDMI_PTG_R_BARW_barw_r_mask                                   (0x000007FF)
#define HDMI_PTG_R_BARW_auto_state_r(data)                            (0x0000C000&((data)<<14))
#define HDMI_PTG_R_BARW_hold_state_r(data)                            (0x00003000&((data)<<12))
#define HDMI_PTG_R_BARW_hold_state_rdy_r(data)                        (0x00000800&((data)<<11))
#define HDMI_PTG_R_BARW_barw_r(data)                                  (0x000007FF&(data))
#define HDMI_PTG_R_BARW_get_auto_state_r(data)                        ((0x0000C000&(data))>>14)
#define HDMI_PTG_R_BARW_get_hold_state_r(data)                        ((0x00003000&(data))>>12)
#define HDMI_PTG_R_BARW_get_hold_state_rdy_r(data)                    ((0x00000800&(data))>>11)
#define HDMI_PTG_R_BARW_get_barw_r(data)                              (0x000007FF&(data))


#define HDMI_PTG_R_C0Y_CB_CR                                          0x1800d558
#define HDMI_PTG_R_C0Y_CB_CR_reg_addr                                 "0xb800d558"
#define HDMI_PTG_R_C0Y_CB_CR_reg                                      0xb800d558
#define HDMI_PTG_R_C0Y_CB_CR_inst_addr                                "0x0156"
#define HDMI_PTG_R_C0Y_CB_CR_inst                                     0x0156
#define HDMI_PTG_R_C0Y_CB_CR_i_c0y_92b_r_shift                        (16)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cr_92b_r_shift                       (8)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cb_92b_r_shift                       (0)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0y_92b_r_mask                         (0x00FF0000)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cr_92b_r_mask                        (0x0000FF00)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cb_92b_r_mask                        (0x000000FF)
#define HDMI_PTG_R_C0Y_CB_CR_i_c0y_92b_r(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cr_92b_r(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C0Y_CB_CR_i_c0cb_92b_r(data)                       (0x000000FF&(data))
#define HDMI_PTG_R_C0Y_CB_CR_get_i_c0y_92b_r(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C0Y_CB_CR_get_i_c0cr_92b_r(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C0Y_CB_CR_get_i_c0cb_92b_r(data)                   (0x000000FF&(data))


#define HDMI_PTG_R_C1Y_CB_CR                                          0x1800d55c
#define HDMI_PTG_R_C1Y_CB_CR_reg_addr                                 "0xb800d55c"
#define HDMI_PTG_R_C1Y_CB_CR_reg                                      0xb800d55c
#define HDMI_PTG_R_C1Y_CB_CR_inst_addr                                "0x0157"
#define HDMI_PTG_R_C1Y_CB_CR_inst                                     0x0157
#define HDMI_PTG_R_C1Y_CB_CR_i_c1y_92b_r_shift                        (16)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cr_92b_r_shift                       (8)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cb_92b_r_shift                       (0)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1y_92b_r_mask                         (0x00FF0000)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cr_92b_r_mask                        (0x0000FF00)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cb_92b_r_mask                        (0x000000FF)
#define HDMI_PTG_R_C1Y_CB_CR_i_c1y_92b_r(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cr_92b_r(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C1Y_CB_CR_i_c1cb_92b_r(data)                       (0x000000FF&(data))
#define HDMI_PTG_R_C1Y_CB_CR_get_i_c1y_92b_r(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C1Y_CB_CR_get_i_c1cr_92b_r(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C1Y_CB_CR_get_i_c1cb_92b_r(data)                   (0x000000FF&(data))


#define HDMI_PTG_R_C2Y_CB_CR                                          0x1800d560
#define HDMI_PTG_R_C2Y_CB_CR_reg_addr                                 "0xb800d560"
#define HDMI_PTG_R_C2Y_CB_CR_reg                                      0xb800d560
#define HDMI_PTG_R_C2Y_CB_CR_inst_addr                                "0x0158"
#define HDMI_PTG_R_C2Y_CB_CR_inst                                     0x0158
#define HDMI_PTG_R_C2Y_CB_CR_i_c2y_92b_r_shift                        (16)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cr_92b_r_shift                       (8)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cb_92b_r_shift                       (0)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2y_92b_r_mask                         (0x00FF0000)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cr_92b_r_mask                        (0x0000FF00)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cb_92b_r_mask                        (0x000000FF)
#define HDMI_PTG_R_C2Y_CB_CR_i_c2y_92b_r(data)                        (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cr_92b_r(data)                       (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C2Y_CB_CR_i_c2cb_92b_r(data)                       (0x000000FF&(data))
#define HDMI_PTG_R_C2Y_CB_CR_get_i_c2y_92b_r(data)                    ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C2Y_CB_CR_get_i_c2cr_92b_r(data)                   ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C2Y_CB_CR_get_i_c2cb_92b_r(data)                   (0x000000FF&(data))


#define HDMI_PTG_R_C3Y_CB_CR                                          0x1800d564
#define HDMI_PTG_R_C3Y_CB_CR_reg_addr                                 "0xb800d564"
#define HDMI_PTG_R_C3Y_CB_CR_reg                                      0xb800d564
#define HDMI_PTG_R_C3Y_CB_CR_inst_addr                                "0x0159"
#define HDMI_PTG_R_C3Y_CB_CR_inst                                     0x0159
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_98b_r_shift                        (30)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_72b_grady_r_shift                  (24)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_98b_r_shift                       (22)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_72b_gradcr_r_shift                (16)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_98b_r_shift                       (14)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_72b_gradcb_r_shift                (8)
#define HDMI_PTG_R_C3Y_CB_CR_dummy1800d564_7_0_shift                  (0)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_98b_r_mask                         (0xC0000000)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_72b_grady_r_mask                   (0x3F000000)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_98b_r_mask                        (0x00C00000)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_72b_gradcr_r_mask                 (0x003F0000)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_98b_r_mask                        (0x0000C000)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_72b_gradcb_r_mask                 (0x00003F00)
#define HDMI_PTG_R_C3Y_CB_CR_dummy1800d564_7_0_mask                   (0x000000FF)
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_98b_r(data)                        (0xC0000000&((data)<<30))
#define HDMI_PTG_R_C3Y_CB_CR_i_c3y_72b_grady_r(data)                  (0x3F000000&((data)<<24))
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_98b_r(data)                       (0x00C00000&((data)<<22))
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cr_72b_gradcr_r(data)                (0x003F0000&((data)<<16))
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_98b_r(data)                       (0x0000C000&((data)<<14))
#define HDMI_PTG_R_C3Y_CB_CR_i_c3cb_72b_gradcb_r(data)                (0x00003F00&((data)<<8))
#define HDMI_PTG_R_C3Y_CB_CR_dummy1800d564_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3y_98b_r(data)                    ((0xC0000000&(data))>>30)
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3y_72b_grady_r(data)              ((0x3F000000&(data))>>24)
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3cr_98b_r(data)                   ((0x00C00000&(data))>>22)
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3cr_72b_gradcr_r(data)            ((0x003F0000&(data))>>16)
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3cb_98b_r(data)                   ((0x0000C000&(data))>>14)
#define HDMI_PTG_R_C3Y_CB_CR_get_i_c3cb_72b_gradcb_r(data)            ((0x00003F00&(data))>>8)
#define HDMI_PTG_R_C3Y_CB_CR_get_dummy1800d564_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_R_C4Y_CB_CR                                          0x1800d568
#define HDMI_PTG_R_C4Y_CB_CR_reg_addr                                 "0xb800d568"
#define HDMI_PTG_R_C4Y_CB_CR_reg                                      0xb800d568
#define HDMI_PTG_R_C4Y_CB_CR_inst_addr                                "0x015A"
#define HDMI_PTG_R_C4Y_CB_CR_inst                                     0x015A
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_96b_r_shift                        (28)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_52b_step_hv_r_shift                (24)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cr_92b_r_shift                       (16)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_9b_r_shift                        (15)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_86b_bmp_w_r_shift                 (12)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_5b_r_shift                        (11)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_42b_bmp_h_r_shift                 (8)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_96b_r_mask                         (0xF0000000)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_52b_step_hv_r_mask                 (0x0F000000)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cr_92b_r_mask                        (0x00FF0000)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_9b_r_mask                         (0x00008000)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_86b_bmp_w_r_mask                  (0x00007000)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_5b_r_mask                         (0x00000800)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_42b_bmp_h_r_mask                  (0x00000700)
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_96b_r(data)                        (0xF0000000&((data)<<28))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4y_52b_step_hv_r(data)                (0x0F000000&((data)<<24))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cr_92b_r(data)                       (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_9b_r(data)                        (0x00008000&((data)<<15))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_86b_bmp_w_r(data)                 (0x00007000&((data)<<12))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_5b_r(data)                        (0x00000800&((data)<<11))
#define HDMI_PTG_R_C4Y_CB_CR_i_c4cb_42b_bmp_h_r(data)                 (0x00000700&((data)<<8))
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4y_96b_r(data)                    ((0xF0000000&(data))>>28)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4y_52b_step_hv_r(data)            ((0x0F000000&(data))>>24)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4cr_92b_r(data)                   ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4cb_9b_r(data)                    ((0x00008000&(data))>>15)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4cb_86b_bmp_w_r(data)             ((0x00007000&(data))>>12)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4cb_5b_r(data)                    ((0x00000800&(data))>>11)
#define HDMI_PTG_R_C4Y_CB_CR_get_i_c4cb_42b_bmp_h_r(data)             ((0x00000700&(data))>>8)


#define HDMI_PTG_R_C5Y_CR_CB                                          0x1800d56c
#define HDMI_PTG_R_C5Y_CR_CB_reg_addr                                 "0xb800d56c"
#define HDMI_PTG_R_C5Y_CR_CB_reg                                      0xb800d56c
#define HDMI_PTG_R_C5Y_CR_CB_inst_addr                                "0x015B"
#define HDMI_PTG_R_C5Y_CR_CB_inst                                     0x015B
#define HDMI_PTG_R_C5Y_CR_CB_i_c5y_92b_bmptp_r_shift                  (24)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cr_92b_bmp0_r_shift                  (16)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cb_92b_bmp1_r_shift                  (8)
#define HDMI_PTG_R_C5Y_CR_CB_dummy1800d56c_7_0_shift                  (0)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5y_92b_bmptp_r_mask                   (0xFF000000)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cr_92b_bmp0_r_mask                   (0x00FF0000)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cb_92b_bmp1_r_mask                   (0x0000FF00)
#define HDMI_PTG_R_C5Y_CR_CB_dummy1800d56c_7_0_mask                   (0x000000FF)
#define HDMI_PTG_R_C5Y_CR_CB_i_c5y_92b_bmptp_r(data)                  (0xFF000000&((data)<<24))
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cr_92b_bmp0_r(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C5Y_CR_CB_i_c5cb_92b_bmp1_r(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C5Y_CR_CB_dummy1800d56c_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_R_C5Y_CR_CB_get_i_c5y_92b_bmptp_r(data)              ((0xFF000000&(data))>>24)
#define HDMI_PTG_R_C5Y_CR_CB_get_i_c5cr_92b_bmp0_r(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C5Y_CR_CB_get_i_c5cb_92b_bmp1_r(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C5Y_CR_CB_get_dummy1800d56c_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_R_C6Y_CB_CR                                          0x1800d570
#define HDMI_PTG_R_C6Y_CB_CR_reg_addr                                 "0xb800d570"
#define HDMI_PTG_R_C6Y_CB_CR_reg                                      0xb800d570
#define HDMI_PTG_R_C6Y_CB_CR_inst_addr                                "0x015C"
#define HDMI_PTG_R_C6Y_CB_CR_inst                                     0x015C
#define HDMI_PTG_R_C6Y_CB_CR_i_c6y_92b_bmp2_r_shift                   (24)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cr_92b_bmp3_r_shift                  (16)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cb_92b_bmp4_r_shift                  (8)
#define HDMI_PTG_R_C6Y_CB_CR_nonactive_color_def_r_shift              (0)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6y_92b_bmp2_r_mask                    (0xFF000000)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cr_92b_bmp3_r_mask                   (0x00FF0000)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cb_92b_bmp4_r_mask                   (0x0000FF00)
#define HDMI_PTG_R_C6Y_CB_CR_nonactive_color_def_r_mask               (0x000000FF)
#define HDMI_PTG_R_C6Y_CB_CR_i_c6y_92b_bmp2_r(data)                   (0xFF000000&((data)<<24))
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cr_92b_bmp3_r(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C6Y_CB_CR_i_c6cb_92b_bmp4_r(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C6Y_CB_CR_nonactive_color_def_r(data)              (0x000000FF&(data))
#define HDMI_PTG_R_C6Y_CB_CR_get_i_c6y_92b_bmp2_r(data)               ((0xFF000000&(data))>>24)
#define HDMI_PTG_R_C6Y_CB_CR_get_i_c6cr_92b_bmp3_r(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C6Y_CB_CR_get_i_c6cb_92b_bmp4_r(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C6Y_CB_CR_get_nonactive_color_def_r(data)          (0x000000FF&(data))


#define HDMI_PTG_R_C7Y_CB_CR                                          0x1800d574
#define HDMI_PTG_R_C7Y_CB_CR_reg_addr                                 "0xb800d574"
#define HDMI_PTG_R_C7Y_CB_CR_reg                                      0xb800d574
#define HDMI_PTG_R_C7Y_CB_CR_inst_addr                                "0x015D"
#define HDMI_PTG_R_C7Y_CB_CR_inst                                     0x015D
#define HDMI_PTG_R_C7Y_CB_CR_i_c7y_92b_bmp5_r_shift                   (24)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cr_92b_bmp6_r_shift                  (16)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cb_92b_bmp7_r_shift                  (8)
#define HDMI_PTG_R_C7Y_CB_CR_dummy1800d574_7_0_shift                  (0)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7y_92b_bmp5_r_mask                    (0xFF000000)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cr_92b_bmp6_r_mask                   (0x00FF0000)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cb_92b_bmp7_r_mask                   (0x0000FF00)
#define HDMI_PTG_R_C7Y_CB_CR_dummy1800d574_7_0_mask                   (0x000000FF)
#define HDMI_PTG_R_C7Y_CB_CR_i_c7y_92b_bmp5_r(data)                   (0xFF000000&((data)<<24))
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cr_92b_bmp6_r(data)                  (0x00FF0000&((data)<<16))
#define HDMI_PTG_R_C7Y_CB_CR_i_c7cb_92b_bmp7_r(data)                  (0x0000FF00&((data)<<8))
#define HDMI_PTG_R_C7Y_CB_CR_dummy1800d574_7_0(data)                  (0x000000FF&(data))
#define HDMI_PTG_R_C7Y_CB_CR_get_i_c7y_92b_bmp5_r(data)               ((0xFF000000&(data))>>24)
#define HDMI_PTG_R_C7Y_CB_CR_get_i_c7cr_92b_bmp6_r(data)              ((0x00FF0000&(data))>>16)
#define HDMI_PTG_R_C7Y_CB_CR_get_i_c7cb_92b_bmp7_r(data)              ((0x0000FF00&(data))>>8)
#define HDMI_PTG_R_C7Y_CB_CR_get_dummy1800d574_7_0(data)              (0x000000FF&(data))


#define HDMI_PTG_R_MAX_COLOR_CTRL                                     0x1800d578
#define HDMI_PTG_R_MAX_COLOR_CTRL_reg_addr                            "0xb800d578"
#define HDMI_PTG_R_MAX_COLOR_CTRL_reg                                 0xb800d578
#define HDMI_PTG_R_MAX_COLOR_CTRL_inst_addr                           "0x015E"
#define HDMI_PTG_R_MAX_COLOR_CTRL_inst                                0x015E
#define HDMI_PTG_R_MAX_COLOR_CTRL_dummy1800d578_31_27_shift           (27)
#define HDMI_PTG_R_MAX_COLOR_CTRL_max_color_r_shift                   (24)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_h_r_shift                        (20)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_v_r_shift                        (16)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_seq_type_r_shift                 (15)
#define HDMI_PTG_R_MAX_COLOR_CTRL_rdm_period_r_shift                  (12)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_vs_num_r_shift                   (8)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mp_adj_num_r_shift                  (0)
#define HDMI_PTG_R_MAX_COLOR_CTRL_dummy1800d578_31_27_mask            (0xF8000000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_max_color_r_mask                    (0x07000000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_h_r_mask                         (0x00F00000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_v_r_mask                         (0x000F0000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_seq_type_r_mask                  (0x00008000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_rdm_period_r_mask                   (0x00007000)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_vs_num_r_mask                    (0x00000F00)
#define HDMI_PTG_R_MAX_COLOR_CTRL_mp_adj_num_r_mask                   (0x000000FF)
#define HDMI_PTG_R_MAX_COLOR_CTRL_dummy1800d578_31_27(data)           (0xF8000000&((data)<<27))
#define HDMI_PTG_R_MAX_COLOR_CTRL_max_color_r(data)                   (0x07000000&((data)<<24))
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_h_r(data)                        (0x00F00000&((data)<<20))
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_v_r(data)                        (0x000F0000&((data)<<16))
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_seq_type_r(data)                 (0x00008000&((data)<<15))
#define HDMI_PTG_R_MAX_COLOR_CTRL_rdm_period_r(data)                  (0x00007000&((data)<<12))
#define HDMI_PTG_R_MAX_COLOR_CTRL_mv_vs_num_r(data)                   (0x00000F00&((data)<<8))
#define HDMI_PTG_R_MAX_COLOR_CTRL_mp_adj_num_r(data)                  (0x000000FF&(data))
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_dummy1800d578_31_27(data)       ((0xF8000000&(data))>>27)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_max_color_r(data)               ((0x07000000&(data))>>24)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_mv_h_r(data)                    ((0x00F00000&(data))>>20)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_mv_v_r(data)                    ((0x000F0000&(data))>>16)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_mv_seq_type_r(data)             ((0x00008000&(data))>>15)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_rdm_period_r(data)              ((0x00007000&(data))>>12)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_mv_vs_num_r(data)               ((0x00000F00&(data))>>8)
#define HDMI_PTG_R_MAX_COLOR_CTRL_get_mp_adj_num_r(data)              (0x000000FF&(data))


#define HDMI_CTS_FIFO_CTL                                             0x1800d580
#define HDMI_CTS_FIFO_CTL_reg_addr                                    "0xb800d580"
#define HDMI_CTS_FIFO_CTL_reg                                         0xb800d580
#define HDMI_CTS_FIFO_CTL_inst_addr                                   "0x0160"
#define HDMI_CTS_FIFO_CTL_inst                                        0x0160
#define HDMI_CTS_FIFO_CTL_hdmi_test_sel_shift                         (4)
#define HDMI_CTS_FIFO_CTL_hdmi_out_sel_shift                          (3)
#define HDMI_CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_shift               (2)
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_shift                 (1)
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_shift                (0)
#define HDMI_CTS_FIFO_CTL_hdmi_test_sel_mask                          (0x00000070)
#define HDMI_CTS_FIFO_CTL_hdmi_out_sel_mask                           (0x00000008)
#define HDMI_CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_mask                (0x00000004)
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_mask                  (0x00000002)
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_mask                 (0x00000001)
#define HDMI_CTS_FIFO_CTL_hdmi_test_sel(data)                         (0x00000070&((data)<<4))
#define HDMI_CTS_FIFO_CTL_hdmi_out_sel(data)                          (0x00000008&((data)<<3))
#define HDMI_CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi(data)               (0x00000004&((data)<<2))
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi(data)                 (0x00000002&((data)<<1))
#define HDMI_CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi(data)                (0x00000001&(data))
#define HDMI_CTS_FIFO_CTL_get_hdmi_test_sel(data)                     ((0x00000070&(data))>>4)
#define HDMI_CTS_FIFO_CTL_get_hdmi_out_sel(data)                      ((0x00000008&(data))>>3)
#define HDMI_CTS_FIFO_CTL_get_force_ctsfifo_rstn_hdmi(data)           ((0x00000004&(data))>>2)
#define HDMI_CTS_FIFO_CTL_get_en_ctsfifo_vsrst_hdmi(data)             ((0x00000002&(data))>>1)
#define HDMI_CTS_FIFO_CTL_get_en_ctsfifo_bypass_hdmi(data)            (0x00000001&(data))
#endif
/*

		VGIP

*/
#define V8_CTRL                                                       0x18022208
#define V8_CTRL_reg_addr                                              "0xb8022208"
#define V8_CTRL_reg                                                   0xb8022208
#define V8_CTRL_inst_addr                                             "0x0082"
#define V8_CTRL_inst                                                  0x0082
#define V8_CTRL_v8_dummy_shift                                        (8)
#define V8_CTRL_dummy18022208_7_2_shift                               (2)
#define V8_CTRL_smfit_vs_delay_sel_shift                              (1)
#define V8_CTRL_ch1_select_duplicate_lsb_shift                        (0)
#define V8_CTRL_v8_dummy_mask                                         (0x0000FF00)
#define V8_CTRL_dummy18022208_7_2_mask                                (0x000000FC)
#define V8_CTRL_smfit_vs_delay_sel_mask                               (0x00000002)
#define V8_CTRL_ch1_select_duplicate_lsb_mask                         (0x00000001)
#define V8_CTRL_v8_dummy(data)                                        (0x0000FF00&((data)<<8))
#define V8_CTRL_dummy18022208_7_2(data)                               (0x000000FC&((data)<<2))
#define V8_CTRL_smfit_vs_delay_sel(data)                              (0x00000002&((data)<<1))
#define V8_CTRL_ch1_select_duplicate_lsb(data)                        (0x00000001&(data))
#define V8_CTRL_get_v8_dummy(data)                                    ((0x0000FF00&(data))>>8)
#define V8_CTRL_get_dummy18022208_7_2(data)                           ((0x000000FC&(data))>>2)
#define V8_CTRL_get_smfit_vs_delay_sel(data)                          ((0x00000002&(data))>>1)
#define V8_CTRL_get_ch1_select_duplicate_lsb(data)                    (0x00000001&(data))

// not use
#define VGIP_GLOBAL_CTRL                                              0x1802220c
#define VGIP_GLOBAL_CTRL_reg_addr                                     "0xb802220c"
#define VGIP_GLOBAL_CTRL_reg                                          0xb802220c
#define VGIP_GLOBAL_CTRL_inst_addr                                    "0x0083"
#define VGIP_GLOBAL_CTRL_inst                                         0x0083
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_en_shift                   (31)
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_num_shift                  (16)
#define VGIP_GLOBAL_CTRL_l_flag_delay_en_shift                        (15)
#define VGIP_GLOBAL_CTRL_l_flag_delay_num_shift                       (0)
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_en_mask                    (0x80000000)
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_num_mask                   (0x1FFF0000)
#define VGIP_GLOBAL_CTRL_l_flag_delay_en_mask                         (0x00008000)
#define VGIP_GLOBAL_CTRL_l_flag_delay_num_mask                        (0x00001FFF)
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_en(data)                   (0x80000000&((data)<<31))
#define VGIP_GLOBAL_CTRL_auto_l_flag_delay_num(data)                  (0x1FFF0000&((data)<<16))
#define VGIP_GLOBAL_CTRL_l_flag_delay_en(data)                        (0x00008000&((data)<<15))
#define VGIP_GLOBAL_CTRL_l_flag_delay_num(data)                       (0x00001FFF&(data))
#define VGIP_GLOBAL_CTRL_get_auto_l_flag_delay_en(data)               ((0x80000000&(data))>>31)
#define VGIP_GLOBAL_CTRL_get_auto_l_flag_delay_num(data)              ((0x1FFF0000&(data))>>16)
#define VGIP_GLOBAL_CTRL_get_l_flag_delay_en(data)                    ((0x00008000&(data))>>15)
#define VGIP_GLOBAL_CTRL_get_l_flag_delay_num(data)                   (0x00001FFF&(data))

//   import use !!!!!!!!!!!!!!!!!!!!!!!!!!!
#define VGIP_CHN1_CTRL                                                0x18022210
#define VGIP_CHN1_CTRL_reg_addr                                       "0xb8022210"
#define VGIP_CHN1_CTRL_reg                                            0xb8022210
#define VGIP_CHN1_CTRL_inst_addr                                      "0x0084"
#define VGIP_CHN1_CTRL_inst                                           0x0084
#define VGIP_CHN1_CTRL_ch1_ivrun_shift                                (31)
#define VGIP_CHN1_CTRL_ch1_in_sel_shift                               (28)
#define VGIP_CHN1_CTRL_ch1_random_en_shift                            (27)
#define VGIP_CHN1_CTRL_ch1_fdrop_en_shift                             (26)
#define VGIP_CHN1_CTRL_ch1_vact_end_ie_shift                          (25)
#define VGIP_CHN1_CTRL_ch1_vact_start_ie_shift                        (24)
#define VGIP_CHN1_CTRL_ch1_field_hs_inv_shift                         (23)
#define VGIP_CHN1_CTRL_ch1_odd_vd_inv_shift                           (22)
#define VGIP_CHN1_CTRL_ch1_odd_vd_en_shift                            (21)
#define VGIP_CHN1_CTRL_ch1_3dleft_inv_shift                           (20)
#define VGIP_CHN1_CTRL_ch1_3dleft_sync_edge_shift                     (19)
#define VGIP_CHN1_CTRL_ch1_odd_inv_shift                              (18)
#define VGIP_CHN1_CTRL_ch1_odd_sync_edge_shift                        (17)
#define VGIP_CHN1_CTRL_ch1_odd_det_en_shift                           (16)
#define VGIP_CHN1_CTRL_ch1_hpact_is_hact_shift                        (15)
#define VGIP_CHN1_CTRL_ch1_fcap_str_odd_shift                         (14)
#define VGIP_CHN1_CTRL_ch1_mask_den_inv_shift                         (13)
#define VGIP_CHN1_CTRL_ch1_mask_den_1l_shift                          (12)
#define VGIP_CHN1_CTRL_ch1_3d_mode_en_shift                           (11)
#define VGIP_CHN1_CTRL_ch1_safe_odd_inv_shift                         (10)
#define VGIP_CHN1_CTRL_ch1_force_tog_shift                            (9)
#define VGIP_CHN1_CTRL_ch1_safe_mode_shift                            (8)
#define VGIP_CHN1_CTRL_ch1_3d_right_act_en_shift                      (7)
#define VGIP_CHN1_CTRL_ch1_hs_syncedge_shift                          (6)
#define VGIP_CHN1_CTRL_ch1_vs_syncedge_shift                          (5)
#define VGIP_CHN1_CTRL_ch1_vs_by_hs_en_n_shift                        (4)
#define VGIP_CHN1_CTRL_ch1_vs_inv_shift                               (3)
#define VGIP_CHN1_CTRL_ch1_hs_inv_shift                               (2)
#define VGIP_CHN1_CTRL_ch1_digital_mode_shift                         (1)
#define VGIP_CHN1_CTRL_ch1_in_clk_en_shift                            (0)
#define VGIP_CHN1_CTRL_ch1_ivrun_mask                                 (0x80000000)
#define VGIP_CHN1_CTRL_ch1_in_sel_mask                                (0x70000000)
#define VGIP_CHN1_CTRL_ch1_random_en_mask                             (0x08000000)
#define VGIP_CHN1_CTRL_ch1_fdrop_en_mask                              (0x04000000)
#define VGIP_CHN1_CTRL_ch1_vact_end_ie_mask                           (0x02000000)
#define VGIP_CHN1_CTRL_ch1_vact_start_ie_mask                         (0x01000000)
#define VGIP_CHN1_CTRL_ch1_field_hs_inv_mask                          (0x00800000)
#define VGIP_CHN1_CTRL_ch1_odd_vd_inv_mask                            (0x00400000)
#define VGIP_CHN1_CTRL_ch1_odd_vd_en_mask                             (0x00200000)
#define VGIP_CHN1_CTRL_ch1_3dleft_inv_mask                            (0x00100000)
#define VGIP_CHN1_CTRL_ch1_3dleft_sync_edge_mask                      (0x00080000)
#define VGIP_CHN1_CTRL_ch1_odd_inv_mask                               (0x00040000)
#define VGIP_CHN1_CTRL_ch1_odd_sync_edge_mask                         (0x00020000)
#define VGIP_CHN1_CTRL_ch1_odd_det_en_mask                            (0x00010000)
#define VGIP_CHN1_CTRL_ch1_hpact_is_hact_mask                         (0x00008000)
#define VGIP_CHN1_CTRL_ch1_fcap_str_odd_mask                          (0x00004000)
#define VGIP_CHN1_CTRL_ch1_mask_den_inv_mask                          (0x00002000)
#define VGIP_CHN1_CTRL_ch1_mask_den_1l_mask                           (0x00001000)
#define VGIP_CHN1_CTRL_ch1_3d_mode_en_mask                            (0x00000800)
#define VGIP_CHN1_CTRL_ch1_safe_odd_inv_mask                          (0x00000400)
#define VGIP_CHN1_CTRL_ch1_force_tog_mask                             (0x00000200)
#define VGIP_CHN1_CTRL_ch1_safe_mode_mask                             (0x00000100)
#define VGIP_CHN1_CTRL_ch1_3d_right_act_en_mask                       (0x00000080)
#define VGIP_CHN1_CTRL_ch1_hs_syncedge_mask                           (0x00000040)
#define VGIP_CHN1_CTRL_ch1_vs_syncedge_mask                           (0x00000020)
#define VGIP_CHN1_CTRL_ch1_vs_by_hs_en_n_mask                         (0x00000010)
#define VGIP_CHN1_CTRL_ch1_vs_inv_mask                                (0x00000008)
#define VGIP_CHN1_CTRL_ch1_hs_inv_mask                                (0x00000004)
#define VGIP_CHN1_CTRL_ch1_digital_mode_mask                          (0x00000002)
#define VGIP_CHN1_CTRL_ch1_in_clk_en_mask                             (0x00000001)
#define VGIP_CHN1_CTRL_ch1_ivrun(data)                                (0x80000000&((data)<<31))
#define VGIP_CHN1_CTRL_ch1_in_sel(data)                               (0x70000000&((data)<<28))
#define VGIP_CHN1_CTRL_ch1_random_en(data)                            (0x08000000&((data)<<27))
#define VGIP_CHN1_CTRL_ch1_fdrop_en(data)                             (0x04000000&((data)<<26))
#define VGIP_CHN1_CTRL_ch1_vact_end_ie(data)                          (0x02000000&((data)<<25))
#define VGIP_CHN1_CTRL_ch1_vact_start_ie(data)                        (0x01000000&((data)<<24))
#define VGIP_CHN1_CTRL_ch1_field_hs_inv(data)                         (0x00800000&((data)<<23))
#define VGIP_CHN1_CTRL_ch1_odd_vd_inv(data)                           (0x00400000&((data)<<22))
#define VGIP_CHN1_CTRL_ch1_odd_vd_en(data)                            (0x00200000&((data)<<21))
#define VGIP_CHN1_CTRL_ch1_3dleft_inv(data)                           (0x00100000&((data)<<20))
#define VGIP_CHN1_CTRL_ch1_3dleft_sync_edge(data)                     (0x00080000&((data)<<19))
#define VGIP_CHN1_CTRL_ch1_odd_inv(data)                              (0x00040000&((data)<<18))
#define VGIP_CHN1_CTRL_ch1_odd_sync_edge(data)                        (0x00020000&((data)<<17))
#define VGIP_CHN1_CTRL_ch1_odd_det_en(data)                           (0x00010000&((data)<<16))
#define VGIP_CHN1_CTRL_ch1_hpact_is_hact(data)                        (0x00008000&((data)<<15))
#define VGIP_CHN1_CTRL_ch1_fcap_str_odd(data)                         (0x00004000&((data)<<14))
#define VGIP_CHN1_CTRL_ch1_mask_den_inv(data)                         (0x00002000&((data)<<13))
#define VGIP_CHN1_CTRL_ch1_mask_den_1l(data)                          (0x00001000&((data)<<12))
#define VGIP_CHN1_CTRL_ch1_3d_mode_en(data)                           (0x00000800&((data)<<11))
#define VGIP_CHN1_CTRL_ch1_safe_odd_inv(data)                         (0x00000400&((data)<<10))
#define VGIP_CHN1_CTRL_ch1_force_tog(data)                            (0x00000200&((data)<<9))
#define VGIP_CHN1_CTRL_ch1_safe_mode(data)                            (0x00000100&((data)<<8))
#define VGIP_CHN1_CTRL_ch1_3d_right_act_en(data)                      (0x00000080&((data)<<7))
#define VGIP_CHN1_CTRL_ch1_hs_syncedge(data)                          (0x00000040&((data)<<6))
#define VGIP_CHN1_CTRL_ch1_vs_syncedge(data)                          (0x00000020&((data)<<5))
#define VGIP_CHN1_CTRL_ch1_vs_by_hs_en_n(data)                        (0x00000010&((data)<<4))
#define VGIP_CHN1_CTRL_ch1_vs_inv(data)                               (0x00000008&((data)<<3))
#define VGIP_CHN1_CTRL_ch1_hs_inv(data)                               (0x00000004&((data)<<2))
#define VGIP_CHN1_CTRL_ch1_digital_mode(data)                         (0x00000002&((data)<<1))
#define VGIP_CHN1_CTRL_ch1_in_clk_en(data)                            (0x00000001&(data))
#define VGIP_CHN1_CTRL_get_ch1_ivrun(data)                            ((0x80000000&(data))>>31)
#define VGIP_CHN1_CTRL_get_ch1_in_sel(data)                           ((0x70000000&(data))>>28)
#define VGIP_CHN1_CTRL_get_ch1_random_en(data)                        ((0x08000000&(data))>>27)
#define VGIP_CHN1_CTRL_get_ch1_fdrop_en(data)                         ((0x04000000&(data))>>26)
#define VGIP_CHN1_CTRL_get_ch1_vact_end_ie(data)                      ((0x02000000&(data))>>25)
#define VGIP_CHN1_CTRL_get_ch1_vact_start_ie(data)                    ((0x01000000&(data))>>24)
#define VGIP_CHN1_CTRL_get_ch1_field_hs_inv(data)                     ((0x00800000&(data))>>23)
#define VGIP_CHN1_CTRL_get_ch1_odd_vd_inv(data)                       ((0x00400000&(data))>>22)
#define VGIP_CHN1_CTRL_get_ch1_odd_vd_en(data)                        ((0x00200000&(data))>>21)
#define VGIP_CHN1_CTRL_get_ch1_3dleft_inv(data)                       ((0x00100000&(data))>>20)
#define VGIP_CHN1_CTRL_get_ch1_3dleft_sync_edge(data)                 ((0x00080000&(data))>>19)
#define VGIP_CHN1_CTRL_get_ch1_odd_inv(data)                          ((0x00040000&(data))>>18)
#define VGIP_CHN1_CTRL_get_ch1_odd_sync_edge(data)                    ((0x00020000&(data))>>17)
#define VGIP_CHN1_CTRL_get_ch1_odd_det_en(data)                       ((0x00010000&(data))>>16)
#define VGIP_CHN1_CTRL_get_ch1_hpact_is_hact(data)                    ((0x00008000&(data))>>15)
#define VGIP_CHN1_CTRL_get_ch1_fcap_str_odd(data)                     ((0x00004000&(data))>>14)
#define VGIP_CHN1_CTRL_get_ch1_mask_den_inv(data)                     ((0x00002000&(data))>>13)
#define VGIP_CHN1_CTRL_get_ch1_mask_den_1l(data)                      ((0x00001000&(data))>>12)
#define VGIP_CHN1_CTRL_get_ch1_3d_mode_en(data)                       ((0x00000800&(data))>>11)
#define VGIP_CHN1_CTRL_get_ch1_safe_odd_inv(data)                     ((0x00000400&(data))>>10)
#define VGIP_CHN1_CTRL_get_ch1_force_tog(data)                        ((0x00000200&(data))>>9)
#define VGIP_CHN1_CTRL_get_ch1_safe_mode(data)                        ((0x00000100&(data))>>8)
#define VGIP_CHN1_CTRL_get_ch1_3d_right_act_en(data)                  ((0x00000080&(data))>>7)
#define VGIP_CHN1_CTRL_get_ch1_hs_syncedge(data)                      ((0x00000040&(data))>>6)
#define VGIP_CHN1_CTRL_get_ch1_vs_syncedge(data)                      ((0x00000020&(data))>>5)
#define VGIP_CHN1_CTRL_get_ch1_vs_by_hs_en_n(data)                    ((0x00000010&(data))>>4)
#define VGIP_CHN1_CTRL_get_ch1_vs_inv(data)                           ((0x00000008&(data))>>3)
#define VGIP_CHN1_CTRL_get_ch1_hs_inv(data)                           ((0x00000004&(data))>>2)
#define VGIP_CHN1_CTRL_get_ch1_digital_mode(data)                     ((0x00000002&(data))>>1)
#define VGIP_CHN1_CTRL_get_ch1_in_clk_en(data)                        (0x00000001&(data))

//   import use !!!!!!!!!!!!!!!!!!!!!!!!!!!
#define VGIP_CHN1_STATUS                                              0x18022214
#define VGIP_CHN1_STATUS_reg_addr                                     "0xb8022214"
#define VGIP_CHN1_STATUS_reg                                          0xb8022214
#define VGIP_CHN1_STATUS_inst_addr                                    "0x0085"
#define VGIP_CHN1_STATUS_inst                                         0x0085
#define VGIP_CHN1_STATUS_ch1_vs_end_shift                             (27)
#define VGIP_CHN1_STATUS_ch1_vs_start_shift                           (26)
#define VGIP_CHN1_STATUS_ch1_vact_end_shift                           (25)
#define VGIP_CHN1_STATUS_ch1_vact_start_shift                         (24)
#define VGIP_CHN1_STATUS_dummy18022214_23_18_shift                    (18)
#define VGIP_CHN1_STATUS_ch1_vlc_status_shift                         (16)
#define VGIP_CHN1_STATUS_ch1_rl_err_shift                             (15)
#define VGIP_CHN1_STATUS_ch1_vs_err_shift                             (14)
#define VGIP_CHN1_STATUS_ch1_hs_err_shift                             (13)
#define VGIP_CHN1_STATUS_ch1_field_err_shift                          (12)
#define VGIP_CHN1_STATUS_ch1_rl_tog_shift                             (11)
#define VGIP_CHN1_STATUS_ch1_l_flag_pol_shift                         (10)
#define VGIP_CHN1_STATUS_ch1_vs_tog_shift                             (9)
#define VGIP_CHN1_STATUS_ch1_hs_tog_shift                             (8)
#define VGIP_CHN1_STATUS_ch1_field_pol_shift                          (7)
#define VGIP_CHN1_STATUS_ch1_field_tog_shift                          (6)
#define VGIP_CHN1_STATUS_ch1_field_vs_lsb_shift                       (4)
#define VGIP_CHN1_STATUS_ch1_more_1line_field_shift                   (3)
#define VGIP_CHN1_STATUS_ch1_bounce_status_2_shift                    (2)
#define VGIP_CHN1_STATUS_ch1_bounce_status_1_shift                    (1)
#define VGIP_CHN1_STATUS_ch1_bounce_status_0_shift                    (0)
#define VGIP_CHN1_STATUS_ch1_vs_end_mask                              (0x08000000)
#define VGIP_CHN1_STATUS_ch1_vs_start_mask                            (0x04000000)
#define VGIP_CHN1_STATUS_ch1_vact_end_mask                            (0x02000000)
#define VGIP_CHN1_STATUS_ch1_vact_start_mask                          (0x01000000)
#define VGIP_CHN1_STATUS_dummy18022214_23_18_mask                     (0x00FC0000)
#define VGIP_CHN1_STATUS_ch1_vlc_status_mask                          (0x00010000)
#define VGIP_CHN1_STATUS_ch1_rl_err_mask                              (0x00008000)
#define VGIP_CHN1_STATUS_ch1_vs_err_mask                              (0x00004000)
#define VGIP_CHN1_STATUS_ch1_hs_err_mask                              (0x00002000)
#define VGIP_CHN1_STATUS_ch1_field_err_mask                           (0x00001000)
#define VGIP_CHN1_STATUS_ch1_rl_tog_mask                              (0x00000800)
#define VGIP_CHN1_STATUS_ch1_l_flag_pol_mask                          (0x00000400)
#define VGIP_CHN1_STATUS_ch1_vs_tog_mask                              (0x00000200)
#define VGIP_CHN1_STATUS_ch1_hs_tog_mask                              (0x00000100)
#define VGIP_CHN1_STATUS_ch1_field_pol_mask                           (0x00000080)
#define VGIP_CHN1_STATUS_ch1_field_tog_mask                           (0x00000040)
#define VGIP_CHN1_STATUS_ch1_field_vs_lsb_mask                        (0x00000030)
#define VGIP_CHN1_STATUS_ch1_more_1line_field_mask                    (0x00000008)
#define VGIP_CHN1_STATUS_ch1_bounce_status_2_mask                     (0x00000004)
#define VGIP_CHN1_STATUS_ch1_bounce_status_1_mask                     (0x00000002)
#define VGIP_CHN1_STATUS_ch1_bounce_status_0_mask                     (0x00000001)
#define VGIP_CHN1_STATUS_ch1_vs_end(data)                             (0x08000000&((data)<<27))
#define VGIP_CHN1_STATUS_ch1_vs_start(data)                           (0x04000000&((data)<<26))
#define VGIP_CHN1_STATUS_ch1_vact_end(data)                           (0x02000000&((data)<<25))
#define VGIP_CHN1_STATUS_ch1_vact_start(data)                         (0x01000000&((data)<<24))
#define VGIP_CHN1_STATUS_dummy18022214_23_18(data)                    (0x00FC0000&((data)<<18))
#define VGIP_CHN1_STATUS_ch1_vlc_status(data)                         (0x00010000&((data)<<16))
#define VGIP_CHN1_STATUS_ch1_rl_err(data)                             (0x00008000&((data)<<15))
#define VGIP_CHN1_STATUS_ch1_vs_err(data)                             (0x00004000&((data)<<14))
#define VGIP_CHN1_STATUS_ch1_hs_err(data)                             (0x00002000&((data)<<13))
#define VGIP_CHN1_STATUS_ch1_field_err(data)                          (0x00001000&((data)<<12))
#define VGIP_CHN1_STATUS_ch1_rl_tog(data)                             (0x00000800&((data)<<11))
#define VGIP_CHN1_STATUS_ch1_l_flag_pol(data)                         (0x00000400&((data)<<10))
#define VGIP_CHN1_STATUS_ch1_vs_tog(data)                             (0x00000200&((data)<<9))
#define VGIP_CHN1_STATUS_ch1_hs_tog(data)                             (0x00000100&((data)<<8))
#define VGIP_CHN1_STATUS_ch1_field_pol(data)                          (0x00000080&((data)<<7))
#define VGIP_CHN1_STATUS_ch1_field_tog(data)                          (0x00000040&((data)<<6))
#define VGIP_CHN1_STATUS_ch1_field_vs_lsb(data)                       (0x00000030&((data)<<4))
#define VGIP_CHN1_STATUS_ch1_more_1line_field(data)                   (0x00000008&((data)<<3))
#define VGIP_CHN1_STATUS_ch1_bounce_status_2(data)                    (0x00000004&((data)<<2))
#define VGIP_CHN1_STATUS_ch1_bounce_status_1(data)                    (0x00000002&((data)<<1))
#define VGIP_CHN1_STATUS_ch1_bounce_status_0(data)                    (0x00000001&(data))
#define VGIP_CHN1_STATUS_get_ch1_vs_end(data)                         ((0x08000000&(data))>>27)
#define VGIP_CHN1_STATUS_get_ch1_vs_start(data)                       ((0x04000000&(data))>>26)
#define VGIP_CHN1_STATUS_get_ch1_vact_end(data)                       ((0x02000000&(data))>>25)
#define VGIP_CHN1_STATUS_get_ch1_vact_start(data)                     ((0x01000000&(data))>>24)
#define VGIP_CHN1_STATUS_get_dummy18022214_23_18(data)                ((0x00FC0000&(data))>>18)
#define VGIP_CHN1_STATUS_get_ch1_vlc_status(data)                     ((0x00010000&(data))>>16)
#define VGIP_CHN1_STATUS_get_ch1_rl_err(data)                         ((0x00008000&(data))>>15)
#define VGIP_CHN1_STATUS_get_ch1_vs_err(data)                         ((0x00004000&(data))>>14)
#define VGIP_CHN1_STATUS_get_ch1_hs_err(data)                         ((0x00002000&(data))>>13)
#define VGIP_CHN1_STATUS_get_ch1_field_err(data)                      ((0x00001000&(data))>>12)
#define VGIP_CHN1_STATUS_get_ch1_rl_tog(data)                         ((0x00000800&(data))>>11)
#define VGIP_CHN1_STATUS_get_ch1_l_flag_pol(data)                     ((0x00000400&(data))>>10)
#define VGIP_CHN1_STATUS_get_ch1_vs_tog(data)                         ((0x00000200&(data))>>9)
#define VGIP_CHN1_STATUS_get_ch1_hs_tog(data)                         ((0x00000100&(data))>>8)
#define VGIP_CHN1_STATUS_get_ch1_field_pol(data)                      ((0x00000080&(data))>>7)
#define VGIP_CHN1_STATUS_get_ch1_field_tog(data)                      ((0x00000040&(data))>>6)
#define VGIP_CHN1_STATUS_get_ch1_field_vs_lsb(data)                   ((0x00000030&(data))>>4)
#define VGIP_CHN1_STATUS_get_ch1_more_1line_field(data)               ((0x00000008&(data))>>3)
#define VGIP_CHN1_STATUS_get_ch1_bounce_status_2(data)                ((0x00000004&(data))>>2)
#define VGIP_CHN1_STATUS_get_ch1_bounce_status_1(data)                ((0x00000002&(data))>>1)
#define VGIP_CHN1_STATUS_get_ch1_bounce_status_0(data)                (0x00000001&(data))

//   import use !!!!!!!!!!!!!!!!!!!!!!!!!!!
#define VGIP_CHN1_ACT_HSTA_WIDTH                                      0x18022218
#define VGIP_CHN1_ACT_HSTA_WIDTH_reg_addr                             "0xb8022218"
#define VGIP_CHN1_ACT_HSTA_WIDTH_reg                                  0xb8022218
#define VGIP_CHN1_ACT_HSTA_WIDTH_inst_addr                            "0x0086"
#define VGIP_CHN1_ACT_HSTA_WIDTH_inst                                 0x0086
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_rdy_shift                     (31)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_en_shift                      (30)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_sta_shift                 (16)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_read_sel_shift                (15)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_wid_shift                 (0)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_rdy_mask                      (0x80000000)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_en_mask                       (0x40000000)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_sta_mask                  (0x3FFF0000)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_read_sel_mask                 (0x00008000)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_wid_mask                  (0x00003FFF)
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_rdy(data)                     (0x80000000&((data)<<31))
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_en(data)                      (0x40000000&((data)<<30))
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_sta(data)                 (0x3FFF0000&((data)<<16))
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_db_read_sel(data)                (0x00008000&((data)<<15))
#define VGIP_CHN1_ACT_HSTA_WIDTH_ch1_ih_act_wid(data)                 (0x00003FFF&(data))
#define VGIP_CHN1_ACT_HSTA_WIDTH_get_ch1_db_rdy(data)                 ((0x80000000&(data))>>31)
#define VGIP_CHN1_ACT_HSTA_WIDTH_get_ch1_db_en(data)                  ((0x40000000&(data))>>30)
#define VGIP_CHN1_ACT_HSTA_WIDTH_get_ch1_ih_act_sta(data)             ((0x3FFF0000&(data))>>16)
#define VGIP_CHN1_ACT_HSTA_WIDTH_get_ch1_db_read_sel(data)            ((0x00008000&(data))>>15)
#define VGIP_CHN1_ACT_HSTA_WIDTH_get_ch1_ih_act_wid(data)             (0x00003FFF&(data))

//   import use !!!!!!!!!!!!!!!!!!!!!!!!!!!
#define VGIP_CHN1_ACT_VSTA_LENGTH                                     0x1802221c
#define VGIP_CHN1_ACT_VSTA_LENGTH_reg_addr                            "0xb802221c"
#define VGIP_CHN1_ACT_VSTA_LENGTH_reg                                 0xb802221c
#define VGIP_CHN1_ACT_VSTA_LENGTH_inst_addr                           "0x0087"
#define VGIP_CHN1_ACT_VSTA_LENGTH_inst                                0x0087
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_sta_shift                (16)
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_len_shift                (0)
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_sta_mask                 (0x1FFF0000)
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_len_mask                 (0x00001FFF)
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_sta(data)                (0x1FFF0000&((data)<<16))
#define VGIP_CHN1_ACT_VSTA_LENGTH_ch1_iv_act_len(data)                (0x00001FFF&(data))
#define VGIP_CHN1_ACT_VSTA_LENGTH_get_ch1_iv_act_sta(data)            ((0x1FFF0000&(data))>>16)
#define VGIP_CHN1_ACT_VSTA_LENGTH_get_ch1_iv_act_len(data)            (0x00001FFF&(data))

//   import use !!!!!!!!!!!!!!!!!!!!!!!!!!!
#define VGIP_CHN1_DELAY                                               0x18022220
#define VGIP_CHN1_DELAY_reg_addr                                      "0xb8022220"
#define VGIP_CHN1_DELAY_reg                                           0xb8022220
#define VGIP_CHN1_DELAY_inst_addr                                     "0x0088"
#define VGIP_CHN1_DELAY_inst                                          0x0088
#define VGIP_CHN1_DELAY_ch1_ihs_dly_shift                             (16)
#define VGIP_CHN1_DELAY_ch1_ivs_dly_shift                             (0)
#define VGIP_CHN1_DELAY_ch1_ihs_dly_mask                              (0x3FFF0000)
#define VGIP_CHN1_DELAY_ch1_ivs_dly_mask                              (0x00001FFF)
#define VGIP_CHN1_DELAY_ch1_ihs_dly(data)                             (0x3FFF0000&((data)<<16))
#define VGIP_CHN1_DELAY_ch1_ivs_dly(data)                             (0x00001FFF&(data))
#define VGIP_CHN1_DELAY_get_ch1_ihs_dly(data)                         ((0x3FFF0000&(data))>>16)
#define VGIP_CHN1_DELAY_get_ch1_ivs_dly(data)                         (0x00001FFF&(data))

// not use
#define VGIP_CHN1_MISC                                                0x18022224
#define VGIP_CHN1_MISC_reg_addr                                       "0xb8022224"
#define VGIP_CHN1_MISC_reg                                            0xb8022224
#define VGIP_CHN1_MISC_inst_addr                                      "0x0089"
#define VGIP_CHN1_MISC_inst                                           0x0089
#define VGIP_CHN1_MISC_ch1_de_mask_en_shift                           (31)
#define VGIP_CHN1_MISC_ch1_hporch_num_sel_shift                       (24)
#define VGIP_CHN1_MISC_l_flag_force_tog_shift                         (21)
#define VGIP_CHN1_MISC_ch1_hporch_num_shift                           (8)
#define VGIP_CHN1_MISC_ch1_auto_ihs_dly_shift                         (6)
#define VGIP_CHN1_MISC_ch1_auto_ivs_dly_shift                         (4)
#define VGIP_CHN1_MISC_ch1_hdly_one_shift                             (3)
#define VGIP_CHN1_MISC_ch1_v1_v2_swap_shift                           (2)
#define VGIP_CHN1_MISC_ch1_v2_v3_swap_shift                           (1)
#define VGIP_CHN1_MISC_ch1_v1_v3_swap_shift                           (0)
#define VGIP_CHN1_MISC_ch1_de_mask_en_mask                            (0x80000000)
#define VGIP_CHN1_MISC_ch1_hporch_num_sel_mask                        (0x01000000)
#define VGIP_CHN1_MISC_l_flag_force_tog_mask                          (0x00200000)
#define VGIP_CHN1_MISC_ch1_hporch_num_mask                            (0x001FFF00)
#define VGIP_CHN1_MISC_ch1_auto_ihs_dly_mask                          (0x000000C0)
#define VGIP_CHN1_MISC_ch1_auto_ivs_dly_mask                          (0x00000030)
#define VGIP_CHN1_MISC_ch1_hdly_one_mask                              (0x00000008)
#define VGIP_CHN1_MISC_ch1_v1_v2_swap_mask                            (0x00000004)
#define VGIP_CHN1_MISC_ch1_v2_v3_swap_mask                            (0x00000002)
#define VGIP_CHN1_MISC_ch1_v1_v3_swap_mask                            (0x00000001)
#define VGIP_CHN1_MISC_ch1_de_mask_en(data)                           (0x80000000&((data)<<31))
#define VGIP_CHN1_MISC_ch1_hporch_num_sel(data)                       (0x01000000&((data)<<24))
#define VGIP_CHN1_MISC_l_flag_force_tog(data)                         (0x00200000&((data)<<21))
#define VGIP_CHN1_MISC_ch1_hporch_num(data)                           (0x001FFF00&((data)<<8))
#define VGIP_CHN1_MISC_ch1_auto_ihs_dly(data)                         (0x000000C0&((data)<<6))
#define VGIP_CHN1_MISC_ch1_auto_ivs_dly(data)                         (0x00000030&((data)<<4))
#define VGIP_CHN1_MISC_ch1_hdly_one(data)                             (0x00000008&((data)<<3))
#define VGIP_CHN1_MISC_ch1_v1_v2_swap(data)                           (0x00000004&((data)<<2))
#define VGIP_CHN1_MISC_ch1_v2_v3_swap(data)                           (0x00000002&((data)<<1))
#define VGIP_CHN1_MISC_ch1_v1_v3_swap(data)                           (0x00000001&(data))
#define VGIP_CHN1_MISC_get_ch1_de_mask_en(data)                       ((0x80000000&(data))>>31)
#define VGIP_CHN1_MISC_get_ch1_hporch_num_sel(data)                   ((0x01000000&(data))>>24)
#define VGIP_CHN1_MISC_get_l_flag_force_tog(data)                     ((0x00200000&(data))>>21)
#define VGIP_CHN1_MISC_get_ch1_hporch_num(data)                       ((0x001FFF00&(data))>>8)
#define VGIP_CHN1_MISC_get_ch1_auto_ihs_dly(data)                     ((0x000000C0&(data))>>6)
#define VGIP_CHN1_MISC_get_ch1_auto_ivs_dly(data)                     ((0x00000030&(data))>>4)
#define VGIP_CHN1_MISC_get_ch1_hdly_one(data)                         ((0x00000008&(data))>>3)
#define VGIP_CHN1_MISC_get_ch1_v1_v2_swap(data)                       ((0x00000004&(data))>>2)
#define VGIP_CHN1_MISC_get_ch1_v2_v3_swap(data)                       ((0x00000002&(data))>>1)
#define VGIP_CHN1_MISC_get_ch1_v1_v3_swap(data)                       (0x00000001&(data))

// not use
#define VGIP_CHN1_PTN_H_VI                                            0x18022228
#define VGIP_CHN1_PTN_H_VI_reg_addr                                   "0xb8022228"
#define VGIP_CHN1_PTN_H_VI_reg                                        0xb8022228
#define VGIP_CHN1_PTN_H_VI_inst_addr                                  "0x008A"
#define VGIP_CHN1_PTN_H_VI_inst                                       0x008A
#define VGIP_CHN1_PTN_H_VI_ch1_captst_en_shift                        (31)
#define VGIP_CHN1_PTN_H_VI_ch1_captst_mode_shift                      (30)
#define VGIP_CHN1_PTN_H_VI_ch1_vcaptst_num_shift                      (16)
#define VGIP_CHN1_PTN_H_VI_ch1_hcaptst_num_shift                      (0)
#define VGIP_CHN1_PTN_H_VI_ch1_captst_en_mask                         (0x80000000)
#define VGIP_CHN1_PTN_H_VI_ch1_captst_mode_mask                       (0x40000000)
#define VGIP_CHN1_PTN_H_VI_ch1_vcaptst_num_mask                       (0x1FFF0000)
#define VGIP_CHN1_PTN_H_VI_ch1_hcaptst_num_mask                       (0x00003FFF)
#define VGIP_CHN1_PTN_H_VI_ch1_captst_en(data)                        (0x80000000&((data)<<31))
#define VGIP_CHN1_PTN_H_VI_ch1_captst_mode(data)                      (0x40000000&((data)<<30))
#define VGIP_CHN1_PTN_H_VI_ch1_vcaptst_num(data)                      (0x1FFF0000&((data)<<16))
#define VGIP_CHN1_PTN_H_VI_ch1_hcaptst_num(data)                      (0x00003FFF&(data))
#define VGIP_CHN1_PTN_H_VI_get_ch1_captst_en(data)                    ((0x80000000&(data))>>31)
#define VGIP_CHN1_PTN_H_VI_get_ch1_captst_mode(data)                  ((0x40000000&(data))>>30)
#define VGIP_CHN1_PTN_H_VI_get_ch1_vcaptst_num(data)                  ((0x1FFF0000&(data))>>16)
#define VGIP_CHN1_PTN_H_VI_get_ch1_hcaptst_num(data)                  (0x00003FFF&(data))

// not use
#define VGIP_CHN1_PTN0                                                0x1802222c
#define VGIP_CHN1_PTN0_reg_addr                                       "0xb802222c"
#define VGIP_CHN1_PTN0_reg                                            0xb802222c
#define VGIP_CHN1_PTN0_inst_addr                                      "0x008B"
#define VGIP_CHN1_PTN0_inst                                           0x008B
#define VGIP_CHN1_PTN0_ch1_captst_r_data_shift                        (16)
#define VGIP_CHN1_PTN0_ch1_captst_g_data_shift                        (0)
#define VGIP_CHN1_PTN0_ch1_captst_r_data_mask                         (0x0FFF0000)
#define VGIP_CHN1_PTN0_ch1_captst_g_data_mask                         (0x00000FFF)
#define VGIP_CHN1_PTN0_ch1_captst_r_data(data)                        (0x0FFF0000&((data)<<16))
#define VGIP_CHN1_PTN0_ch1_captst_g_data(data)                        (0x00000FFF&(data))
#define VGIP_CHN1_PTN0_get_ch1_captst_r_data(data)                    ((0x0FFF0000&(data))>>16)
#define VGIP_CHN1_PTN0_get_ch1_captst_g_data(data)                    (0x00000FFF&(data))

// not use
#define VGIP_CHN1_PTN1                                                0x18022230
#define VGIP_CHN1_PTN1_reg_addr                                       "0xb8022230"
#define VGIP_CHN1_PTN1_reg                                            0xb8022230
#define VGIP_CHN1_PTN1_inst_addr                                      "0x008C"
#define VGIP_CHN1_PTN1_inst                                           0x008C
#define VGIP_CHN1_PTN1_ch1_hporch_num_sel_shift                       (16)
#define VGIP_CHN1_PTN1_ch1_captst_b_data_shift                        (0)
#define VGIP_CHN1_PTN1_ch1_hporch_num_sel_mask                        (0x3FFF0000)
#define VGIP_CHN1_PTN1_ch1_captst_b_data_mask                         (0x00000FFF)
#define VGIP_CHN1_PTN1_ch1_hporch_num_sel(data)                       (0x3FFF0000&((data)<<16))
#define VGIP_CHN1_PTN1_ch1_captst_b_data(data)                        (0x00000FFF&(data))
#define VGIP_CHN1_PTN1_get_ch1_hporch_num_sel(data)                   ((0x3FFF0000&(data))>>16)
#define VGIP_CHN1_PTN1_get_ch1_captst_b_data(data)                    (0x00000FFF&(data))

// not use
#define VGIP_CHN1_LC                                                  0x18022234
#define VGIP_CHN1_LC_reg_addr                                         "0xb8022234"
#define VGIP_CHN1_LC_reg                                              0xb8022234
#define VGIP_CHN1_LC_inst_addr                                        "0x008D"
#define VGIP_CHN1_LC_inst                                             0x008D
#define VGIP_CHN1_LC_ch1_vlcen_shift                                  (31)
#define VGIP_CHN1_LC_ch1_vlc_mode_shift                               (30)
#define VGIP_CHN1_LC_ch1_vlc_ie_shift                                 (29)
#define VGIP_CHN1_LC_den_crc_sel_shift                                (28)
#define VGIP_CHN1_LC_ch1_line_cnt_shift                               (12)
#define VGIP_CHN1_LC_ch1_vln_shift                                    (0)
#define VGIP_CHN1_LC_ch1_vlcen_mask                                   (0x80000000)
#define VGIP_CHN1_LC_ch1_vlc_mode_mask                                (0x40000000)
#define VGIP_CHN1_LC_ch1_vlc_ie_mask                                  (0x20000000)
#define VGIP_CHN1_LC_den_crc_sel_mask                                 (0x10000000)
#define VGIP_CHN1_LC_ch1_line_cnt_mask                                (0x00FFF000)
#define VGIP_CHN1_LC_ch1_vln_mask                                     (0x00000FFF)
#define VGIP_CHN1_LC_ch1_vlcen(data)                                  (0x80000000&((data)<<31))
#define VGIP_CHN1_LC_ch1_vlc_mode(data)                               (0x40000000&((data)<<30))
#define VGIP_CHN1_LC_ch1_vlc_ie(data)                                 (0x20000000&((data)<<29))
#define VGIP_CHN1_LC_den_crc_sel(data)                                (0x10000000&((data)<<28))
#define VGIP_CHN1_LC_ch1_line_cnt(data)                               (0x00FFF000&((data)<<12))
#define VGIP_CHN1_LC_ch1_vln(data)                                    (0x00000FFF&(data))
#define VGIP_CHN1_LC_get_ch1_vlcen(data)                              ((0x80000000&(data))>>31)
#define VGIP_CHN1_LC_get_ch1_vlc_mode(data)                           ((0x40000000&(data))>>30)
#define VGIP_CHN1_LC_get_ch1_vlc_ie(data)                             ((0x20000000&(data))>>29)
#define VGIP_CHN1_LC_get_den_crc_sel(data)                            ((0x10000000&(data))>>28)
#define VGIP_CHN1_LC_get_ch1_line_cnt(data)                           ((0x00FFF000&(data))>>12)
#define VGIP_CHN1_LC_get_ch1_vln(data)                                (0x00000FFF&(data))

// not use
#define ICH1_VGIP_CRC_CTRL                                            0x18022238
#define ICH1_VGIP_CRC_CTRL_reg_addr                                   "0xb8022238"
#define ICH1_VGIP_CRC_CTRL_reg                                        0xb8022238
#define ICH1_VGIP_CRC_CTRL_inst_addr                                  "0x008E"
#define ICH1_VGIP_CRC_CTRL_inst                                       0x008E
#define ICH1_VGIP_CRC_CTRL_ch1_crc_region_shift                       (5)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_ctrl_in_shift                      (4)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field_edge_sel_shift               (3)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field_shift                        (2)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_conti_shift                        (1)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_start_shift                        (0)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_region_mask                        (0x00000020)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_ctrl_in_mask                       (0x00000010)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field_edge_sel_mask                (0x00000008)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field_mask                         (0x00000004)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_conti_mask                         (0x00000002)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_start_mask                         (0x00000001)
#define ICH1_VGIP_CRC_CTRL_ch1_crc_region(data)                       (0x00000020&((data)<<5))
#define ICH1_VGIP_CRC_CTRL_ch1_crc_ctrl_in(data)                      (0x00000010&((data)<<4))
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field_edge_sel(data)               (0x00000008&((data)<<3))
#define ICH1_VGIP_CRC_CTRL_ch1_crc_field(data)                        (0x00000004&((data)<<2))
#define ICH1_VGIP_CRC_CTRL_ch1_crc_conti(data)                        (0x00000002&((data)<<1))
#define ICH1_VGIP_CRC_CTRL_ch1_crc_start(data)                        (0x00000001&(data))
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_region(data)                   ((0x00000020&(data))>>5)
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_ctrl_in(data)                  ((0x00000010&(data))>>4)
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_field_edge_sel(data)           ((0x00000008&(data))>>3)
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_field(data)                    ((0x00000004&(data))>>2)
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_conti(data)                    ((0x00000002&(data))>>1)
#define ICH1_VGIP_CRC_CTRL_get_ch1_crc_start(data)                    (0x00000001&(data))

// not use
#define ICH1_VGIP_CRC_RESULT                                          0x1802223c
#define ICH1_VGIP_CRC_RESULT_reg_addr                                 "0xb802223c"
#define ICH1_VGIP_CRC_RESULT_reg                                      0xb802223c
#define ICH1_VGIP_CRC_RESULT_inst_addr                                "0x008F"
#define ICH1_VGIP_CRC_RESULT_inst                                     0x008F
#define ICH1_VGIP_CRC_RESULT_ch1_crc_result_shift                     (0)
#define ICH1_VGIP_CRC_RESULT_ch1_crc_result_mask                      (0xFFFFFFFF)
#define ICH1_VGIP_CRC_RESULT_ch1_crc_result(data)                     (0xFFFFFFFF&(data))
#define ICH1_VGIP_CRC_RESULT_get_ch1_crc_result(data)                 (0xFFFFFFFF&(data))

// use import !!!!!!!!!
#define VGIP_CHN1_WDE                                                 0x18022240
#define VGIP_CHN1_WDE_reg_addr                                        "0xb8022240"
#define VGIP_CHN1_WDE_reg                                             0xb8022240
#define VGIP_CHN1_WDE_inst_addr                                       "0x0090"
#define VGIP_CHN1_WDE_inst                                            0x0090
#define VGIP_CHN1_WDE_ch1_wd_to_main_shift                            (31)
#define VGIP_CHN1_WDE_ch1_wd_to_sub_shift                             (30)
#define VGIP_CHN1_WDE_dummy18022240_29_19_shift                       (19)
#define VGIP_CHN1_WDE_ch1_vs_err_wde_shift                            (18)
#define VGIP_CHN1_WDE_ch1_hs_err_wde_shift                            (17)
#define VGIP_CHN1_WDE_ch1_field_err_wde_shift                         (16)
#define VGIP_CHN1_WDE_ch1_rl_err_wde_shift                            (15)
#define VGIP_CHN1_WDE_dummy18022240_14_4_shift                        (4)
#define VGIP_CHN1_WDE_ch1_rl_err_ie_shift                             (3)
#define VGIP_CHN1_WDE_ch1_vs_err_ie_shift                             (2)
#define VGIP_CHN1_WDE_ch1_hs_err_ie_shift                             (1)
#define VGIP_CHN1_WDE_ch1_field_err_ie_shift                          (0)
#define VGIP_CHN1_WDE_ch1_wd_to_main_mask                             (0x80000000)
#define VGIP_CHN1_WDE_ch1_wd_to_sub_mask                              (0x40000000)
#define VGIP_CHN1_WDE_dummy18022240_29_19_mask                        (0x3FF80000)
#define VGIP_CHN1_WDE_ch1_vs_err_wde_mask                             (0x00040000)
#define VGIP_CHN1_WDE_ch1_hs_err_wde_mask                             (0x00020000)
#define VGIP_CHN1_WDE_ch1_field_err_wde_mask                          (0x00010000)
#define VGIP_CHN1_WDE_ch1_rl_err_wde_mask                             (0x00008000)
#define VGIP_CHN1_WDE_dummy18022240_14_4_mask                         (0x00007FF0)
#define VGIP_CHN1_WDE_ch1_rl_err_ie_mask                              (0x00000008)
#define VGIP_CHN1_WDE_ch1_vs_err_ie_mask                              (0x00000004)
#define VGIP_CHN1_WDE_ch1_hs_err_ie_mask                              (0x00000002)
#define VGIP_CHN1_WDE_ch1_field_err_ie_mask                           (0x00000001)
#define VGIP_CHN1_WDE_ch1_wd_to_main(data)                            (0x80000000&((data)<<31))
#define VGIP_CHN1_WDE_ch1_wd_to_sub(data)                             (0x40000000&((data)<<30))
#define VGIP_CHN1_WDE_dummy18022240_29_19(data)                       (0x3FF80000&((data)<<19))
#define VGIP_CHN1_WDE_ch1_vs_err_wde(data)                            (0x00040000&((data)<<18))
#define VGIP_CHN1_WDE_ch1_hs_err_wde(data)                            (0x00020000&((data)<<17))
#define VGIP_CHN1_WDE_ch1_field_err_wde(data)                         (0x00010000&((data)<<16))
#define VGIP_CHN1_WDE_ch1_rl_err_wde(data)                            (0x00008000&((data)<<15))
#define VGIP_CHN1_WDE_dummy18022240_14_4(data)                        (0x00007FF0&((data)<<4))
#define VGIP_CHN1_WDE_ch1_rl_err_ie(data)                             (0x00000008&((data)<<3))
#define VGIP_CHN1_WDE_ch1_vs_err_ie(data)                             (0x00000004&((data)<<2))
#define VGIP_CHN1_WDE_ch1_hs_err_ie(data)                             (0x00000002&((data)<<1))
#define VGIP_CHN1_WDE_ch1_field_err_ie(data)                          (0x00000001&(data))
#define VGIP_CHN1_WDE_get_ch1_wd_to_main(data)                        ((0x80000000&(data))>>31)
#define VGIP_CHN1_WDE_get_ch1_wd_to_sub(data)                         ((0x40000000&(data))>>30)
#define VGIP_CHN1_WDE_get_dummy18022240_29_19(data)                   ((0x3FF80000&(data))>>19)
#define VGIP_CHN1_WDE_get_ch1_vs_err_wde(data)                        ((0x00040000&(data))>>18)
#define VGIP_CHN1_WDE_get_ch1_hs_err_wde(data)                        ((0x00020000&(data))>>17)
#define VGIP_CHN1_WDE_get_ch1_field_err_wde(data)                     ((0x00010000&(data))>>16)
#define VGIP_CHN1_WDE_get_ch1_rl_err_wde(data)                        ((0x00008000&(data))>>15)
#define VGIP_CHN1_WDE_get_dummy18022240_14_4(data)                    ((0x00007FF0&(data))>>4)
#define VGIP_CHN1_WDE_get_ch1_rl_err_ie(data)                         ((0x00000008&(data))>>3)
#define VGIP_CHN1_WDE_get_ch1_vs_err_ie(data)                         ((0x00000004&(data))>>2)
#define VGIP_CHN1_WDE_get_ch1_hs_err_ie(data)                         ((0x00000002&(data))>>1)
#define VGIP_CHN1_WDE_get_ch1_field_err_ie(data)                      (0x00000001&(data))


#define PR_L_R_ONLY_CTRL                                              0x18022250
#define PR_L_R_ONLY_CTRL_reg_addr                                     "0xb8022250"
#define PR_L_R_ONLY_CTRL_reg                                          0xb8022250
#define PR_L_R_ONLY_CTRL_inst_addr                                    "0x0094"
#define PR_L_R_ONLY_CTRL_inst                                         0x0094
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_mask_hs_shift                (2)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_rm_den_shift                 (1)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_en_shift                     (0)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_mask_hs_mask                 (0x00000004)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_rm_den_mask                  (0x00000002)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_en_mask                      (0x00000001)
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_mask_hs(data)                (0x00000004&((data)<<2))
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_rm_den(data)                 (0x00000002&((data)<<1))
#define PR_L_R_ONLY_CTRL_ch1_pr_l_r_only_en(data)                     (0x00000001&(data))
#define PR_L_R_ONLY_CTRL_get_ch1_pr_l_r_only_mask_hs(data)            ((0x00000004&(data))>>2)
#define PR_L_R_ONLY_CTRL_get_ch1_pr_l_r_only_rm_den(data)             ((0x00000002&(data))>>1)
#define PR_L_R_ONLY_CTRL_get_ch1_pr_l_r_only_en(data)                 (0x00000001&(data))


#define ADC_RAW_DATA_DMA                                              0x18022278
#define ADC_RAW_DATA_DMA_reg_addr                                     "0xb8022278"
#define ADC_RAW_DATA_DMA_reg                                          0xb8022278
#define ADC_RAW_DATA_DMA_inst_addr                                    "0x009E"
#define ADC_RAW_DATA_DMA_inst                                         0x009E
#define ADC_RAW_DATA_DMA_adc_test_dma_count_shift                     (4)
#define ADC_RAW_DATA_DMA_force_den_shift                              (2)
#define ADC_RAW_DATA_DMA_force_vsync_shift                            (1)
#define ADC_RAW_DATA_DMA_adc_test_dma_mode_shift                      (0)
#define ADC_RAW_DATA_DMA_adc_test_dma_count_mask                      (0xFFFFFFF0)
#define ADC_RAW_DATA_DMA_force_den_mask                               (0x00000004)
#define ADC_RAW_DATA_DMA_force_vsync_mask                             (0x00000002)
#define ADC_RAW_DATA_DMA_adc_test_dma_mode_mask                       (0x00000001)
#define ADC_RAW_DATA_DMA_adc_test_dma_count(data)                     (0xFFFFFFF0&((data)<<4))
#define ADC_RAW_DATA_DMA_force_den(data)                              (0x00000004&((data)<<2))
#define ADC_RAW_DATA_DMA_force_vsync(data)                            (0x00000002&((data)<<1))
#define ADC_RAW_DATA_DMA_adc_test_dma_mode(data)                      (0x00000001&(data))
#define ADC_RAW_DATA_DMA_get_adc_test_dma_count(data)                 ((0xFFFFFFF0&(data))>>4)
#define ADC_RAW_DATA_DMA_get_force_den(data)                          ((0x00000004&(data))>>2)
#define ADC_RAW_DATA_DMA_get_force_vsync(data)                        ((0x00000002&(data))>>1)
#define ADC_RAW_DATA_DMA_get_adc_test_dma_mode(data)                  (0x00000001&(data))


#define FRAMEPACKING_CTRL1                                            0x1802227c
#define FRAMEPACKING_CTRL1_reg_addr                                   "0xb802227c"
#define FRAMEPACKING_CTRL1_reg                                        0xb802227c
#define FRAMEPACKING_CTRL1_inst_addr                                  "0x009F"
#define FRAMEPACKING_CTRL1_inst                                       0x009F
#define FRAMEPACKING_CTRL1_vs_width_shift                             (16)
#define FRAMEPACKING_CTRL1_frame_packing_en_shift                     (13)
#define FRAMEPACKING_CTRL1_vs_position_shift                          (0)
#define FRAMEPACKING_CTRL1_vs_width_mask                              (0x1FFF0000)
#define FRAMEPACKING_CTRL1_frame_packing_en_mask                      (0x00002000)
#define FRAMEPACKING_CTRL1_vs_position_mask                           (0x00001FFF)
#define FRAMEPACKING_CTRL1_vs_width(data)                             (0x1FFF0000&((data)<<16))
#define FRAMEPACKING_CTRL1_frame_packing_en(data)                     (0x00002000&((data)<<13))
#define FRAMEPACKING_CTRL1_vs_position(data)                          (0x00001FFF&(data))
#define FRAMEPACKING_CTRL1_get_vs_width(data)                         ((0x1FFF0000&(data))>>16)
#define FRAMEPACKING_CTRL1_get_frame_packing_en(data)                 ((0x00002000&(data))>>13)
#define FRAMEPACKING_CTRL1_get_vs_position(data)                      (0x00001FFF&(data))


#define FRAMEPACKING_CTRL2                                            0x18022280
#define FRAMEPACKING_CTRL2_reg_addr                                   "0xb8022280"
#define FRAMEPACKING_CTRL2_reg                                        0xb8022280
#define FRAMEPACKING_CTRL2_inst_addr                                  "0x00A0"
#define FRAMEPACKING_CTRL2_inst                                       0x00A0
#define FRAMEPACKING_CTRL2_den_mask_start_shift                       (16)
#define FRAMEPACKING_CTRL2_den_mask_end_shift                         (0)
#define FRAMEPACKING_CTRL2_den_mask_start_mask                        (0x1FFF0000)
#define FRAMEPACKING_CTRL2_den_mask_end_mask                          (0x00001FFF)
#define FRAMEPACKING_CTRL2_den_mask_start(data)                       (0x1FFF0000&((data)<<16))
#define FRAMEPACKING_CTRL2_den_mask_end(data)                         (0x00001FFF&(data))
#define FRAMEPACKING_CTRL2_get_den_mask_start(data)                   ((0x1FFF0000&(data))>>16)
#define FRAMEPACKING_CTRL2_get_den_mask_end(data)                     (0x00001FFF&(data))


#define DATA_PATH_SELECT                                              0x18022284
#define DATA_PATH_SELECT_reg_addr                                     "0xb8022284"
#define DATA_PATH_SELECT_reg                                          0xb8022284
#define DATA_PATH_SELECT_inst_addr                                    "0x00A1"
#define DATA_PATH_SELECT_inst                                         0x00A1
#define DATA_PATH_SELECT_uzd1_in_sel_shift                            (10)
#define DATA_PATH_SELECT_uzd2_in_sel_shift                            (8)
#define DATA_PATH_SELECT_dummy18022284_7_shift                        (7)
#define DATA_PATH_SELECT_fsync_ch_sel_shift                           (6)
#define DATA_PATH_SELECT_adc_ch_sel_shift                             (4)
#define DATA_PATH_SELECT_xcdi_clk_en_shift                            (3)
#define DATA_PATH_SELECT_dummy18022284_2_1_shift                      (1)
#define DATA_PATH_SELECT_xcdi_in_sel_shift                            (0)
#define DATA_PATH_SELECT_uzd1_in_sel_mask                             (0x00000C00)
#define DATA_PATH_SELECT_uzd2_in_sel_mask                             (0x00000300)
#define DATA_PATH_SELECT_dummy18022284_7_mask                         (0x00000080)
#define DATA_PATH_SELECT_fsync_ch_sel_mask                            (0x00000040)
#define DATA_PATH_SELECT_adc_ch_sel_mask                              (0x00000030)
#define DATA_PATH_SELECT_xcdi_clk_en_mask                             (0x00000008)
#define DATA_PATH_SELECT_dummy18022284_2_1_mask                       (0x00000006)
#define DATA_PATH_SELECT_xcdi_in_sel_mask                             (0x00000001)
#define DATA_PATH_SELECT_uzd1_in_sel(data)                            (0x00000C00&((data)<<10))
#define DATA_PATH_SELECT_uzd2_in_sel(data)                            (0x00000300&((data)<<8))
#define DATA_PATH_SELECT_dummy18022284_7(data)                        (0x00000080&((data)<<7))
#define DATA_PATH_SELECT_fsync_ch_sel(data)                           (0x00000040&((data)<<6))
#define DATA_PATH_SELECT_adc_ch_sel(data)                             (0x00000030&((data)<<4))
#define DATA_PATH_SELECT_xcdi_clk_en(data)                            (0x00000008&((data)<<3))
#define DATA_PATH_SELECT_dummy18022284_2_1(data)                      (0x00000006&((data)<<1))
#define DATA_PATH_SELECT_xcdi_in_sel(data)                            (0x00000001&(data))
#define DATA_PATH_SELECT_get_uzd1_in_sel(data)                        ((0x00000C00&(data))>>10)
#define DATA_PATH_SELECT_get_uzd2_in_sel(data)                        ((0x00000300&(data))>>8)
#define DATA_PATH_SELECT_get_dummy18022284_7(data)                    ((0x00000080&(data))>>7)
#define DATA_PATH_SELECT_get_fsync_ch_sel(data)                       ((0x00000040&(data))>>6)
#define DATA_PATH_SELECT_get_adc_ch_sel(data)                         ((0x00000030&(data))>>4)
#define DATA_PATH_SELECT_get_xcdi_clk_en(data)                        ((0x00000008&(data))>>3)
#define DATA_PATH_SELECT_get_dummy18022284_2_1(data)                  ((0x00000006&(data))>>1)
#define DATA_PATH_SELECT_get_xcdi_in_sel(data)                        (0x00000001&(data))

// not use
#define VGIP_VBISLI                                                   0x18022288
#define VGIP_VBISLI_reg_addr                                          "0xb8022288"
#define VGIP_VBISLI_reg                                               0xb8022288
#define VGIP_VBISLI_inst_addr                                         "0x00A2"
#define VGIP_VBISLI_inst                                              0x00A2
#define VGIP_VBISLI_vbisli_in_sel_shift                               (29)
#define VGIP_VBISLI_vbisli_ivs_dly_shift                              (16)
#define VGIP_VBISLI_vbisli_ihs_dly_shift                              (0)
#define VGIP_VBISLI_vbisli_in_sel_mask                                (0x60000000)
#define VGIP_VBISLI_vbisli_ivs_dly_mask                               (0x1FFF0000)
#define VGIP_VBISLI_vbisli_ihs_dly_mask                               (0x00003FFF)
#define VGIP_VBISLI_vbisli_in_sel(data)                               (0x60000000&((data)<<29))
#define VGIP_VBISLI_vbisli_ivs_dly(data)                              (0x1FFF0000&((data)<<16))
#define VGIP_VBISLI_vbisli_ihs_dly(data)                              (0x00003FFF&(data))
#define VGIP_VBISLI_get_vbisli_in_sel(data)                           ((0x60000000&(data))>>29)
#define VGIP_VBISLI_get_vbisli_ivs_dly(data)                          ((0x1FFF0000&(data))>>16)
#define VGIP_VBISLI_get_vbisli_ihs_dly(data)                          (0x00003FFF&(data))

// not use
#define INT_CTL                                                       0x1802228c
#define INT_CTL_reg_addr                                              "0xb802228c"
#define INT_CTL_reg                                                   0xb802228c
#define INT_CTL_inst_addr                                             "0x00A3"
#define INT_CTL_inst                                                  0x00A3
#define INT_CTL_onms3_int_ie_shift                                    (9)
#define INT_CTL_offms_int_ie_shift                                    (8)
#define INT_CTL_onms2_int_ie_shift                                    (7)
#define INT_CTL_onms1_int_ie_shift                                    (6)
#define INT_CTL_hist_ch1_int_ie_shift                                 (5)
#define INT_CTL_hist_ch2_int_ie_shift                                 (4)
#define INT_CTL_vgip_int_ie_shift                                     (3)
#define INT_CTL_dispi_int_ie_shift                                    (0)
#define INT_CTL_onms3_int_ie_mask                                     (0x00000200)
#define INT_CTL_offms_int_ie_mask                                     (0x00000100)
#define INT_CTL_onms2_int_ie_mask                                     (0x00000080)
#define INT_CTL_onms1_int_ie_mask                                     (0x00000040)
#define INT_CTL_hist_ch1_int_ie_mask                                  (0x00000020)
#define INT_CTL_hist_ch2_int_ie_mask                                  (0x00000010)
#define INT_CTL_vgip_int_ie_mask                                      (0x00000008)
#define INT_CTL_dispi_int_ie_mask                                     (0x00000001)
#define INT_CTL_onms3_int_ie(data)                                    (0x00000200&((data)<<9))
#define INT_CTL_offms_int_ie(data)                                    (0x00000100&((data)<<8))
#define INT_CTL_onms2_int_ie(data)                                    (0x00000080&((data)<<7))
#define INT_CTL_onms1_int_ie(data)                                    (0x00000040&((data)<<6))
#define INT_CTL_hist_ch1_int_ie(data)                                 (0x00000020&((data)<<5))
#define INT_CTL_hist_ch2_int_ie(data)                                 (0x00000010&((data)<<4))
#define INT_CTL_vgip_int_ie(data)                                     (0x00000008&((data)<<3))
#define INT_CTL_dispi_int_ie(data)                                    (0x00000001&(data))
#define INT_CTL_get_onms3_int_ie(data)                                ((0x00000200&(data))>>9)
#define INT_CTL_get_offms_int_ie(data)                                ((0x00000100&(data))>>8)
#define INT_CTL_get_onms2_int_ie(data)                                ((0x00000080&(data))>>7)
#define INT_CTL_get_onms1_int_ie(data)                                ((0x00000040&(data))>>6)
#define INT_CTL_get_hist_ch1_int_ie(data)                             ((0x00000020&(data))>>5)
#define INT_CTL_get_hist_ch2_int_ie(data)                             ((0x00000010&(data))>>4)
#define INT_CTL_get_vgip_int_ie(data)                                 ((0x00000008&(data))>>3)
#define INT_CTL_get_dispi_int_ie(data)                                (0x00000001&(data))

// it is not used but there will be wrong ,cause there is the same reg name with HDMI spec
/*
#define CTS_FIFO_CTL                                                  0x18022290
#define CTS_FIFO_CTL_reg_addr                                         "0xb8022290"
#define CTS_FIFO_CTL_reg                                              0xb8022290
#define CTS_FIFO_CTL_inst_addr                                        "0x00A4"
#define CTS_FIFO_CTL_inst                                             0x00A4
#define CTS_FIFO_CTL_dummy_ctsfifo_sdnr_shift                         (11)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_sdnr_shift                    (10)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_sdnr_shift                      (9)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_sdnr_shift                     (8)
#define CTS_FIFO_CTL_dummy_ctsfifo_vgip_shift                         (3)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_vgip_shift                    (2)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_vgip_shift                      (1)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_vgip_shift                     (0)
#define CTS_FIFO_CTL_dummy_ctsfifo_sdnr_mask                          (0x00000800)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_sdnr_mask                     (0x00000400)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_sdnr_mask                       (0x00000200)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_sdnr_mask                      (0x00000100)
#define CTS_FIFO_CTL_dummy_ctsfifo_vgip_mask                          (0x00000008)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_vgip_mask                     (0x00000004)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_vgip_mask                       (0x00000002)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_vgip_mask                      (0x00000001)
#define CTS_FIFO_CTL_dummy_ctsfifo_sdnr(data)                         (0x00000800&((data)<<11))
#define CTS_FIFO_CTL_force_ctsfifo_rstn_sdnr(data)                    (0x00000400&((data)<<10))
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_sdnr(data)                      (0x00000200&((data)<<9))
#define CTS_FIFO_CTL_en_ctsfifo_bypass_sdnr(data)                     (0x00000100&((data)<<8))
#define CTS_FIFO_CTL_dummy_ctsfifo_vgip(data)                         (0x00000008&((data)<<3))
#define CTS_FIFO_CTL_force_ctsfifo_rstn_vgip(data)                    (0x00000004&((data)<<2))
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_vgip(data)                      (0x00000002&((data)<<1))
#define CTS_FIFO_CTL_en_ctsfifo_bypass_vgip(data)                     (0x00000001&(data))
#define CTS_FIFO_CTL_get_dummy_ctsfifo_sdnr(data)                     ((0x00000800&(data))>>11)
#define CTS_FIFO_CTL_get_force_ctsfifo_rstn_sdnr(data)                ((0x00000400&(data))>>10)
#define CTS_FIFO_CTL_get_en_ctsfifo_vsrst_sdnr(data)                  ((0x00000200&(data))>>9)
#define CTS_FIFO_CTL_get_en_ctsfifo_bypass_sdnr(data)                 ((0x00000100&(data))>>8)
#define CTS_FIFO_CTL_get_dummy_ctsfifo_vgip(data)                     ((0x00000008&(data))>>3)
#define CTS_FIFO_CTL_get_force_ctsfifo_rstn_vgip(data)                ((0x00000004&(data))>>2)
#define CTS_FIFO_CTL_get_en_ctsfifo_vsrst_vgip(data)                  ((0x00000002&(data))>>1)
#define CTS_FIFO_CTL_get_en_ctsfifo_bypass_vgip(data)                 (0x00000001&(data))
*/


#define DISPI_TEST_SEL                                                0x18022294
#define DISPI_TEST_SEL_reg_addr                                       "0xb8022294"
#define DISPI_TEST_SEL_reg                                            0xb8022294
#define DISPI_TEST_SEL_inst_addr                                      "0x00A5"
#define DISPI_TEST_SEL_inst                                           0x00A5
#define DISPI_TEST_SEL_disp_testpinsel_shift                          (0)
#define DISPI_TEST_SEL_disp_testpinsel_mask                           (0x0000003F)
#define DISPI_TEST_SEL_disp_testpinsel(data)                          (0x0000003F&(data))
#define DISPI_TEST_SEL_get_disp_testpinsel(data)                      (0x0000003F&(data))


#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH                             0x18022298
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_reg_addr                    "0xb8022298"
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_reg                         0xb8022298
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_inst_addr                   "0x00A6"
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_inst                        0x00A6
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_sta_shift  (16)
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_wid_shift  (0)
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_sta_mask  (0x3FFF0000)
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_wid_mask  (0x00003FFF)
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_sta(data)  (0x3FFF0000&((data)<<16))
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_ch1_3d_right_ih_act_wid(data)  (0x00003FFF&(data))
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_get_ch1_3d_right_ih_act_sta(data)  ((0x3FFF0000&(data))>>16)
#define VGIP_CHN1_3D_RIGHT_ACT_HSTA_WIDTH_get_ch1_3d_right_ih_act_wid(data)  (0x00003FFF&(data))


#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH                            0x1802229c
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_reg_addr                   "0xb802229c"
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_reg                        0xb802229c
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_inst_addr                  "0x00A7"
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_inst                       0x00A7
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_sta_shift  (16)
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_len_shift  (0)
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_sta_mask  (0x1FFF0000)
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_len_mask  (0x00001FFF)
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_sta(data)  (0x1FFF0000&((data)<<16))
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_ch1_3d_right_iv_act_len(data)  (0x00001FFF&(data))
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_get_ch1_3d_right_iv_act_sta(data)  ((0x1FFF0000&(data))>>16)
#define VGIP_CHN1_3D_RIGHT_ACT_VSTA_LENGTH_get_ch1_3d_right_iv_act_len(data)  (0x00001FFF&(data))

// not use
#define FRAMEPACKING_INTERLACE_CTRL1                                  0x180222a8
#define FRAMEPACKING_INTERLACE_CTRL1_reg_addr                         "0xb80222a8"
#define FRAMEPACKING_INTERLACE_CTRL1_reg                              0xb80222a8
#define FRAMEPACKING_INTERLACE_CTRL1_inst_addr                        "0x00AA"
#define FRAMEPACKING_INTERLACE_CTRL1_inst                             0x00AA
#define FRAMEPACKING_INTERLACE_CTRL1_vs_width_r_odd_shift             (16)
#define FRAMEPACKING_INTERLACE_CTRL1_frame_packing_field_en_shift     (13)
#define FRAMEPACKING_INTERLACE_CTRL1_vs_position_r_odd_shift          (0)
#define FRAMEPACKING_INTERLACE_CTRL1_vs_width_r_odd_mask              (0x1FFF0000)
#define FRAMEPACKING_INTERLACE_CTRL1_frame_packing_field_en_mask      (0x00002000)
#define FRAMEPACKING_INTERLACE_CTRL1_vs_position_r_odd_mask           (0x00001FFF)
#define FRAMEPACKING_INTERLACE_CTRL1_vs_width_r_odd(data)             (0x1FFF0000&((data)<<16))
#define FRAMEPACKING_INTERLACE_CTRL1_frame_packing_field_en(data)     (0x00002000&((data)<<13))
#define FRAMEPACKING_INTERLACE_CTRL1_vs_position_r_odd(data)          (0x00001FFF&(data))
#define FRAMEPACKING_INTERLACE_CTRL1_get_vs_width_r_odd(data)         ((0x1FFF0000&(data))>>16)
#define FRAMEPACKING_INTERLACE_CTRL1_get_frame_packing_field_en(data) ((0x00002000&(data))>>13)
#define FRAMEPACKING_INTERLACE_CTRL1_get_vs_position_r_odd(data)      (0x00001FFF&(data))

// not use
#define FRAMEPACKING_INTERLACE_CTRL2                                  0x180222ac
#define FRAMEPACKING_INTERLACE_CTRL2_reg_addr                         "0xb80222ac"
#define FRAMEPACKING_INTERLACE_CTRL2_reg                              0xb80222ac
#define FRAMEPACKING_INTERLACE_CTRL2_inst_addr                        "0x00AB"
#define FRAMEPACKING_INTERLACE_CTRL2_inst                             0x00AB
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_start_r_odd_shift       (16)
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_end_r_odd_shift         (0)
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_start_r_odd_mask        (0x1FFF0000)
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_end_r_odd_mask          (0x00001FFF)
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_start_r_odd(data)       (0x1FFF0000&((data)<<16))
#define FRAMEPACKING_INTERLACE_CTRL2_den_mask_end_r_odd(data)         (0x00001FFF&(data))
#define FRAMEPACKING_INTERLACE_CTRL2_get_den_mask_start_r_odd(data)   ((0x1FFF0000&(data))>>16)
#define FRAMEPACKING_INTERLACE_CTRL2_get_den_mask_end_r_odd(data)     (0x00001FFF&(data))


#define SUB_VGIP_CHN1_CTRL                                            0x18022410
#define SUB_VGIP_CHN1_CTRL_reg_addr                                   "0xb8022410"
#define SUB_VGIP_CHN1_CTRL_reg                                        0xb8022410
#define SUB_VGIP_CHN1_CTRL_inst_addr                                  "0x0104"
#define SUB_VGIP_CHN1_CTRL_inst                                       0x0104
#define SUB_VGIP_CHN1_CTRL_ch2_ivrun_shift                            (31)
#define SUB_VGIP_CHN1_CTRL_ch2_in_sel_shift                           (28)
#define SUB_VGIP_CHN1_CTRL_ch2_random_en_shift                        (27)
#define SUB_VGIP_CHN1_CTRL_ch2_fdrop_en_shift                         (26)
#define SUB_VGIP_CHN1_CTRL_ch2_vact_end_ie_shift                      (25)
#define SUB_VGIP_CHN1_CTRL_ch2_vact_start_ie_shift                    (24)
#define SUB_VGIP_CHN1_CTRL_ch2_field_hs_inv_shift                     (23)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_inv_shift                       (22)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_en_shift                        (21)
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_inv_shift                       (20)
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_sync_edge_shift                 (19)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_inv_shift                          (18)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_sync_edge_shift                    (17)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_det_en_shift                       (16)
#define SUB_VGIP_CHN1_CTRL_ch2_hpact_is_hact_shift                    (15)
#define SUB_VGIP_CHN1_CTRL_ch2_fcap_str_odd_shift                     (14)
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_inv_shift                     (13)
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_1l_shift                      (12)
#define SUB_VGIP_CHN1_CTRL_ch2_3d_mode_en_shift                       (11)
#define SUB_VGIP_CHN1_CTRL_ch2_safe_odd_inv_shift                     (10)
#define SUB_VGIP_CHN1_CTRL_ch2_force_tog_shift                        (9)
#define SUB_VGIP_CHN1_CTRL_ch2_safe_mode_shift                        (8)
#define SUB_VGIP_CHN1_CTRL_ch2_3d_right_act_en_shift                  (7)
#define SUB_VGIP_CHN1_CTRL_ch2_hs_syncedge_shift                      (6)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_syncedge_shift                      (5)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_by_hs_en_n_shift                    (4)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_inv_shift                           (3)
#define SUB_VGIP_CHN1_CTRL_ch2_hs_inv_shift                           (2)
#define SUB_VGIP_CHN1_CTRL_ch2_digital_mode_shift                     (1)
#define SUB_VGIP_CHN1_CTRL_ch2_in_clk_en_shift                        (0)
#define SUB_VGIP_CHN1_CTRL_ch2_ivrun_mask                             (0x80000000)
#define SUB_VGIP_CHN1_CTRL_ch2_in_sel_mask                            (0x70000000)
#define SUB_VGIP_CHN1_CTRL_ch2_random_en_mask                         (0x08000000)
#define SUB_VGIP_CHN1_CTRL_ch2_fdrop_en_mask                          (0x04000000)
#define SUB_VGIP_CHN1_CTRL_ch2_vact_end_ie_mask                       (0x02000000)
#define SUB_VGIP_CHN1_CTRL_ch2_vact_start_ie_mask                     (0x01000000)
#define SUB_VGIP_CHN1_CTRL_ch2_field_hs_inv_mask                      (0x00800000)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_inv_mask                        (0x00400000)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_en_mask                         (0x00200000)
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_inv_mask                        (0x00100000)
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_sync_edge_mask                  (0x00080000)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_inv_mask                           (0x00040000)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_sync_edge_mask                     (0x00020000)
#define SUB_VGIP_CHN1_CTRL_ch2_odd_det_en_mask                        (0x00010000)
#define SUB_VGIP_CHN1_CTRL_ch2_hpact_is_hact_mask                     (0x00008000)
#define SUB_VGIP_CHN1_CTRL_ch2_fcap_str_odd_mask                      (0x00004000)
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_inv_mask                      (0x00002000)
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_1l_mask                       (0x00001000)
#define SUB_VGIP_CHN1_CTRL_ch2_3d_mode_en_mask                        (0x00000800)
#define SUB_VGIP_CHN1_CTRL_ch2_safe_odd_inv_mask                      (0x00000400)
#define SUB_VGIP_CHN1_CTRL_ch2_force_tog_mask                         (0x00000200)
#define SUB_VGIP_CHN1_CTRL_ch2_safe_mode_mask                         (0x00000100)
#define SUB_VGIP_CHN1_CTRL_ch2_3d_right_act_en_mask                   (0x00000080)
#define SUB_VGIP_CHN1_CTRL_ch2_hs_syncedge_mask                       (0x00000040)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_syncedge_mask                       (0x00000020)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_by_hs_en_n_mask                     (0x00000010)
#define SUB_VGIP_CHN1_CTRL_ch2_vs_inv_mask                            (0x00000008)
#define SUB_VGIP_CHN1_CTRL_ch2_hs_inv_mask                            (0x00000004)
#define SUB_VGIP_CHN1_CTRL_ch2_digital_mode_mask                      (0x00000002)
#define SUB_VGIP_CHN1_CTRL_ch2_in_clk_en_mask                         (0x00000001)
#define SUB_VGIP_CHN1_CTRL_ch2_ivrun(data)                            (0x80000000&((data)<<31))
#define SUB_VGIP_CHN1_CTRL_ch2_in_sel(data)                           (0x70000000&((data)<<28))
#define SUB_VGIP_CHN1_CTRL_ch2_random_en(data)                        (0x08000000&((data)<<27))
#define SUB_VGIP_CHN1_CTRL_ch2_fdrop_en(data)                         (0x04000000&((data)<<26))
#define SUB_VGIP_CHN1_CTRL_ch2_vact_end_ie(data)                      (0x02000000&((data)<<25))
#define SUB_VGIP_CHN1_CTRL_ch2_vact_start_ie(data)                    (0x01000000&((data)<<24))
#define SUB_VGIP_CHN1_CTRL_ch2_field_hs_inv(data)                     (0x00800000&((data)<<23))
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_inv(data)                       (0x00400000&((data)<<22))
#define SUB_VGIP_CHN1_CTRL_ch2_odd_vd_en(data)                        (0x00200000&((data)<<21))
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_inv(data)                       (0x00100000&((data)<<20))
#define SUB_VGIP_CHN1_CTRL_ch2_3dleft_sync_edge(data)                 (0x00080000&((data)<<19))
#define SUB_VGIP_CHN1_CTRL_ch2_odd_inv(data)                          (0x00040000&((data)<<18))
#define SUB_VGIP_CHN1_CTRL_ch2_odd_sync_edge(data)                    (0x00020000&((data)<<17))
#define SUB_VGIP_CHN1_CTRL_ch2_odd_det_en(data)                       (0x00010000&((data)<<16))
#define SUB_VGIP_CHN1_CTRL_ch2_hpact_is_hact(data)                    (0x00008000&((data)<<15))
#define SUB_VGIP_CHN1_CTRL_ch2_fcap_str_odd(data)                     (0x00004000&((data)<<14))
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_inv(data)                     (0x00002000&((data)<<13))
#define SUB_VGIP_CHN1_CTRL_ch2_mask_den_1l(data)                      (0x00001000&((data)<<12))
#define SUB_VGIP_CHN1_CTRL_ch2_3d_mode_en(data)                       (0x00000800&((data)<<11))
#define SUB_VGIP_CHN1_CTRL_ch2_safe_odd_inv(data)                     (0x00000400&((data)<<10))
#define SUB_VGIP_CHN1_CTRL_ch2_force_tog(data)                        (0x00000200&((data)<<9))
#define SUB_VGIP_CHN1_CTRL_ch2_safe_mode(data)                        (0x00000100&((data)<<8))
#define SUB_VGIP_CHN1_CTRL_ch2_3d_right_act_en(data)                  (0x00000080&((data)<<7))
#define SUB_VGIP_CHN1_CTRL_ch2_hs_syncedge(data)                      (0x00000040&((data)<<6))
#define SUB_VGIP_CHN1_CTRL_ch2_vs_syncedge(data)                      (0x00000020&((data)<<5))
#define SUB_VGIP_CHN1_CTRL_ch2_vs_by_hs_en_n(data)                    (0x00000010&((data)<<4))
#define SUB_VGIP_CHN1_CTRL_ch2_vs_inv(data)                           (0x00000008&((data)<<3))
#define SUB_VGIP_CHN1_CTRL_ch2_hs_inv(data)                           (0x00000004&((data)<<2))
#define SUB_VGIP_CHN1_CTRL_ch2_digital_mode(data)                     (0x00000002&((data)<<1))
#define SUB_VGIP_CHN1_CTRL_ch2_in_clk_en(data)                        (0x00000001&(data))
#define SUB_VGIP_CHN1_CTRL_get_ch2_ivrun(data)                        ((0x80000000&(data))>>31)
#define SUB_VGIP_CHN1_CTRL_get_ch2_in_sel(data)                       ((0x70000000&(data))>>28)
#define SUB_VGIP_CHN1_CTRL_get_ch2_random_en(data)                    ((0x08000000&(data))>>27)
#define SUB_VGIP_CHN1_CTRL_get_ch2_fdrop_en(data)                     ((0x04000000&(data))>>26)
#define SUB_VGIP_CHN1_CTRL_get_ch2_vact_end_ie(data)                  ((0x02000000&(data))>>25)
#define SUB_VGIP_CHN1_CTRL_get_ch2_vact_start_ie(data)                ((0x01000000&(data))>>24)
#define SUB_VGIP_CHN1_CTRL_get_ch2_field_hs_inv(data)                 ((0x00800000&(data))>>23)
#define SUB_VGIP_CHN1_CTRL_get_ch2_odd_vd_inv(data)                   ((0x00400000&(data))>>22)
#define SUB_VGIP_CHN1_CTRL_get_ch2_odd_vd_en(data)                    ((0x00200000&(data))>>21)
#define SUB_VGIP_CHN1_CTRL_get_ch2_3dleft_inv(data)                   ((0x00100000&(data))>>20)
#define SUB_VGIP_CHN1_CTRL_get_ch2_3dleft_sync_edge(data)             ((0x00080000&(data))>>19)
#define SUB_VGIP_CHN1_CTRL_get_ch2_odd_inv(data)                      ((0x00040000&(data))>>18)
#define SUB_VGIP_CHN1_CTRL_get_ch2_odd_sync_edge(data)                ((0x00020000&(data))>>17)
#define SUB_VGIP_CHN1_CTRL_get_ch2_odd_det_en(data)                   ((0x00010000&(data))>>16)
#define SUB_VGIP_CHN1_CTRL_get_ch2_hpact_is_hact(data)                ((0x00008000&(data))>>15)
#define SUB_VGIP_CHN1_CTRL_get_ch2_fcap_str_odd(data)                 ((0x00004000&(data))>>14)
#define SUB_VGIP_CHN1_CTRL_get_ch2_mask_den_inv(data)                 ((0x00002000&(data))>>13)
#define SUB_VGIP_CHN1_CTRL_get_ch2_mask_den_1l(data)                  ((0x00001000&(data))>>12)
#define SUB_VGIP_CHN1_CTRL_get_ch2_3d_mode_en(data)                   ((0x00000800&(data))>>11)
#define SUB_VGIP_CHN1_CTRL_get_ch2_safe_odd_inv(data)                 ((0x00000400&(data))>>10)
#define SUB_VGIP_CHN1_CTRL_get_ch2_force_tog(data)                    ((0x00000200&(data))>>9)
#define SUB_VGIP_CHN1_CTRL_get_ch2_safe_mode(data)                    ((0x00000100&(data))>>8)
#define SUB_VGIP_CHN1_CTRL_get_ch2_3d_right_act_en(data)              ((0x00000080&(data))>>7)
#define SUB_VGIP_CHN1_CTRL_get_ch2_hs_syncedge(data)                  ((0x00000040&(data))>>6)
#define SUB_VGIP_CHN1_CTRL_get_ch2_vs_syncedge(data)                  ((0x00000020&(data))>>5)
#define SUB_VGIP_CHN1_CTRL_get_ch2_vs_by_hs_en_n(data)                ((0x00000010&(data))>>4)
#define SUB_VGIP_CHN1_CTRL_get_ch2_vs_inv(data)                       ((0x00000008&(data))>>3)
#define SUB_VGIP_CHN1_CTRL_get_ch2_hs_inv(data)                       ((0x00000004&(data))>>2)
#define SUB_VGIP_CHN1_CTRL_get_ch2_digital_mode(data)                 ((0x00000002&(data))>>1)
#define SUB_VGIP_CHN1_CTRL_get_ch2_in_clk_en(data)                    (0x00000001&(data))
/*

	Sync Processor Measurement

*/

#define SP_MS0CTRL                                                    0x18021100
#define SP_MS0CTRL_reg_addr                                           "0xb8021100"
#define SP_MS0CTRL_reg                                                0xb8021100
#define SP_MS0CTRL_inst_addr                                          "0x0040"
#define SP_MS0CTRL_inst                                               0x0040
#define SP_MS0CTRL_dummy18021100_31_29_shift                          (29)
#define SP_MS0CTRL_off_meas_source_shift                              (24)
#define SP_MS0CTRL_dummy18021100_23_shift                             (23)
#define SP_MS0CTRL_off_meas_to_sel_shift                              (22)
#define SP_MS0CTRL_off_ms_now_shift                                   (21)
#define SP_MS0CTRL_off_timeclk_test_mode_shift                        (20)
#define SP_MS0CTRL_off_meas_source_vgip_sel_shift                     (18)
#define SP_MS0CTRL_off_meas_source_hdmi_sel_shift                     (16)
#define SP_MS0CTRL_off_vs_meas_inv_shift                              (15)
#define SP_MS0CTRL_off_vsms_inv_shift                                 (14)
#define SP_MS0CTRL_off_sycms_mode_shift                               (13)
#define SP_MS0CTRL_off_popup_meas_shift                               (12)
#define SP_MS0CTRL_off_hsms_inv_shift                                 (11)
#define SP_MS0CTRL_off_online_en_shift                                (10)
#define SP_MS0CTRL_off_start_ms_shift                                 (9)
#define SP_MS0CTRL_off_hs_max_delta_shift                             (4)
#define SP_MS0CTRL_off_vs_max_delta_shift                             (0)
#define SP_MS0CTRL_dummy18021100_31_29_mask                           (0xE0000000)
#define SP_MS0CTRL_off_meas_source_mask                               (0x1F000000)
#define SP_MS0CTRL_dummy18021100_23_mask                              (0x00800000)
#define SP_MS0CTRL_off_meas_to_sel_mask                               (0x00400000)
#define SP_MS0CTRL_off_ms_now_mask                                    (0x00200000)
#define SP_MS0CTRL_off_timeclk_test_mode_mask                         (0x00100000)
#define SP_MS0CTRL_off_meas_source_vgip_sel_mask                      (0x000C0000)
#define SP_MS0CTRL_off_meas_source_hdmi_sel_mask                      (0x00030000)
#define SP_MS0CTRL_off_vs_meas_inv_mask                               (0x00008000)
#define SP_MS0CTRL_off_vsms_inv_mask                                  (0x00004000)
#define SP_MS0CTRL_off_sycms_mode_mask                                (0x00002000)
#define SP_MS0CTRL_off_popup_meas_mask                                (0x00001000)
#define SP_MS0CTRL_off_hsms_inv_mask                                  (0x00000800)
#define SP_MS0CTRL_off_online_en_mask                                 (0x00000400)
#define SP_MS0CTRL_off_start_ms_mask                                  (0x00000200)
#define SP_MS0CTRL_off_hs_max_delta_mask                              (0x000001F0)
#define SP_MS0CTRL_off_vs_max_delta_mask                              (0x0000000F)
#define SP_MS0CTRL_dummy18021100_31_29(data)                          (0xE0000000&((data)<<29))
#define SP_MS0CTRL_off_meas_source(data)                              (0x1F000000&((data)<<24))
#define SP_MS0CTRL_dummy18021100_23(data)                             (0x00800000&((data)<<23))
#define SP_MS0CTRL_off_meas_to_sel(data)                              (0x00400000&((data)<<22))
#define SP_MS0CTRL_off_ms_now(data)                                   (0x00200000&((data)<<21))
#define SP_MS0CTRL_off_timeclk_test_mode(data)                        (0x00100000&((data)<<20))
#define SP_MS0CTRL_off_meas_source_vgip_sel(data)                     (0x000C0000&((data)<<18))
#define SP_MS0CTRL_off_meas_source_hdmi_sel(data)                     (0x00030000&((data)<<16))
#define SP_MS0CTRL_off_vs_meas_inv(data)                              (0x00008000&((data)<<15))
#define SP_MS0CTRL_off_vsms_inv(data)                                 (0x00004000&((data)<<14))
#define SP_MS0CTRL_off_sycms_mode(data)                               (0x00002000&((data)<<13))
#define SP_MS0CTRL_off_popup_meas(data)                               (0x00001000&((data)<<12))
#define SP_MS0CTRL_off_hsms_inv(data)                                 (0x00000800&((data)<<11))
#define SP_MS0CTRL_off_online_en(data)                                (0x00000400&((data)<<10))
#define SP_MS0CTRL_off_start_ms(data)                                 (0x00000200&((data)<<9))
#define SP_MS0CTRL_off_hs_max_delta(data)                             (0x000001F0&((data)<<4))
#define SP_MS0CTRL_off_vs_max_delta(data)                             (0x0000000F&(data))
#define SP_MS0CTRL_get_dummy18021100_31_29(data)                      ((0xE0000000&(data))>>29)
#define SP_MS0CTRL_get_off_meas_source(data)                          ((0x1F000000&(data))>>24)
#define SP_MS0CTRL_get_dummy18021100_23(data)                         ((0x00800000&(data))>>23)
#define SP_MS0CTRL_get_off_meas_to_sel(data)                          ((0x00400000&(data))>>22)
#define SP_MS0CTRL_get_off_ms_now(data)                               ((0x00200000&(data))>>21)
#define SP_MS0CTRL_get_off_timeclk_test_mode(data)                    ((0x00100000&(data))>>20)
#define SP_MS0CTRL_get_off_meas_source_vgip_sel(data)                 ((0x000C0000&(data))>>18)
#define SP_MS0CTRL_get_off_meas_source_hdmi_sel(data)                 ((0x00030000&(data))>>16)
#define SP_MS0CTRL_get_off_vs_meas_inv(data)                          ((0x00008000&(data))>>15)
#define SP_MS0CTRL_get_off_vsms_inv(data)                             ((0x00004000&(data))>>14)
#define SP_MS0CTRL_get_off_sycms_mode(data)                           ((0x00002000&(data))>>13)
#define SP_MS0CTRL_get_off_popup_meas(data)                           ((0x00001000&(data))>>12)
#define SP_MS0CTRL_get_off_hsms_inv(data)                             ((0x00000800&(data))>>11)
#define SP_MS0CTRL_get_off_online_en(data)                            ((0x00000400&(data))>>10)
#define SP_MS0CTRL_get_off_start_ms(data)                             ((0x00000200&(data))>>9)
#define SP_MS0CTRL_get_off_hs_max_delta(data)                         ((0x000001F0&(data))>>4)
#define SP_MS0CTRL_get_off_vs_max_delta(data)                         (0x0000000F&(data))


#define SP_MS0RST0                                                    0x18021104
#define SP_MS0RST0_reg_addr                                           "0xb8021104"
#define SP_MS0RST0_reg                                                0xb8021104
#define SP_MS0RST0_inst_addr                                          "0x0041"
#define SP_MS0RST0_inst                                               0x0041
#define SP_MS0RST0_off_vs_period_out_shift                            (18)
#define SP_MS0RST0_off_hs_period_out_h12b_shift                       (4)
#define SP_MS0RST0_off_hs_period_out_f4b_shift                        (0)
#define SP_MS0RST0_off_vs_period_out_mask                             (0x7FFC0000)
#define SP_MS0RST0_off_hs_period_out_h12b_mask                        (0x0003FFF0)
#define SP_MS0RST0_off_hs_period_out_f4b_mask                         (0x0000000F)
#define SP_MS0RST0_off_vs_period_out(data)                            (0x7FFC0000&((data)<<18))
#define SP_MS0RST0_off_hs_period_out_h12b(data)                       (0x0003FFF0&((data)<<4))
#define SP_MS0RST0_off_hs_period_out_f4b(data)                        (0x0000000F&(data))
#define SP_MS0RST0_get_off_vs_period_out(data)                        ((0x7FFC0000&(data))>>18)
#define SP_MS0RST0_get_off_hs_period_out_h12b(data)                   ((0x0003FFF0&(data))>>4)
#define SP_MS0RST0_get_off_hs_period_out_f4b(data)                    (0x0000000F&(data))


#define SP_MS0RST1                                                    0x18021108
#define SP_MS0RST1_reg_addr                                           "0xb8021108"
#define SP_MS0RST1_reg                                                0xb8021108
#define SP_MS0RST1_inst_addr                                          "0x0042"
#define SP_MS0RST1_inst                                               0x0042
#define SP_MS0RST1_dummy18021108_31_29_shift                          (29)
#define SP_MS0RST1_off_vs_high_out_shift                              (16)
#define SP_MS0RST1_dummy18021108_15_14_shift                          (14)
#define SP_MS0RST1_off_hs_high_out_shift                              (0)
#define SP_MS0RST1_dummy18021108_31_29_mask                           (0xE0000000)
#define SP_MS0RST1_off_vs_high_out_mask                               (0x1FFF0000)
#define SP_MS0RST1_dummy18021108_15_14_mask                           (0x0000C000)
#define SP_MS0RST1_off_hs_high_out_mask                               (0x00003FFF)
#define SP_MS0RST1_dummy18021108_31_29(data)                          (0xE0000000&((data)<<29))
#define SP_MS0RST1_off_vs_high_out(data)                              (0x1FFF0000&((data)<<16))
#define SP_MS0RST1_dummy18021108_15_14(data)                          (0x0000C000&((data)<<14))
#define SP_MS0RST1_off_hs_high_out(data)                              (0x00003FFF&(data))
#define SP_MS0RST1_get_dummy18021108_31_29(data)                      ((0xE0000000&(data))>>29)
#define SP_MS0RST1_get_off_vs_high_out(data)                          ((0x1FFF0000&(data))>>16)
#define SP_MS0RST1_get_dummy18021108_15_14(data)                      ((0x0000C000&(data))>>14)
#define SP_MS0RST1_get_off_hs_high_out(data)                          (0x00003FFF&(data))


#define SP_MS0STUS                                                    0x1802110c
#define SP_MS0STUS_reg_addr                                           "0xb802110c"
#define SP_MS0STUS_reg                                                0xb802110c
#define SP_MS0STUS_inst_addr                                          "0x0043"
#define SP_MS0STUS_inst                                               0x0043
#define SP_MS0STUS_off_blk_2frame_en_shift                            (11)
#define SP_MS0STUS_off_vs_per_to_long_shift                           (10)
#define SP_MS0STUS_off_vs_pol_out_shift                               (9)
#define SP_MS0STUS_off_hs_pol_out_shift                               (8)
#define SP_MS0STUS_off_vs_per_to_shift                                (7)
#define SP_MS0STUS_off_vs_high_to_shift                               (6)
#define SP_MS0STUS_off_vs_per_of_shift                                (5)
#define SP_MS0STUS_off_vs_over_range_shift                            (4)
#define SP_MS0STUS_off_vs_pol_chg_shift                               (3)
#define SP_MS0STUS_off_hs_per_of_shift                                (2)
#define SP_MS0STUS_off_hs_over_range_shift                            (1)
#define SP_MS0STUS_off_hs_pol_chg_shift                               (0)
#define SP_MS0STUS_off_blk_2frame_en_mask                             (0x00000800)
#define SP_MS0STUS_off_vs_per_to_long_mask                            (0x00000400)
#define SP_MS0STUS_off_vs_pol_out_mask                                (0x00000200)
#define SP_MS0STUS_off_hs_pol_out_mask                                (0x00000100)
#define SP_MS0STUS_off_vs_per_to_mask                                 (0x00000080)
#define SP_MS0STUS_off_vs_high_to_mask                                (0x00000040)
#define SP_MS0STUS_off_vs_per_of_mask                                 (0x00000020)
#define SP_MS0STUS_off_vs_over_range_mask                             (0x00000010)
#define SP_MS0STUS_off_vs_pol_chg_mask                                (0x00000008)
#define SP_MS0STUS_off_hs_per_of_mask                                 (0x00000004)
#define SP_MS0STUS_off_hs_over_range_mask                             (0x00000002)
#define SP_MS0STUS_off_hs_pol_chg_mask                                (0x00000001)
#define SP_MS0STUS_off_blk_2frame_en(data)                            (0x00000800&((data)<<11))
#define SP_MS0STUS_off_vs_per_to_long(data)                           (0x00000400&((data)<<10))
#define SP_MS0STUS_off_vs_pol_out(data)                               (0x00000200&((data)<<9))
#define SP_MS0STUS_off_hs_pol_out(data)                               (0x00000100&((data)<<8))
#define SP_MS0STUS_off_vs_per_to(data)                                (0x00000080&((data)<<7))
#define SP_MS0STUS_off_vs_high_to(data)                               (0x00000040&((data)<<6))
#define SP_MS0STUS_off_vs_per_of(data)                                (0x00000020&((data)<<5))
#define SP_MS0STUS_off_vs_over_range(data)                            (0x00000010&((data)<<4))
#define SP_MS0STUS_off_vs_pol_chg(data)                               (0x00000008&((data)<<3))
#define SP_MS0STUS_off_hs_per_of(data)                                (0x00000004&((data)<<2))
#define SP_MS0STUS_off_hs_over_range(data)                            (0x00000002&((data)<<1))
#define SP_MS0STUS_off_hs_pol_chg(data)                               (0x00000001&(data))
#define SP_MS0STUS_get_off_blk_2frame_en(data)                        ((0x00000800&(data))>>11)
#define SP_MS0STUS_get_off_vs_per_to_long(data)                       ((0x00000400&(data))>>10)
#define SP_MS0STUS_get_off_vs_pol_out(data)                           ((0x00000200&(data))>>9)
#define SP_MS0STUS_get_off_hs_pol_out(data)                           ((0x00000100&(data))>>8)
#define SP_MS0STUS_get_off_vs_per_to(data)                            ((0x00000080&(data))>>7)
#define SP_MS0STUS_get_off_vs_high_to(data)                           ((0x00000040&(data))>>6)
#define SP_MS0STUS_get_off_vs_per_of(data)                            ((0x00000020&(data))>>5)
#define SP_MS0STUS_get_off_vs_over_range(data)                        ((0x00000010&(data))>>4)
#define SP_MS0STUS_get_off_vs_pol_chg(data)                           ((0x00000008&(data))>>3)
#define SP_MS0STUS_get_off_hs_per_of(data)                            ((0x00000004&(data))>>2)
#define SP_MS0STUS_get_off_hs_over_range(data)                        ((0x00000002&(data))>>1)
#define SP_MS0STUS_get_off_hs_pol_chg(data)                           (0x00000001&(data))


#define SP_MS0IE                                                      0x18021110
#define SP_MS0IE_reg_addr                                             "0xb8021110"
#define SP_MS0IE_reg                                                  0xb8021110
#define SP_MS0IE_inst_addr                                            "0x0044"
#define SP_MS0IE_inst                                                 0x0044
#define SP_MS0IE_ie_off_msdone_shift                                  (31)
#define SP_MS0IE_dummy18021110_11_8_shift                             (8)
#define SP_MS0IE_ie_off_vs_per_to_shift                               (7)
#define SP_MS0IE_ie_off_vs_high_to_shift                              (6)
#define SP_MS0IE_ie_off_vs_per_of_shift                               (5)
#define SP_MS0IE_ie_off_vs_over_range_shift                           (4)
#define SP_MS0IE_ie_off_vs_pol_chg_shift                              (3)
#define SP_MS0IE_ie_off_hs_per_of_shift                               (2)
#define SP_MS0IE_ie_off_hs_over_range_shift                           (1)
#define SP_MS0IE_ie_off_hs_pol_chg_shift                              (0)
#define SP_MS0IE_ie_off_msdone_mask                                   (0x80000000)
#define SP_MS0IE_dummy18021110_11_8_mask                              (0x00000F00)
#define SP_MS0IE_ie_off_vs_per_to_mask                                (0x00000080)
#define SP_MS0IE_ie_off_vs_high_to_mask                               (0x00000040)
#define SP_MS0IE_ie_off_vs_per_of_mask                                (0x00000020)
#define SP_MS0IE_ie_off_vs_over_range_mask                            (0x00000010)
#define SP_MS0IE_ie_off_vs_pol_chg_mask                               (0x00000008)
#define SP_MS0IE_ie_off_hs_per_of_mask                                (0x00000004)
#define SP_MS0IE_ie_off_hs_over_range_mask                            (0x00000002)
#define SP_MS0IE_ie_off_hs_pol_chg_mask                               (0x00000001)
#define SP_MS0IE_ie_off_msdone(data)                                  (0x80000000&((data)<<31))
#define SP_MS0IE_dummy18021110_11_8(data)                             (0x00000F00&((data)<<8))
#define SP_MS0IE_ie_off_vs_per_to(data)                               (0x00000080&((data)<<7))
#define SP_MS0IE_ie_off_vs_high_to(data)                              (0x00000040&((data)<<6))
#define SP_MS0IE_ie_off_vs_per_of(data)                               (0x00000020&((data)<<5))
#define SP_MS0IE_ie_off_vs_over_range(data)                           (0x00000010&((data)<<4))
#define SP_MS0IE_ie_off_vs_pol_chg(data)                              (0x00000008&((data)<<3))
#define SP_MS0IE_ie_off_hs_per_of(data)                               (0x00000004&((data)<<2))
#define SP_MS0IE_ie_off_hs_over_range(data)                           (0x00000002&((data)<<1))
#define SP_MS0IE_ie_off_hs_pol_chg(data)                              (0x00000001&(data))
#define SP_MS0IE_get_ie_off_msdone(data)                              ((0x80000000&(data))>>31)
#define SP_MS0IE_get_dummy18021110_11_8(data)                         ((0x00000F00&(data))>>8)
#define SP_MS0IE_get_ie_off_vs_per_to(data)                           ((0x00000080&(data))>>7)
#define SP_MS0IE_get_ie_off_vs_high_to(data)                          ((0x00000040&(data))>>6)
#define SP_MS0IE_get_ie_off_vs_per_of(data)                           ((0x00000020&(data))>>5)
#define SP_MS0IE_get_ie_off_vs_over_range(data)                       ((0x00000010&(data))>>4)
#define SP_MS0IE_get_ie_off_vs_pol_chg(data)                          ((0x00000008&(data))>>3)
#define SP_MS0IE_get_ie_off_hs_per_of(data)                           ((0x00000004&(data))>>2)
#define SP_MS0IE_get_ie_off_hs_over_range(data)                       ((0x00000002&(data))>>1)
#define SP_MS0IE_get_ie_off_hs_pol_chg(data)                          (0x00000001&(data))


#define RESERVED                                                      0x18021114
#define RESERVED_reg_addr                                             "0xb8021114"
#define RESERVED_reg                                                  0xb8021114
#define RESERVED_inst_addr                                            "0x0045"
#define RESERVED_inst                                                 0x0045


#define SP_MS0ENATVCTRL                                               0x18021118
#define SP_MS0ENATVCTRL_reg_addr                                      "0xb8021118"
#define SP_MS0ENATVCTRL_reg                                           0xb8021118
#define SP_MS0ENATVCTRL_inst_addr                                     "0x0046"
#define SP_MS0ENATVCTRL_inst                                          0x0046
#define SP_MS0ENATVCTRL_off_ena_source_shift                          (7)
#define SP_MS0ENATVCTRL_off_ms_act_en_shift                           (6)
#define SP_MS0ENATVCTRL_dummy18021118_5_0_shift                       (0)
#define SP_MS0ENATVCTRL_off_ena_source_mask                           (0x00000080)
#define SP_MS0ENATVCTRL_off_ms_act_en_mask                            (0x00000040)
#define SP_MS0ENATVCTRL_dummy18021118_5_0_mask                        (0x0000003F)
#define SP_MS0ENATVCTRL_off_ena_source(data)                          (0x00000080&((data)<<7))
#define SP_MS0ENATVCTRL_off_ms_act_en(data)                           (0x00000040&((data)<<6))
#define SP_MS0ENATVCTRL_dummy18021118_5_0(data)                       (0x0000003F&(data))
#define SP_MS0ENATVCTRL_get_off_ena_source(data)                      ((0x00000080&(data))>>7)
#define SP_MS0ENATVCTRL_get_off_ms_act_en(data)                       ((0x00000040&(data))>>6)
#define SP_MS0ENATVCTRL_get_dummy18021118_5_0(data)                   (0x0000003F&(data))


#define SP_MS0ENATV                                                   0x1802111c
#define SP_MS0ENATV_reg_addr                                          "0xb802111c"
#define SP_MS0ENATV_reg                                               0xb802111c
#define SP_MS0ENATV_inst_addr                                         "0x0047"
#define SP_MS0ENATV_inst                                              0x0047
#define SP_MS0ENATV_off_ena_region_out_shift                          (0)
#define SP_MS0ENATV_off_ena_region_out_mask                           (0x00FFFFFF)
#define SP_MS0ENATV_off_ena_region_out(data)                          (0x00FFFFFF&(data))
#define SP_MS0ENATV_get_off_ena_region_out(data)                      (0x00FFFFFF&(data))


#define SP_MS1CTRL                                                    0x18021200
#define SP_MS1CTRL_reg_addr                                           "0xb8021200"
#define SP_MS1CTRL_reg                                                0xb8021200
#define SP_MS1CTRL_inst_addr                                          "0x0080"
#define SP_MS1CTRL_inst                                               0x0080
#define SP_MS1CTRL_on1_4k2k_mode_shift                                (31)
#define SP_MS1CTRL_dummy18021200_19_18_shift                          (18)
#define SP_MS1CTRL_on1_meas_to_sel_shift                              (17)
#define SP_MS1CTRL_on1_sycms_clk_shift                                (16)
#define SP_MS1CTRL_on1_vs_meas_inv_shift                              (15)
#define SP_MS1CTRL_on1_vsms_inv_shift                                 (14)
#define SP_MS1CTRL_on1_sycms_mode_shift                               (13)
#define SP_MS1CTRL_on1_popup_meas_shift                               (12)
#define SP_MS1CTRL_on1_ms_src_sel_shift                               (11)
#define SP_MS1CTRL_on1_online_en_shift                                (10)
#define SP_MS1CTRL_on1_start_ms_shift                                 (9)
#define SP_MS1CTRL_on1_hs_max_delta_shift                             (4)
#define SP_MS1CTRL_on1_vs_max_delta_shift                             (0)
#define SP_MS1CTRL_on1_4k2k_mode_mask                                 (0x80000000)
#define SP_MS1CTRL_dummy18021200_19_18_mask                           (0x000C0000)
#define SP_MS1CTRL_on1_meas_to_sel_mask                               (0x00020000)
#define SP_MS1CTRL_on1_sycms_clk_mask                                 (0x00010000)
#define SP_MS1CTRL_on1_vs_meas_inv_mask                               (0x00008000)
#define SP_MS1CTRL_on1_vsms_inv_mask                                  (0x00004000)
#define SP_MS1CTRL_on1_sycms_mode_mask                                (0x00002000)
#define SP_MS1CTRL_on1_popup_meas_mask                                (0x00001000)
#define SP_MS1CTRL_on1_ms_src_sel_mask                                (0x00000800)
#define SP_MS1CTRL_on1_online_en_mask                                 (0x00000400)
#define SP_MS1CTRL_on1_start_ms_mask                                  (0x00000200)
#define SP_MS1CTRL_on1_hs_max_delta_mask                              (0x000001F0)
#define SP_MS1CTRL_on1_vs_max_delta_mask                              (0x0000000F)
#define SP_MS1CTRL_on1_4k2k_mode(data)                                (0x80000000&((data)<<31))
#define SP_MS1CTRL_dummy18021200_19_18(data)                          (0x000C0000&((data)<<18))
#define SP_MS1CTRL_on1_meas_to_sel(data)                              (0x00020000&((data)<<17))
#define SP_MS1CTRL_on1_sycms_clk(data)                                (0x00010000&((data)<<16))
#define SP_MS1CTRL_on1_vs_meas_inv(data)                              (0x00008000&((data)<<15))
#define SP_MS1CTRL_on1_vsms_inv(data)                                 (0x00004000&((data)<<14))
#define SP_MS1CTRL_on1_sycms_mode(data)                               (0x00002000&((data)<<13))
#define SP_MS1CTRL_on1_popup_meas(data)                               (0x00001000&((data)<<12))
#define SP_MS1CTRL_on1_ms_src_sel(data)                               (0x00000800&((data)<<11))
#define SP_MS1CTRL_on1_online_en(data)                                (0x00000400&((data)<<10))
#define SP_MS1CTRL_on1_start_ms(data)                                 (0x00000200&((data)<<9))
#define SP_MS1CTRL_on1_hs_max_delta(data)                             (0x000001F0&((data)<<4))
#define SP_MS1CTRL_on1_vs_max_delta(data)                             (0x0000000F&(data))
#define SP_MS1CTRL_get_on1_4k2k_mode(data)                            ((0x80000000&(data))>>31)
#define SP_MS1CTRL_get_dummy18021200_19_18(data)                      ((0x000C0000&(data))>>18)
#define SP_MS1CTRL_get_on1_meas_to_sel(data)                          ((0x00020000&(data))>>17)
#define SP_MS1CTRL_get_on1_sycms_clk(data)                            ((0x00010000&(data))>>16)
#define SP_MS1CTRL_get_on1_vs_meas_inv(data)                          ((0x00008000&(data))>>15)
#define SP_MS1CTRL_get_on1_vsms_inv(data)                             ((0x00004000&(data))>>14)
#define SP_MS1CTRL_get_on1_sycms_mode(data)                           ((0x00002000&(data))>>13)
#define SP_MS1CTRL_get_on1_popup_meas(data)                           ((0x00001000&(data))>>12)
#define SP_MS1CTRL_get_on1_ms_src_sel(data)                           ((0x00000800&(data))>>11)
#define SP_MS1CTRL_get_on1_online_en(data)                            ((0x00000400&(data))>>10)
#define SP_MS1CTRL_get_on1_start_ms(data)                             ((0x00000200&(data))>>9)
#define SP_MS1CTRL_get_on1_hs_max_delta(data)                         ((0x000001F0&(data))>>4)
#define SP_MS1CTRL_get_on1_vs_max_delta(data)                         (0x0000000F&(data))

// vs period out change from 20 to 18
#define SP_MS1RST0                                                    0x18021204
#define SP_MS1RST0_reg_addr                                           "0xb8021204"
#define SP_MS1RST0_reg                                                0xb8021204
#define SP_MS1RST0_inst_addr                                          "0x0081"
#define SP_MS1RST0_inst                                               0x0081
#define SP_MS1RST0_on1_vs_period_out_shift                            (18)
#define SP_MS1RST0_on1_hs_period_out_h12b_shift                       (4)
#define SP_MS1RST0_on1_hs_period_out_f4b_shift                        (0)
#define SP_MS1RST0_on1_vs_period_out_mask                             (0x7FFC0000)
#define SP_MS1RST0_on1_hs_period_out_h12b_mask                        (0x0003FFF0)
#define SP_MS1RST0_on1_hs_period_out_f4b_mask                         (0x0000000F)
#define SP_MS1RST0_on1_vs_period_out(data)                            (0x7FFC0000&((data)<<18))
#define SP_MS1RST0_on1_hs_period_out_h12b(data)                       (0x0003FFF0&((data)<<4))
#define SP_MS1RST0_on1_hs_period_out_f4b(data)                        (0x0000000F&(data))
#define SP_MS1RST0_get_on1_vs_period_out(data)                        ((0x7FFC0000&(data))>>18)
#define SP_MS1RST0_get_on1_hs_period_out_h12b(data)                   ((0x0003FFF0&(data))>>4)
#define SP_MS1RST0_get_on1_hs_period_out_f4b(data)                    (0x0000000F&(data))

// expend 1 bit
#define SP_MS1RST1                                                    0x18021208
#define SP_MS1RST1_reg_addr                                           "0xb8021208"
#define SP_MS1RST1_reg                                                0xb8021208
#define SP_MS1RST1_inst_addr                                          "0x0082"
#define SP_MS1RST1_inst                                               0x0082
#define SP_MS1RST1_dummy18021208_31_29_shift                          (29)
#define SP_MS1RST1_on1_vs_high_out_shift                              (16)
#define SP_MS1RST1_dummy18021208_15_14_shift                          (14)
#define SP_MS1RST1_on1_hs_high_out_shift                              (0)
#define SP_MS1RST1_dummy18021208_31_29_mask                           (0xE0000000)
#define SP_MS1RST1_on1_vs_high_out_mask                               (0x1FFF0000)
#define SP_MS1RST1_dummy18021208_15_14_mask                           (0x0000C000)
#define SP_MS1RST1_on1_hs_high_out_mask                               (0x00003FFF)
#define SP_MS1RST1_dummy18021208_31_29(data)                          (0xE0000000&((data)<<29))
#define SP_MS1RST1_on1_vs_high_out(data)                              (0x1FFF0000&((data)<<16))
#define SP_MS1RST1_dummy18021208_15_14(data)                          (0x0000C000&((data)<<14))
#define SP_MS1RST1_on1_hs_high_out(data)                              (0x00003FFF&(data))
#define SP_MS1RST1_get_dummy18021208_31_29(data)                      ((0xE0000000&(data))>>29)
#define SP_MS1RST1_get_on1_vs_high_out(data)                          ((0x1FFF0000&(data))>>16)
#define SP_MS1RST1_get_dummy18021208_15_14(data)                      ((0x0000C000&(data))>>14)
#define SP_MS1RST1_get_on1_hs_high_out(data)                          (0x00003FFF&(data))


#define SP_MS1STUS                                                    0x1802120c
#define SP_MS1STUS_reg_addr                                           "0xb802120c"
#define SP_MS1STUS_reg                                                0xb802120c
#define SP_MS1STUS_inst_addr                                          "0x0083"
#define SP_MS1STUS_inst                                               0x0083
#define SP_MS1STUS_on1_blk_2frame_en_shift                            (11)
#define SP_MS1STUS_on1_vs_per_to_long_shift                           (10)
#define SP_MS1STUS_on1_vs_pol_out_shift                               (9)
#define SP_MS1STUS_on1_hs_pol_out_shift                               (8)
#define SP_MS1STUS_on1_vs_per_to_shift                                (7)
#define SP_MS1STUS_on1_vs_high_to_shift                               (6)
#define SP_MS1STUS_on1_vs_per_of_shift                                (5)
#define SP_MS1STUS_on1_vs_over_range_shift                            (4)
#define SP_MS1STUS_on1_vs_pol_chg_shift                               (3)
#define SP_MS1STUS_on1_hs_per_of_shift                                (2)
#define SP_MS1STUS_on1_hs_over_range_shift                            (1)
#define SP_MS1STUS_on1_hs_pol_chg_shift                               (0)
#define SP_MS1STUS_on1_blk_2frame_en_mask                             (0x00000800)
#define SP_MS1STUS_on1_vs_per_to_long_mask                            (0x00000400)
#define SP_MS1STUS_on1_vs_pol_out_mask                                (0x00000200)
#define SP_MS1STUS_on1_hs_pol_out_mask                                (0x00000100)
#define SP_MS1STUS_on1_vs_per_to_mask                                 (0x00000080)
#define SP_MS1STUS_on1_vs_high_to_mask                                (0x00000040)
#define SP_MS1STUS_on1_vs_per_of_mask                                 (0x00000020)
#define SP_MS1STUS_on1_vs_over_range_mask                             (0x00000010)
#define SP_MS1STUS_on1_vs_pol_chg_mask                                (0x00000008)
#define SP_MS1STUS_on1_hs_per_of_mask                                 (0x00000004)
#define SP_MS1STUS_on1_hs_over_range_mask                             (0x00000002)
#define SP_MS1STUS_on1_hs_pol_chg_mask                                (0x00000001)
#define SP_MS1STUS_on1_blk_2frame_en(data)                            (0x00000800&((data)<<11))
#define SP_MS1STUS_on1_vs_per_to_long(data)                           (0x00000400&((data)<<10))
#define SP_MS1STUS_on1_vs_pol_out(data)                               (0x00000200&((data)<<9))
#define SP_MS1STUS_on1_hs_pol_out(data)                               (0x00000100&((data)<<8))
#define SP_MS1STUS_on1_vs_per_to(data)                                (0x00000080&((data)<<7))
#define SP_MS1STUS_on1_vs_high_to(data)                               (0x00000040&((data)<<6))
#define SP_MS1STUS_on1_vs_per_of(data)                                (0x00000020&((data)<<5))
#define SP_MS1STUS_on1_vs_over_range(data)                            (0x00000010&((data)<<4))
#define SP_MS1STUS_on1_vs_pol_chg(data)                               (0x00000008&((data)<<3))
#define SP_MS1STUS_on1_hs_per_of(data)                                (0x00000004&((data)<<2))
#define SP_MS1STUS_on1_hs_over_range(data)                            (0x00000002&((data)<<1))
#define SP_MS1STUS_on1_hs_pol_chg(data)                               (0x00000001&(data))
#define SP_MS1STUS_get_on1_blk_2frame_en(data)                        ((0x00000800&(data))>>11)
#define SP_MS1STUS_get_on1_vs_per_to_long(data)                       ((0x00000400&(data))>>10)
#define SP_MS1STUS_get_on1_vs_pol_out(data)                           ((0x00000200&(data))>>9)
#define SP_MS1STUS_get_on1_hs_pol_out(data)                           ((0x00000100&(data))>>8)
#define SP_MS1STUS_get_on1_vs_per_to(data)                            ((0x00000080&(data))>>7)
#define SP_MS1STUS_get_on1_vs_high_to(data)                           ((0x00000040&(data))>>6)
#define SP_MS1STUS_get_on1_vs_per_of(data)                            ((0x00000020&(data))>>5)
#define SP_MS1STUS_get_on1_vs_over_range(data)                        ((0x00000010&(data))>>4)
#define SP_MS1STUS_get_on1_vs_pol_chg(data)                           ((0x00000008&(data))>>3)
#define SP_MS1STUS_get_on1_hs_per_of(data)                            ((0x00000004&(data))>>2)
#define SP_MS1STUS_get_on1_hs_over_range(data)                        ((0x00000002&(data))>>1)
#define SP_MS1STUS_get_on1_hs_pol_chg(data)                           (0x00000001&(data))


#define SP_MS1IE                                                      0x18021210
#define SP_MS1IE_reg_addr                                             "0xb8021210"
#define SP_MS1IE_reg                                                  0xb8021210
#define SP_MS1IE_inst_addr                                            "0x0084"
#define SP_MS1IE_inst                                                 0x0084
#define SP_MS1IE_wd_on1_to_main_shift                                 (31)
#define SP_MS1IE_wd_on1_to_sub_shift                                  (30)
#define SP_MS1IE_dummy18021210_29_24_shift                            (24)
#define SP_MS1IE_wde_on1_vs_per_to_shift                              (23)
#define SP_MS1IE_wde_on1_vs_high_to_shift                             (22)
#define SP_MS1IE_wde_on1_vs_per_of_shift                              (21)
#define SP_MS1IE_wde_on1_vs_over_range_shift                          (20)
#define SP_MS1IE_wde_on1_vs_pol_chg_shift                             (19)
#define SP_MS1IE_wde_on1_hs_per_of_shift                              (18)
#define SP_MS1IE_wde_on1_hs_over_range_shift                          (17)
#define SP_MS1IE_wde_on1_hs_pol_chg_shift                             (16)
#define SP_MS1IE_dummy18021210_15_8_shift                             (8)
#define SP_MS1IE_on1_ie_vs_per_to_shift                               (7)
#define SP_MS1IE_on1_ie_vs_high_to_shift                              (6)
#define SP_MS1IE_on1_ie_vs_per_of_shift                               (5)
#define SP_MS1IE_on1_ie_vs_over_range_shift                           (4)
#define SP_MS1IE_on1_ie_vs_pol_chg_shift                              (3)
#define SP_MS1IE_on1_ie_hs_per_of_shift                               (2)
#define SP_MS1IE_on1_ie_hs_over_range_shift                           (1)
#define SP_MS1IE_on1_ie_hs_pol_chg_shift                              (0)
#define SP_MS1IE_wd_on1_to_main_mask                                  (0x80000000)
#define SP_MS1IE_wd_on1_to_sub_mask                                   (0x40000000)
#define SP_MS1IE_dummy18021210_29_24_mask                             (0x3F000000)
#define SP_MS1IE_wde_on1_vs_per_to_mask                               (0x00800000)
#define SP_MS1IE_wde_on1_vs_high_to_mask                              (0x00400000)
#define SP_MS1IE_wde_on1_vs_per_of_mask                               (0x00200000)
#define SP_MS1IE_wde_on1_vs_over_range_mask                           (0x00100000)
#define SP_MS1IE_wde_on1_vs_pol_chg_mask                              (0x00080000)
#define SP_MS1IE_wde_on1_hs_per_of_mask                               (0x00040000)
#define SP_MS1IE_wde_on1_hs_over_range_mask                           (0x00020000)
#define SP_MS1IE_wde_on1_hs_pol_chg_mask                              (0x00010000)
#define SP_MS1IE_dummy18021210_15_8_mask                              (0x0000FF00)
#define SP_MS1IE_on1_ie_vs_per_to_mask                                (0x00000080)
#define SP_MS1IE_on1_ie_vs_high_to_mask                               (0x00000040)
#define SP_MS1IE_on1_ie_vs_per_of_mask                                (0x00000020)
#define SP_MS1IE_on1_ie_vs_over_range_mask                            (0x00000010)
#define SP_MS1IE_on1_ie_vs_pol_chg_mask                               (0x00000008)
#define SP_MS1IE_on1_ie_hs_per_of_mask                                (0x00000004)
#define SP_MS1IE_on1_ie_hs_over_range_mask                            (0x00000002)
#define SP_MS1IE_on1_ie_hs_pol_chg_mask                               (0x00000001)
#define SP_MS1IE_wd_on1_to_main(data)                                 (0x80000000&((data)<<31))
#define SP_MS1IE_wd_on1_to_sub(data)                                  (0x40000000&((data)<<30))
#define SP_MS1IE_dummy18021210_29_24(data)                            (0x3F000000&((data)<<24))
#define SP_MS1IE_wde_on1_vs_per_to(data)                              (0x00800000&((data)<<23))
#define SP_MS1IE_wde_on1_vs_high_to(data)                             (0x00400000&((data)<<22))
#define SP_MS1IE_wde_on1_vs_per_of(data)                              (0x00200000&((data)<<21))
#define SP_MS1IE_wde_on1_vs_over_range(data)                          (0x00100000&((data)<<20))
#define SP_MS1IE_wde_on1_vs_pol_chg(data)                             (0x00080000&((data)<<19))
#define SP_MS1IE_wde_on1_hs_per_of(data)                              (0x00040000&((data)<<18))
#define SP_MS1IE_wde_on1_hs_over_range(data)                          (0x00020000&((data)<<17))
#define SP_MS1IE_wde_on1_hs_pol_chg(data)                             (0x00010000&((data)<<16))
#define SP_MS1IE_dummy18021210_15_8(data)                             (0x0000FF00&((data)<<8))
#define SP_MS1IE_on1_ie_vs_per_to(data)                               (0x00000080&((data)<<7))
#define SP_MS1IE_on1_ie_vs_high_to(data)                              (0x00000040&((data)<<6))
#define SP_MS1IE_on1_ie_vs_per_of(data)                               (0x00000020&((data)<<5))
#define SP_MS1IE_on1_ie_vs_over_range(data)                           (0x00000010&((data)<<4))
#define SP_MS1IE_on1_ie_vs_pol_chg(data)                              (0x00000008&((data)<<3))
#define SP_MS1IE_on1_ie_hs_per_of(data)                               (0x00000004&((data)<<2))
#define SP_MS1IE_on1_ie_hs_over_range(data)                           (0x00000002&((data)<<1))
#define SP_MS1IE_on1_ie_hs_pol_chg(data)                              (0x00000001&(data))
#define SP_MS1IE_get_wd_on1_to_main(data)                             ((0x80000000&(data))>>31)
#define SP_MS1IE_get_wd_on1_to_sub(data)                              ((0x40000000&(data))>>30)
#define SP_MS1IE_get_dummy18021210_29_24(data)                        ((0x3F000000&(data))>>24)
#define SP_MS1IE_get_wde_on1_vs_per_to(data)                          ((0x00800000&(data))>>23)
#define SP_MS1IE_get_wde_on1_vs_high_to(data)                         ((0x00400000&(data))>>22)
#define SP_MS1IE_get_wde_on1_vs_per_of(data)                          ((0x00200000&(data))>>21)
#define SP_MS1IE_get_wde_on1_vs_over_range(data)                      ((0x00100000&(data))>>20)
#define SP_MS1IE_get_wde_on1_vs_pol_chg(data)                         ((0x00080000&(data))>>19)
#define SP_MS1IE_get_wde_on1_hs_per_of(data)                          ((0x00040000&(data))>>18)
#define SP_MS1IE_get_wde_on1_hs_over_range(data)                      ((0x00020000&(data))>>17)
#define SP_MS1IE_get_wde_on1_hs_pol_chg(data)                         ((0x00010000&(data))>>16)
#define SP_MS1IE_get_dummy18021210_15_8(data)                         ((0x0000FF00&(data))>>8)
#define SP_MS1IE_get_on1_ie_vs_per_to(data)                           ((0x00000080&(data))>>7)
#define SP_MS1IE_get_on1_ie_vs_high_to(data)                          ((0x00000040&(data))>>6)
#define SP_MS1IE_get_on1_ie_vs_per_of(data)                           ((0x00000020&(data))>>5)
#define SP_MS1IE_get_on1_ie_vs_over_range(data)                       ((0x00000010&(data))>>4)
#define SP_MS1IE_get_on1_ie_vs_pol_chg(data)                          ((0x00000008&(data))>>3)
#define SP_MS1IE_get_on1_ie_hs_per_of(data)                           ((0x00000004&(data))>>2)
#define SP_MS1IE_get_on1_ie_hs_over_range(data)                       ((0x00000002&(data))>>1)
#define SP_MS1IE_get_on1_ie_hs_pol_chg(data)                          (0x00000001&(data))

// addr change from  1214 to 1220
#define SP_MS2CTRL                                                    0x18021220
#define SP_MS2CTRL_reg_addr                                           "0xb8021220"
#define SP_MS2CTRL_reg                                                0xb8021220
#define SP_MS2CTRL_inst_addr                                          "0x0088"
#define SP_MS2CTRL_inst                                               0x0088
#define SP_MS2CTRL_on2_4k2k_mode_shift                                (31)
#define SP_MS2CTRL_dummy18021220_19_18_shift                          (18)
#define SP_MS2CTRL_on2_meas_to_sel_shift                              (17)
#define SP_MS2CTRL_on2_sycms_clk_shift                                (16)
#define SP_MS2CTRL_on2_vs_meas_inv_shift                              (15)
#define SP_MS2CTRL_on2_vsms_inv_shift                                 (14)
#define SP_MS2CTRL_on2_sycms_mode_shift                               (13)
#define SP_MS2CTRL_on2_popup_meas_shift                               (12)
#define SP_MS2CTRL_on2_ms_src_sel_shift                               (11)
#define SP_MS2CTRL_on2_online_en_shift                                (10)
#define SP_MS2CTRL_on2_start_ms_shift                                 (9)
#define SP_MS2CTRL_on2_hs_max_delta_shift                             (4)
#define SP_MS2CTRL_on2_vs_max_delta_shift                             (0)
#define SP_MS2CTRL_on2_4k2k_mode_mask                                 (0x80000000)
#define SP_MS2CTRL_dummy18021220_19_18_mask                           (0x000C0000)
#define SP_MS2CTRL_on2_meas_to_sel_mask                               (0x00020000)
#define SP_MS2CTRL_on2_sycms_clk_mask                                 (0x00010000)
#define SP_MS2CTRL_on2_vs_meas_inv_mask                               (0x00008000)
#define SP_MS2CTRL_on2_vsms_inv_mask                                  (0x00004000)
#define SP_MS2CTRL_on2_sycms_mode_mask                                (0x00002000)
#define SP_MS2CTRL_on2_popup_meas_mask                                (0x00001000)
#define SP_MS2CTRL_on2_ms_src_sel_mask                                (0x00000800)
#define SP_MS2CTRL_on2_online_en_mask                                 (0x00000400)
#define SP_MS2CTRL_on2_start_ms_mask                                  (0x00000200)
#define SP_MS2CTRL_on2_hs_max_delta_mask                              (0x000001F0)
#define SP_MS2CTRL_on2_vs_max_delta_mask                              (0x0000000F)
#define SP_MS2CTRL_on2_4k2k_mode(data)                                (0x80000000&((data)<<31))
#define SP_MS2CTRL_dummy18021220_19_18(data)                          (0x000C0000&((data)<<18))
#define SP_MS2CTRL_on2_meas_to_sel(data)                              (0x00020000&((data)<<17))
#define SP_MS2CTRL_on2_sycms_clk(data)                                (0x00010000&((data)<<16))
#define SP_MS2CTRL_on2_vs_meas_inv(data)                              (0x00008000&((data)<<15))
#define SP_MS2CTRL_on2_vsms_inv(data)                                 (0x00004000&((data)<<14))
#define SP_MS2CTRL_on2_sycms_mode(data)                               (0x00002000&((data)<<13))
#define SP_MS2CTRL_on2_popup_meas(data)                               (0x00001000&((data)<<12))
#define SP_MS2CTRL_on2_ms_src_sel(data)                               (0x00000800&((data)<<11))
#define SP_MS2CTRL_on2_online_en(data)                                (0x00000400&((data)<<10))
#define SP_MS2CTRL_on2_start_ms(data)                                 (0x00000200&((data)<<9))
#define SP_MS2CTRL_on2_hs_max_delta(data)                             (0x000001F0&((data)<<4))
#define SP_MS2CTRL_on2_vs_max_delta(data)                             (0x0000000F&(data))
#define SP_MS2CTRL_get_on2_4k2k_mode(data)                            ((0x80000000&(data))>>31)
#define SP_MS2CTRL_get_dummy18021220_19_18(data)                      ((0x000C0000&(data))>>18)
#define SP_MS2CTRL_get_on2_meas_to_sel(data)                          ((0x00020000&(data))>>17)
#define SP_MS2CTRL_get_on2_sycms_clk(data)                            ((0x00010000&(data))>>16)
#define SP_MS2CTRL_get_on2_vs_meas_inv(data)                          ((0x00008000&(data))>>15)
#define SP_MS2CTRL_get_on2_vsms_inv(data)                             ((0x00004000&(data))>>14)
#define SP_MS2CTRL_get_on2_sycms_mode(data)                           ((0x00002000&(data))>>13)
#define SP_MS2CTRL_get_on2_popup_meas(data)                           ((0x00001000&(data))>>12)
#define SP_MS2CTRL_get_on2_ms_src_sel(data)                           ((0x00000800&(data))>>11)
#define SP_MS2CTRL_get_on2_online_en(data)                            ((0x00000400&(data))>>10)
#define SP_MS2CTRL_get_on2_start_ms(data)                             ((0x00000200&(data))>>9)
#define SP_MS2CTRL_get_on2_hs_max_delta(data)                         ((0x000001F0&(data))>>4)
#define SP_MS2CTRL_get_on2_vs_max_delta(data)                         (0x0000000F&(data))

// addr change from  1218 to 1224

#define SP_MS2RST0                                                    0x18021224
#define SP_MS2RST0_reg_addr                                           "0xb8021224"
#define SP_MS2RST0_reg                                                0xb8021224
#define SP_MS2RST0_inst_addr                                          "0x0089"
#define SP_MS2RST0_inst                                               0x0089
#define SP_MS2RST0_on2_vs_period_out_shift                            (18)
#define SP_MS2RST0_on2_hs_period_out_h12b_shift                       (4)
#define SP_MS2RST0_on2_hs_period_out_f4b_shift                        (0)
#define SP_MS2RST0_on2_vs_period_out_mask                             (0x7FFC0000)
#define SP_MS2RST0_on2_hs_period_out_h12b_mask                        (0x0003FFF0)
#define SP_MS2RST0_on2_hs_period_out_f4b_mask                         (0x0000000F)
#define SP_MS2RST0_on2_vs_period_out(data)                            (0x7FFC0000&((data)<<18))
#define SP_MS2RST0_on2_hs_period_out_h12b(data)                       (0x0003FFF0&((data)<<4))
#define SP_MS2RST0_on2_hs_period_out_f4b(data)                        (0x0000000F&(data))
#define SP_MS2RST0_get_on2_vs_period_out(data)                        ((0x7FFC0000&(data))>>18)
#define SP_MS2RST0_get_on2_hs_period_out_h12b(data)                   ((0x0003FFF0&(data))>>4)
#define SP_MS2RST0_get_on2_hs_period_out_f4b(data)                    (0x0000000F&(data))

// addr change from  121C to 1228

#define SP_MS2RST1                                                    0x18021228
#define SP_MS2RST1_reg_addr                                           "0xb8021228"
#define SP_MS2RST1_reg                                                0xb8021228
#define SP_MS2RST1_inst_addr                                          "0x008A"
#define SP_MS2RST1_inst                                               0x008A
#define SP_MS2RST1_dummy18021228_31_29_shift                          (29)
#define SP_MS2RST1_on2_vs_high_out_shift                              (16)
#define SP_MS2RST1_dummy18021228_15_14_shift                          (14)
#define SP_MS2RST1_on2_hs_high_out_shift                              (0)
#define SP_MS2RST1_dummy18021228_31_29_mask                           (0xE0000000)
#define SP_MS2RST1_on2_vs_high_out_mask                               (0x1FFF0000)
#define SP_MS2RST1_dummy18021228_15_14_mask                           (0x0000C000)
#define SP_MS2RST1_on2_hs_high_out_mask                               (0x00003FFF)
#define SP_MS2RST1_dummy18021228_31_29(data)                          (0xE0000000&((data)<<29))
#define SP_MS2RST1_on2_vs_high_out(data)                              (0x1FFF0000&((data)<<16))
#define SP_MS2RST1_dummy18021228_15_14(data)                          (0x0000C000&((data)<<14))
#define SP_MS2RST1_on2_hs_high_out(data)                              (0x00003FFF&(data))
#define SP_MS2RST1_get_dummy18021228_31_29(data)                      ((0xE0000000&(data))>>29)
#define SP_MS2RST1_get_on2_vs_high_out(data)                          ((0x1FFF0000&(data))>>16)
#define SP_MS2RST1_get_dummy18021228_15_14(data)                      ((0x0000C000&(data))>>14)
#define SP_MS2RST1_get_on2_hs_high_out(data)                          (0x00003FFF&(data))

// addr change from  1220 to 122C

#define SP_MS2STUS                                                    0x1802122c
#define SP_MS2STUS_reg_addr                                           "0xb802122c"
#define SP_MS2STUS_reg                                                0xb802122c
#define SP_MS2STUS_inst_addr                                          "0x008B"
#define SP_MS2STUS_inst                                               0x008B
#define SP_MS2STUS_on2_blk_2frame_en_shift                            (11)
#define SP_MS2STUS_on2_vs_per_to_long_shift                           (10)
#define SP_MS2STUS_on2_vs_pol_out_shift                               (9)
#define SP_MS2STUS_on2_hs_pol_out_shift                               (8)
#define SP_MS2STUS_on2_vs_per_to_shift                                (7)
#define SP_MS2STUS_on2_vs_high_to_shift                               (6)
#define SP_MS2STUS_on2_vs_per_of_shift                                (5)
#define SP_MS2STUS_on2_vs_over_range_shift                            (4)
#define SP_MS2STUS_on2_vs_pol_chg_shift                               (3)
#define SP_MS2STUS_on2_hs_per_of_shift                                (2)
#define SP_MS2STUS_on2_hs_over_range_shift                            (1)
#define SP_MS2STUS_on2_hs_pol_chg_shift                               (0)
#define SP_MS2STUS_on2_blk_2frame_en_mask                             (0x00000800)
#define SP_MS2STUS_on2_vs_per_to_long_mask                            (0x00000400)
#define SP_MS2STUS_on2_vs_pol_out_mask                                (0x00000200)
#define SP_MS2STUS_on2_hs_pol_out_mask                                (0x00000100)
#define SP_MS2STUS_on2_vs_per_to_mask                                 (0x00000080)
#define SP_MS2STUS_on2_vs_high_to_mask                                (0x00000040)
#define SP_MS2STUS_on2_vs_per_of_mask                                 (0x00000020)
#define SP_MS2STUS_on2_vs_over_range_mask                             (0x00000010)
#define SP_MS2STUS_on2_vs_pol_chg_mask                                (0x00000008)
#define SP_MS2STUS_on2_hs_per_of_mask                                 (0x00000004)
#define SP_MS2STUS_on2_hs_over_range_mask                             (0x00000002)
#define SP_MS2STUS_on2_hs_pol_chg_mask                                (0x00000001)
#define SP_MS2STUS_on2_blk_2frame_en(data)                            (0x00000800&((data)<<11))
#define SP_MS2STUS_on2_vs_per_to_long(data)                           (0x00000400&((data)<<10))
#define SP_MS2STUS_on2_vs_pol_out(data)                               (0x00000200&((data)<<9))
#define SP_MS2STUS_on2_hs_pol_out(data)                               (0x00000100&((data)<<8))
#define SP_MS2STUS_on2_vs_per_to(data)                                (0x00000080&((data)<<7))
#define SP_MS2STUS_on2_vs_high_to(data)                               (0x00000040&((data)<<6))
#define SP_MS2STUS_on2_vs_per_of(data)                                (0x00000020&((data)<<5))
#define SP_MS2STUS_on2_vs_over_range(data)                            (0x00000010&((data)<<4))
#define SP_MS2STUS_on2_vs_pol_chg(data)                               (0x00000008&((data)<<3))
#define SP_MS2STUS_on2_hs_per_of(data)                                (0x00000004&((data)<<2))
#define SP_MS2STUS_on2_hs_over_range(data)                            (0x00000002&((data)<<1))
#define SP_MS2STUS_on2_hs_pol_chg(data)                               (0x00000001&(data))
#define SP_MS2STUS_get_on2_blk_2frame_en(data)                        ((0x00000800&(data))>>11)
#define SP_MS2STUS_get_on2_vs_per_to_long(data)                       ((0x00000400&(data))>>10)
#define SP_MS2STUS_get_on2_vs_pol_out(data)                           ((0x00000200&(data))>>9)
#define SP_MS2STUS_get_on2_hs_pol_out(data)                           ((0x00000100&(data))>>8)
#define SP_MS2STUS_get_on2_vs_per_to(data)                            ((0x00000080&(data))>>7)
#define SP_MS2STUS_get_on2_vs_high_to(data)                           ((0x00000040&(data))>>6)
#define SP_MS2STUS_get_on2_vs_per_of(data)                            ((0x00000020&(data))>>5)
#define SP_MS2STUS_get_on2_vs_over_range(data)                        ((0x00000010&(data))>>4)
#define SP_MS2STUS_get_on2_vs_pol_chg(data)                           ((0x00000008&(data))>>3)
#define SP_MS2STUS_get_on2_hs_per_of(data)                            ((0x00000004&(data))>>2)
#define SP_MS2STUS_get_on2_hs_over_range(data)                        ((0x00000002&(data))>>1)
#define SP_MS2STUS_get_on2_hs_pol_chg(data)                           (0x00000001&(data))

// addr change from  1224 to 1230

#define SP_MS2IE                                                      0x18021230
#define SP_MS2IE_reg_addr                                             "0xb8021230"
#define SP_MS2IE_reg                                                  0xb8021230
#define SP_MS2IE_inst_addr                                            "0x008C"
#define SP_MS2IE_inst                                                 0x008C
#define SP_MS2IE_wd_on2_to_main_shift                                 (31)
#define SP_MS2IE_wd_on2_to_sub_shift                                  (30)
#define SP_MS2IE_dummy18021230_29_24_shift                            (24)
#define SP_MS2IE_wde_on2_vs_per_to_shift                              (23)
#define SP_MS2IE_wde_on2_vs_high_to_shift                             (22)
#define SP_MS2IE_wde_on2_vs_per_of_shift                              (21)
#define SP_MS2IE_wde_on2_vs_over_range_shift                          (20)
#define SP_MS2IE_wde_on2_vs_pol_chg_shift                             (19)
#define SP_MS2IE_wde_on2_hs_per_of_shift                              (18)
#define SP_MS2IE_wde_on2_hs_over_range_shift                          (17)
#define SP_MS2IE_wde_on2_hs_pol_chg_shift                             (16)
#define SP_MS2IE_dummy18021230_15_8_shift                             (8)
#define SP_MS2IE_on2_ie_vs_per_to_shift                               (7)
#define SP_MS2IE_on2_ie_vs_high_to_shift                              (6)
#define SP_MS2IE_on2_ie_vs_per_of_shift                               (5)
#define SP_MS2IE_on2_ie_vs_over_range_shift                           (4)
#define SP_MS2IE_on2_ie_vs_pol_chg_shift                              (3)
#define SP_MS2IE_on2_ie_hs_per_of_shift                               (2)
#define SP_MS2IE_on2_ie_hs_over_range_shift                           (1)
#define SP_MS2IE_on2_ie_hs_pol_chg_shift                              (0)
#define SP_MS2IE_wd_on2_to_main_mask                                  (0x80000000)
#define SP_MS2IE_wd_on2_to_sub_mask                                   (0x40000000)
#define SP_MS2IE_dummy18021230_29_24_mask                             (0x3F000000)
#define SP_MS2IE_wde_on2_vs_per_to_mask                               (0x00800000)
#define SP_MS2IE_wde_on2_vs_high_to_mask                              (0x00400000)
#define SP_MS2IE_wde_on2_vs_per_of_mask                               (0x00200000)
#define SP_MS2IE_wde_on2_vs_over_range_mask                           (0x00100000)
#define SP_MS2IE_wde_on2_vs_pol_chg_mask                              (0x00080000)
#define SP_MS2IE_wde_on2_hs_per_of_mask                               (0x00040000)
#define SP_MS2IE_wde_on2_hs_over_range_mask                           (0x00020000)
#define SP_MS2IE_wde_on2_hs_pol_chg_mask                              (0x00010000)
#define SP_MS2IE_dummy18021230_15_8_mask                              (0x0000FF00)
#define SP_MS2IE_on2_ie_vs_per_to_mask                                (0x00000080)
#define SP_MS2IE_on2_ie_vs_high_to_mask                               (0x00000040)
#define SP_MS2IE_on2_ie_vs_per_of_mask                                (0x00000020)
#define SP_MS2IE_on2_ie_vs_over_range_mask                            (0x00000010)
#define SP_MS2IE_on2_ie_vs_pol_chg_mask                               (0x00000008)
#define SP_MS2IE_on2_ie_hs_per_of_mask                                (0x00000004)
#define SP_MS2IE_on2_ie_hs_over_range_mask                            (0x00000002)
#define SP_MS2IE_on2_ie_hs_pol_chg_mask                               (0x00000001)
#define SP_MS2IE_wd_on2_to_main(data)                                 (0x80000000&((data)<<31))
#define SP_MS2IE_wd_on2_to_sub(data)                                  (0x40000000&((data)<<30))
#define SP_MS2IE_dummy18021230_29_24(data)                            (0x3F000000&((data)<<24))
#define SP_MS2IE_wde_on2_vs_per_to(data)                              (0x00800000&((data)<<23))
#define SP_MS2IE_wde_on2_vs_high_to(data)                             (0x00400000&((data)<<22))
#define SP_MS2IE_wde_on2_vs_per_of(data)                              (0x00200000&((data)<<21))
#define SP_MS2IE_wde_on2_vs_over_range(data)                          (0x00100000&((data)<<20))
#define SP_MS2IE_wde_on2_vs_pol_chg(data)                             (0x00080000&((data)<<19))
#define SP_MS2IE_wde_on2_hs_per_of(data)                              (0x00040000&((data)<<18))
#define SP_MS2IE_wde_on2_hs_over_range(data)                          (0x00020000&((data)<<17))
#define SP_MS2IE_wde_on2_hs_pol_chg(data)                             (0x00010000&((data)<<16))
#define SP_MS2IE_dummy18021230_15_8(data)                             (0x0000FF00&((data)<<8))
#define SP_MS2IE_on2_ie_vs_per_to(data)                               (0x00000080&((data)<<7))
#define SP_MS2IE_on2_ie_vs_high_to(data)                              (0x00000040&((data)<<6))
#define SP_MS2IE_on2_ie_vs_per_of(data)                               (0x00000020&((data)<<5))
#define SP_MS2IE_on2_ie_vs_over_range(data)                           (0x00000010&((data)<<4))
#define SP_MS2IE_on2_ie_vs_pol_chg(data)                              (0x00000008&((data)<<3))
#define SP_MS2IE_on2_ie_hs_per_of(data)                               (0x00000004&((data)<<2))
#define SP_MS2IE_on2_ie_hs_over_range(data)                           (0x00000002&((data)<<1))
#define SP_MS2IE_on2_ie_hs_pol_chg(data)                              (0x00000001&(data))
#define SP_MS2IE_get_wd_on2_to_main(data)                             ((0x80000000&(data))>>31)
#define SP_MS2IE_get_wd_on2_to_sub(data)                              ((0x40000000&(data))>>30)
#define SP_MS2IE_get_dummy18021230_29_24(data)                        ((0x3F000000&(data))>>24)
#define SP_MS2IE_get_wde_on2_vs_per_to(data)                          ((0x00800000&(data))>>23)
#define SP_MS2IE_get_wde_on2_vs_high_to(data)                         ((0x00400000&(data))>>22)
#define SP_MS2IE_get_wde_on2_vs_per_of(data)                          ((0x00200000&(data))>>21)
#define SP_MS2IE_get_wde_on2_vs_over_range(data)                      ((0x00100000&(data))>>20)
#define SP_MS2IE_get_wde_on2_vs_pol_chg(data)                         ((0x00080000&(data))>>19)
#define SP_MS2IE_get_wde_on2_hs_per_of(data)                          ((0x00040000&(data))>>18)
#define SP_MS2IE_get_wde_on2_hs_over_range(data)                      ((0x00020000&(data))>>17)
#define SP_MS2IE_get_wde_on2_hs_pol_chg(data)                         ((0x00010000&(data))>>16)
#define SP_MS2IE_get_dummy18021230_15_8(data)                         ((0x0000FF00&(data))>>8)
#define SP_MS2IE_get_on2_ie_vs_per_to(data)                           ((0x00000080&(data))>>7)
#define SP_MS2IE_get_on2_ie_vs_high_to(data)                          ((0x00000040&(data))>>6)
#define SP_MS2IE_get_on2_ie_vs_per_of(data)                           ((0x00000020&(data))>>5)
#define SP_MS2IE_get_on2_ie_vs_over_range(data)                       ((0x00000010&(data))>>4)
#define SP_MS2IE_get_on2_ie_vs_pol_chg(data)                          ((0x00000008&(data))>>3)
#define SP_MS2IE_get_on2_ie_hs_per_of(data)                           ((0x00000004&(data))>>2)
#define SP_MS2IE_get_on2_ie_hs_over_range(data)                       ((0x00000002&(data))>>1)
#define SP_MS2IE_get_on2_ie_hs_pol_chg(data)                          (0x00000001&(data))


//#define SP_MS3IE_SUB                                                      0x18021230
//#define SP_MS3IE_SUB_reg_addr                                             "0xb8021230"
//#define SP_MS3IE_SUB_reg                                                  0xb8021230
// END OF syncprocessor
/*

	SMART FIT

*/
#define SMARTFIT_AUTO_FIELD                                                    0x18022000
#define SMARTFIT_AUTO_FIELD_reg_addr                                           "0xb8022000"
#define SMARTFIT_AUTO_FIELD_reg                                                0xb8022000
#define SMARTFIT_AUTO_FIELD_inst_addr                                          "0x0000"
#define SMARTFIT_AUTO_FIELD_inst                                               0x0000
#define SMARTFIT_AUTO_FIELD_adj_source_shift                                   (12)
#define SMARTFIT_AUTO_FIELD_dummy18022000_11_10_shift                          (10)
#define SMARTFIT_AUTO_FIELD_rl_sel_en_shift                                    (9)
#define SMARTFIT_AUTO_FIELD_rl_sel_shift                                       (8)
#define SMARTFIT_AUTO_FIELD_odd_sel_en_shift                                   (7)
#define SMARTFIT_AUTO_FIELD_odd_sel_shift                                      (6)
#define SMARTFIT_AUTO_FIELD_dummy18022000_5_shift                              (5)
#define SMARTFIT_AUTO_FIELD_rgb_in_one_en_shift                                (4)
#define SMARTFIT_AUTO_FIELD_square_en_shift                                    (3)
#define SMARTFIT_AUTO_FIELD_sum_pixel_num_shift                                (2)
#define SMARTFIT_AUTO_FIELD_filter_sel_shift                                   (0)
#define SMARTFIT_AUTO_FIELD_adj_source_mask                                    (0x00003000)
#define SMARTFIT_AUTO_FIELD_dummy18022000_11_10_mask                           (0x00000C00)
#define SMARTFIT_AUTO_FIELD_rl_sel_en_mask                                     (0x00000200)
#define SMARTFIT_AUTO_FIELD_rl_sel_mask                                        (0x00000100)
#define SMARTFIT_AUTO_FIELD_odd_sel_en_mask                                    (0x00000080)
#define SMARTFIT_AUTO_FIELD_odd_sel_mask                                       (0x00000040)
#define SMARTFIT_AUTO_FIELD_dummy18022000_5_mask                               (0x00000020)
#define SMARTFIT_AUTO_FIELD_rgb_in_one_en_mask                                 (0x00000010)
#define SMARTFIT_AUTO_FIELD_square_en_mask                                     (0x00000008)
#define SMARTFIT_AUTO_FIELD_sum_pixel_num_mask                                 (0x00000004)
#define SMARTFIT_AUTO_FIELD_filter_sel_mask                                    (0x00000003)
#define SMARTFIT_AUTO_FIELD_adj_source(data)                                   (0x00003000&((data)<<12))
#define SMARTFIT_AUTO_FIELD_dummy18022000_11_10(data)                          (0x00000C00&((data)<<10))
#define SMARTFIT_AUTO_FIELD_rl_sel_en(data)                                    (0x00000200&((data)<<9))
#define SMARTFIT_AUTO_FIELD_rl_sel(data)                                       (0x00000100&((data)<<8))
#define SMARTFIT_AUTO_FIELD_odd_sel_en(data)                                   (0x00000080&((data)<<7))
#define SMARTFIT_AUTO_FIELD_odd_sel(data)                                      (0x00000040&((data)<<6))
#define SMARTFIT_AUTO_FIELD_dummy18022000_5(data)                              (0x00000020&((data)<<5))
#define SMARTFIT_AUTO_FIELD_rgb_in_one_en(data)                                (0x00000010&((data)<<4))
#define SMARTFIT_AUTO_FIELD_square_en(data)                                    (0x00000008&((data)<<3))
#define SMARTFIT_AUTO_FIELD_sum_pixel_num(data)                                (0x00000004&((data)<<2))
#define SMARTFIT_AUTO_FIELD_filter_sel(data)                                   (0x00000003&(data))
#define SMARTFIT_AUTO_FIELD_get_adj_source(data)                               ((0x00003000&(data))>>12)
#define SMARTFIT_AUTO_FIELD_get_dummy18022000_11_10(data)                      ((0x00000C00&(data))>>10)
#define SMARTFIT_AUTO_FIELD_get_rl_sel_en(data)                                ((0x00000200&(data))>>9)
#define SMARTFIT_AUTO_FIELD_get_rl_sel(data)                                   ((0x00000100&(data))>>8)
#define SMARTFIT_AUTO_FIELD_get_odd_sel_en(data)                               ((0x00000080&(data))>>7)
#define SMARTFIT_AUTO_FIELD_get_odd_sel(data)                                  ((0x00000040&(data))>>6)
#define SMARTFIT_AUTO_FIELD_get_dummy18022000_5(data)                          ((0x00000020&(data))>>5)
#define SMARTFIT_AUTO_FIELD_get_rgb_in_one_en(data)                            ((0x00000010&(data))>>4)
#define SMARTFIT_AUTO_FIELD_get_square_en(data)                                ((0x00000008&(data))>>3)
#define SMARTFIT_AUTO_FIELD_get_sum_pixel_num(data)                            ((0x00000004&(data))>>2)
#define SMARTFIT_AUTO_FIELD_get_filter_sel(data)                               (0x00000003&(data))

// expand 1 bit
#define SMARTFIT_AUTO_H_BOUNDARY                                               0x18022004
#define SMARTFIT_AUTO_H_BOUNDARY_reg_addr                                      "0xb8022004"
#define SMARTFIT_AUTO_H_BOUNDARY_reg                                           0xb8022004
#define SMARTFIT_AUTO_H_BOUNDARY_inst_addr                                     "0x0001"
#define SMARTFIT_AUTO_H_BOUNDARY_inst                                          0x0001
#define SMARTFIT_AUTO_H_BOUNDARY_hb_sta_shift                                  (16)
#define SMARTFIT_AUTO_H_BOUNDARY_hb_end_shift                                  (0)
#define SMARTFIT_AUTO_H_BOUNDARY_hb_sta_mask                                   (0x3FFF0000)
#define SMARTFIT_AUTO_H_BOUNDARY_hb_end_mask                                   (0x00003FFF)
#define SMARTFIT_AUTO_H_BOUNDARY_hb_sta(data)                                  (0x3FFF0000&((data)<<16))
#define SMARTFIT_AUTO_H_BOUNDARY_hb_end(data)                                  (0x00003FFF&(data))
#define SMARTFIT_AUTO_H_BOUNDARY_get_hb_sta(data)                              ((0x3FFF0000&(data))>>16)
#define SMARTFIT_AUTO_H_BOUNDARY_get_hb_end(data)                              (0x00003FFF&(data))

// expand 1 bit

#define SMARTFIT_AUTO_V_BOUNDARY                                               0x18022008
#define SMARTFIT_AUTO_V_BOUNDARY_reg_addr                                      "0xb8022008"
#define SMARTFIT_AUTO_V_BOUNDARY_reg                                           0xb8022008
#define SMARTFIT_AUTO_V_BOUNDARY_inst_addr                                     "0x0002"
#define SMARTFIT_AUTO_V_BOUNDARY_inst                                          0x0002
#define SMARTFIT_AUTO_V_BOUNDARY_vb_sta_shift                                  (16)
#define SMARTFIT_AUTO_V_BOUNDARY_vb_end_shift                                  (0)
#define SMARTFIT_AUTO_V_BOUNDARY_vb_sta_mask                                   (0x1FFF0000)
#define SMARTFIT_AUTO_V_BOUNDARY_vb_end_mask                                   (0x00001FFF)
#define SMARTFIT_AUTO_V_BOUNDARY_vb_sta(data)                                  (0x1FFF0000&((data)<<16))
#define SMARTFIT_AUTO_V_BOUNDARY_vb_end(data)                                  (0x00001FFF&(data))
#define SMARTFIT_AUTO_V_BOUNDARY_get_vb_sta(data)                              ((0x1FFF0000&(data))>>16)
#define SMARTFIT_AUTO_V_BOUNDARY_get_vb_end(data)                              (0x00001FFF&(data))


#define SMARTFIT_AUTO_R_G_B_MARGIN                                             0x1802200c
#define SMARTFIT_AUTO_R_G_B_MARGIN_reg_addr                                    "0xb802200c"
#define SMARTFIT_AUTO_R_G_B_MARGIN_reg                                         0xb802200c
#define SMARTFIT_AUTO_R_G_B_MARGIN_inst_addr                                   "0x0003"
#define SMARTFIT_AUTO_R_G_B_MARGIN_inst                                        0x0003
#define SMARTFIT_AUTO_R_G_B_MARGIN_red_nm_shift                                (26)
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd_shift                          (25)
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd_en_shift                       (24)
#define SMARTFIT_AUTO_R_G_B_MARGIN_grn_nm_shift                                (18)
#define SMARTFIT_AUTO_R_G_B_MARGIN_vb_th_shift                                 (16)
#define SMARTFIT_AUTO_R_G_B_MARGIN_blu_nm_shift                                (10)
#define SMARTFIT_AUTO_R_G_B_MARGIN_color_sel_shift                             (8)
#define SMARTFIT_AUTO_R_G_B_MARGIN_diff_th_shift                               (0)
#define SMARTFIT_AUTO_R_G_B_MARGIN_red_nm_mask                                 (0xFC000000)
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd_mask                           (0x02000000)
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd_en_mask                        (0x01000000)
#define SMARTFIT_AUTO_R_G_B_MARGIN_grn_nm_mask                                 (0x00FC0000)
#define SMARTFIT_AUTO_R_G_B_MARGIN_vb_th_mask                                  (0x00030000)
#define SMARTFIT_AUTO_R_G_B_MARGIN_blu_nm_mask                                 (0x0000FC00)
#define SMARTFIT_AUTO_R_G_B_MARGIN_color_sel_mask                              (0x00000300)
#define SMARTFIT_AUTO_R_G_B_MARGIN_diff_th_mask                                (0x000000FF)
#define SMARTFIT_AUTO_R_G_B_MARGIN_red_nm(data)                                (0xFC000000&((data)<<26))
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd(data)                          (0x02000000&((data)<<25))
#define SMARTFIT_AUTO_R_G_B_MARGIN_adj_even_odd_en(data)                       (0x01000000&((data)<<24))
#define SMARTFIT_AUTO_R_G_B_MARGIN_grn_nm(data)                                (0x00FC0000&((data)<<18))
#define SMARTFIT_AUTO_R_G_B_MARGIN_vb_th(data)                                 (0x00030000&((data)<<16))
#define SMARTFIT_AUTO_R_G_B_MARGIN_blu_nm(data)                                (0x0000FC00&((data)<<10))
#define SMARTFIT_AUTO_R_G_B_MARGIN_color_sel(data)                             (0x00000300&((data)<<8))
#define SMARTFIT_AUTO_R_G_B_MARGIN_diff_th(data)                               (0x000000FF&(data))
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_red_nm(data)                            ((0xFC000000&(data))>>26)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_adj_even_odd(data)                      ((0x02000000&(data))>>25)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_adj_even_odd_en(data)                   ((0x01000000&(data))>>24)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_grn_nm(data)                            ((0x00FC0000&(data))>>18)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_vb_th(data)                             ((0x00030000&(data))>>16)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_blu_nm(data)                            ((0x0000FC00&(data))>>10)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_color_sel(data)                         ((0x00000300&(data))>>8)
#define SMARTFIT_AUTO_R_G_B_MARGIN_get_diff_th(data)                           (0x000000FF&(data))


#define SMARTFIT_AUTO_ADJ                                                      0x18022010
#define SMARTFIT_AUTO_ADJ_reg_addr                                             "0xb8022010"
#define SMARTFIT_AUTO_ADJ_reg                                                  0xb8022010
#define SMARTFIT_AUTO_ADJ_inst_addr                                            "0x0004"
#define SMARTFIT_AUTO_ADJ_inst                                                 0x0004
#define SMARTFIT_AUTO_ADJ_m_vgen_en_shift                                      (7)
#define SMARTFIT_AUTO_ADJ_diff_pixel_sel_shift                                 (6)
#define SMARTFIT_AUTO_ADJ_force_flip__shift                                    (5)
#define SMARTFIT_AUTO_ADJ_sum_max_shift                                        (4)
#define SMARTFIT_AUTO_ADJ_pulse_det_en_shift                                   (3)
#define SMARTFIT_AUTO_ADJ_autophase_sel_tri_shift                              (2)
#define SMARTFIT_AUTO_ADJ_diff_en_shift                                        (1)
#define SMARTFIT_AUTO_ADJ_now_af_shift                                         (0)
#define SMARTFIT_AUTO_ADJ_m_vgen_en_mask                                       (0x00000080)
#define SMARTFIT_AUTO_ADJ_diff_pixel_sel_mask                                  (0x00000040)
#define SMARTFIT_AUTO_ADJ_force_flip__mask                                     (0x00000020)
#define SMARTFIT_AUTO_ADJ_sum_max_mask                                         (0x00000010)
#define SMARTFIT_AUTO_ADJ_pulse_det_en_mask                                    (0x00000008)
#define SMARTFIT_AUTO_ADJ_autophase_sel_tri_mask                               (0x00000004)
#define SMARTFIT_AUTO_ADJ_diff_en_mask                                         (0x00000002)
#define SMARTFIT_AUTO_ADJ_now_af_mask                                          (0x00000001)
#define SMARTFIT_AUTO_ADJ_m_vgen_en(data)                                      (0x00000080&((data)<<7))
#define SMARTFIT_AUTO_ADJ_diff_pixel_sel(data)                                 (0x00000040&((data)<<6))
#define SMARTFIT_AUTO_ADJ_force_flip_(data)                                    (0x00000020&((data)<<5))
#define SMARTFIT_AUTO_ADJ_sum_max(data)                                        (0x00000010&((data)<<4))
#define SMARTFIT_AUTO_ADJ_pulse_det_en(data)                                   (0x00000008&((data)<<3))
#define SMARTFIT_AUTO_ADJ_autophase_sel_tri(data)                              (0x00000004&((data)<<2))
#define SMARTFIT_AUTO_ADJ_diff_en(data)                                        (0x00000002&((data)<<1))
#define SMARTFIT_AUTO_ADJ_now_af(data)                                         (0x00000001&(data))
#define SMARTFIT_AUTO_ADJ_get_m_vgen_en(data)                                  ((0x00000080&(data))>>7)
#define SMARTFIT_AUTO_ADJ_get_diff_pixel_sel(data)                             ((0x00000040&(data))>>6)
#define SMARTFIT_AUTO_ADJ_get_force_flip_(data)                                ((0x00000020&(data))>>5)
#define SMARTFIT_AUTO_ADJ_get_sum_max(data)                                    ((0x00000010&(data))>>4)
#define SMARTFIT_AUTO_ADJ_get_pulse_det_en(data)                               ((0x00000008&(data))>>3)
#define SMARTFIT_AUTO_ADJ_get_autophase_sel_tri(data)                          ((0x00000004&(data))>>2)
#define SMARTFIT_AUTO_ADJ_get_diff_en(data)                                    ((0x00000002&(data))>>1)
#define SMARTFIT_AUTO_ADJ_get_now_af(data)                                     (0x00000001&(data))

// expand 1 bit

#define SMARTFIT_AUTO_RESULT_VSTA_END                                          0x18022014
#define SMARTFIT_AUTO_RESULT_VSTA_END_reg_addr                                 "0xb8022014"
#define SMARTFIT_AUTO_RESULT_VSTA_END_reg                                      0xb8022014
#define SMARTFIT_AUTO_RESULT_VSTA_END_inst_addr                                "0x0005"
#define SMARTFIT_AUTO_RESULT_VSTA_END_inst                                     0x0005
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_sta_shift                             (16)
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_end_shift                             (0)
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_sta_mask                              (0x1FFF0000)
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_end_mask                              (0x00001FFF)
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_sta(data)                             (0x1FFF0000&((data)<<16))
#define SMARTFIT_AUTO_RESULT_VSTA_END_vx_end(data)                             (0x00001FFF&(data))
#define SMARTFIT_AUTO_RESULT_VSTA_END_get_vx_sta(data)                         ((0x1FFF0000&(data))>>16)
#define SMARTFIT_AUTO_RESULT_VSTA_END_get_vx_end(data)                         (0x00001FFF&(data))


#define SMARTFIT_AUTO_RESULT_HSTA_END                                          0x18022018
#define SMARTFIT_AUTO_RESULT_HSTA_END_reg_addr                                 "0xb8022018"
#define SMARTFIT_AUTO_RESULT_HSTA_END_reg                                      0xb8022018
#define SMARTFIT_AUTO_RESULT_HSTA_END_inst_addr                                "0x0006"
#define SMARTFIT_AUTO_RESULT_HSTA_END_inst                                     0x0006
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_sta_shift                             (16)
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_end_shift                             (0)
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_sta_mask                              (0x3FFF0000)
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_end_mask                              (0x00003FFF)
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_sta(data)                             (0x3FFF0000&((data)<<16))
#define SMARTFIT_AUTO_RESULT_HSTA_END_hx_end(data)                             (0x00003FFF&(data))
#define SMARTFIT_AUTO_RESULT_HSTA_END_get_hx_sta(data)                         ((0x3FFF0000&(data))>>16)
#define SMARTFIT_AUTO_RESULT_HSTA_END_get_hx_end(data)                         (0x00003FFF&(data))


#define SMARTFIT_AUTO_RESULT_PHASE_M                                           0x1802201c
#define SMARTFIT_AUTO_RESULT_PHASE_M_reg_addr                                  "0xb802201c"
#define SMARTFIT_AUTO_RESULT_PHASE_M_reg                                       0xb802201c
#define SMARTFIT_AUTO_RESULT_PHASE_M_inst_addr                                 "0x0007"
#define SMARTFIT_AUTO_RESULT_PHASE_M_inst                                      0x0007
#define SMARTFIT_AUTO_RESULT_PHASE_M_acc_shift                                 (0)
#define SMARTFIT_AUTO_RESULT_PHASE_M_acc_mask                                  (0x0000000F)
#define SMARTFIT_AUTO_RESULT_PHASE_M_acc(data)                                 (0x0000000F&(data))
#define SMARTFIT_AUTO_RESULT_PHASE_M_get_acc(data)                             (0x0000000F&(data))


#define SMARTFIT_AUTO_RESULT_PHASE_L                                           0x18022020
#define SMARTFIT_AUTO_RESULT_PHASE_L_reg_addr                                  "0xb8022020"
#define SMARTFIT_AUTO_RESULT_PHASE_L_reg                                       0xb8022020
#define SMARTFIT_AUTO_RESULT_PHASE_L_inst_addr                                 "0x0008"
#define SMARTFIT_AUTO_RESULT_PHASE_L_inst                                      0x0008
#define SMARTFIT_AUTO_RESULT_PHASE_L_acc_shift                                 (0)
#define SMARTFIT_AUTO_RESULT_PHASE_L_acc_mask                                  (0xFFFFFFFF)
#define SMARTFIT_AUTO_RESULT_PHASE_L_acc(data)                                 (0xFFFFFFFF&(data))
#define SMARTFIT_AUTO_RESULT_PHASE_L_get_acc(data)                             (0xFFFFFFFF&(data))


#define SMARTFIT_AUTO_PHASE_CTRL0                                              0x18022024
#define SMARTFIT_AUTO_PHASE_CTRL0_reg_addr                                     "0xb8022024"
#define SMARTFIT_AUTO_PHASE_CTRL0_reg                                          0xb8022024
#define SMARTFIT_AUTO_PHASE_CTRL0_inst_addr                                    "0x0009"
#define SMARTFIT_AUTO_PHASE_CTRL0_inst                                         0x0009
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_en_shift                           (31)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step_2_shift                       (30)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step_shift                         (22)
#define SMARTFIT_AUTO_PHASE_CTRL0_init_phase_shift                             (16)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_max_step_shift                     (8)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_flg_shift                          (7)
#define SMARTFIT_AUTO_PHASE_CTRL0_autosod_step_num_shift                       (0)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_en_mask                            (0x80000000)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step_2_mask                        (0x40000000)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step_mask                          (0x00C00000)
#define SMARTFIT_AUTO_PHASE_CTRL0_init_phase_mask                              (0x003F0000)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_max_step_mask                      (0x00007F00)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_flg_mask                           (0x00000080)
#define SMARTFIT_AUTO_PHASE_CTRL0_autosod_step_num_mask                        (0x0000007F)
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_en(data)                           (0x80000000&((data)<<31))
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step_2(data)                       (0x40000000&((data)<<30))
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_step(data)                         (0x00C00000&((data)<<22))
#define SMARTFIT_AUTO_PHASE_CTRL0_init_phase(data)                             (0x003F0000&((data)<<16))
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_max_step(data)                     (0x00007F00&((data)<<8))
#define SMARTFIT_AUTO_PHASE_CTRL0_autophase_flg(data)                          (0x00000080&((data)<<7))
#define SMARTFIT_AUTO_PHASE_CTRL0_autosod_step_num(data)                       (0x0000007F&(data))
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autophase_en(data)                       ((0x80000000&(data))>>31)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autophase_step_2(data)                   ((0x40000000&(data))>>30)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autophase_step(data)                     ((0x00C00000&(data))>>22)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_init_phase(data)                         ((0x003F0000&(data))>>16)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autophase_max_step(data)                 ((0x00007F00&(data))>>8)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autophase_flg(data)                      ((0x00000080&(data))>>7)
#define SMARTFIT_AUTO_PHASE_CTRL0_get_autosod_step_num(data)                   (0x0000007F&(data))
// End of smart fit spec



#define	RTD_XTAL 		27000
//Audio
#define _AUDIO_128_TIMES        1
#define _AUDIO_256_TIMES        2
#define _AUDIO_MCK_32000        _AUDIO_256_TIMES
#define _AUDIO_MCK_44100        _AUDIO_256_TIMES
#define _AUDIO_MCK_48000        _AUDIO_256_TIMES
#define _AUDIO_MCK_88200        _AUDIO_256_TIMES
#define _AUDIO_MCK_96000        _AUDIO_256_TIMES
#define _AUDIO_MCK_176400       _AUDIO_128_TIMES
#define _AUDIO_MCK_192000       _AUDIO_128_TIMES

extern void drvif_Hdmi_Init(void);
extern void drvif_Hdmi_InitSrc(UINT8 channel);
extern UINT8 get_Koffset_result(void);


extern UINT8 Hdmi_DFE_EQ_Set(UINT32 b);
extern void Hdmi_DFE_EQ_Write_back(UINT8 lane);
extern void OPEN_RST_MAC(void);
extern void EQ_bias_band_setting(UINT32 b);
extern void DFE_Manual_Set(void);
extern void Dump_DFE_Para(UINT8 lane);

extern void SetupMHLTMDSPhy(UINT32 bvalue, char force);
extern void SetupTMDSPhy(UINT32 b, char force);


extern UINT32 HdmiMeasureVedioClock(void);
extern bool Hdmi_DetectMode(UINT32 b);
extern bool Hdmi_AudioModeDetect(void);
extern bool QC_CRCCheck(void);

extern void CBUS_InitialPHYSettings(void);
extern void MHLInitialMACSettings(void);
extern void MHLTmdsInitial(void);
extern void CBUS_LinkerSetting(float fSystemClk);
extern void CBUSSwitch(UINT8 enable);
extern void Cbus_Power(char enable);
extern void drvif_CBUS_LoadEDID( unsigned char *EDID, int len);

extern UINT8 MHL_IsPPMode(void);

extern int adc_init(int index, int voltage_mode);
extern int adc_get(int index);

#endif


