// File Demultiplexor_8_block.vhd translated with vhd2vl 3.0 VHDL to Verilog RTL translator
// vhd2vl settings:
//  * Verilog Module Declaration Style: 2001

// vhd2vl is Free (libre) Software:
//   Copyright (C) 2001-2023 Vincenzo Liguori - Ocean Logic Pty Ltd
//     http://www.ocean-logic.com
//   Modifications Copyright (C) 2006 Mark Gonzales - PMC Sierra Inc
//   Modifications (C) 2010 Shankar Giri
//   Modifications Copyright (C) 2002-2023 Larry Doolittle
//     http://doolittle.icarus.com/~larry/vhd2vl/
//   Modifications (C) 2017 Rodrigo A. Melo
//
//   vhd2vl comes with ABSOLUTELY NO WARRANTY.  Always check the resulting
//   Verilog for correctness, ideally with a formal verification tool.
//
//   You are welcome to redistribute vhd2vl under certain conditions.
//   See the license (GPLv2) file included with the source for details.

// The result of translation follows.  Its copyright status should be
// considered unchanged from the original VHDL.

// no timescale needed

module Demultiplexor_8_block(
input wire [7:0] Demultiplexor_8_block_in,
output wire [7:0] Demultiplexor_8_block_out_2,
output wire [7:0] Demultiplexor_8_block_out_1,
input wire Demultiplexor_8_block_sel
);





  assign Demultiplexor_8_block_out_1 = Demultiplexor_8_block_sel == 1'b0 ? Demultiplexor_8_block_in : {8{1'b0}};
  assign Demultiplexor_8_block_out_2 = Demultiplexor_8_block_sel == 1'b1 ? Demultiplexor_8_block_in : {8{1'b0}};

endmodule
