 -identify  -oidb  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/identify.db   -top  top  -hdllog  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synlog/top_identify_db_generator.srr  -encrypt  -mp  4  -uc_xmr_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script  -uc_namemap_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT  -uc_module_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui  -distcompmode 1 -verification_mode 0  -scm  -prodtype  protocompiler_s  -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -divnmod -continue_on_error -loadunimacro -incremental_debug 0 -debug_visibility 0 -verdi_integration 0  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v  -scm_rule  xilinx  -sm  -encrypt  -slp  -pro  -proto -ui -fid2 -ram -sharing off -ll 2000  -ttfpmode  -ucdb  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb   -jobname  "identify_db_generator" 