# Threefish_FPGA
Threefish block cipher implemened in FPGA.
The implementation was done in the Quartus environment, the language is VERILOG HDL
and it was designed for Cyclon 5 family.

The documentation of this cipher you can find here https://www.schneier.com/wp-content/uploads/2015/01/skein.pdf.
