
Questa Version 10.2c_3 linux_x86_64 16 Oct 2013

-------------------------------------------------------------------------------
Design Report
Created Fri Nov  6 02:14:23 2015
-------------------------------------------------------------------------------


Design 'counter_tb'
===============================================================================


---------------------------------------
Design Summary                    Count
---------------------------------------
Clocks                                2
  User-specified                      1
  Inferred                            1
Control Point Bits                    7
  DUT Input Bits                      0
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  7
State Bits                            4
  Design Register Bits                4
  Design Latch Bits                   0
Storage Structures       
  Counters                            1
  FSMs                                0
  RAMs                                0
Black Boxes                           0
---------------------------------------

Detailed Design Information
===============================================================================


Clocks
------------------------------------------------------------------------------
Port                                   Period        Waveform     Edges
------------------------------------------------------------------------------
clk                                         5          {0 2.5}    PE   
enable                   [inferred]         ?          { ? ? }    PE   
------------------------------------------------------------------------------

Cut Points
----------
  <none>

Black Box Outputs
-----------------
  <none>

Undriven Wires
--------------
  clk  (1 bit)
  counter_out  (4 bits)
  enable  (1 bit)
  reset  (1 bit)

Latches
-------
  <none>

Counters
--------
  U_counter.counter_out  (4 bits)

FSMs
----
  <none>

RAMs
----
  <none>

Black Boxes (User-specified)
----------------------------
  <none>

Black Boxes (Inferred)
----------------------
  <none>



Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

Instance Usage
===============================================================================
Count  Module          Location
-------------------------------------------------------------------------------
   1   up_counter      /scratch0/esingh/eformal/counter.v (Line 5)



Unused Modules
===============================================================================
Module          Location
-------------------------------------------------------------------------------



