<stg><name>compute_activation</name>


<trans_list>

<trans id="944" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="2" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32">
<![CDATA[
:0 %dim_out = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32">
<![CDATA[
:1 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, i28 %out_nodes_features_skip_concat_bias_V_16, i28 %out_nodes_features_skip_concat_bias_V_17, i28 %out_nodes_features_skip_concat_bias_V_18, i28 %out_nodes_features_skip_concat_bias_V_19, i28 %out_nodes_features_skip_concat_bias_V_20, i28 %out_nodes_features_skip_concat_bias_V_21, i28 %out_nodes_features_skip_concat_bias_V_22, i28 %out_nodes_features_skip_concat_bias_V_23, i28 %out_nodes_features_skip_concat_bias_V_24, i28 %out_nodes_features_skip_concat_bias_V_25, i28 %out_nodes_features_skip_concat_bias_V_26, i28 %out_nodes_features_skip_concat_bias_V_27, i28 %out_nodes_features_skip_concat_bias_V_28, i28 %out_nodes_features_skip_concat_bias_V_29, i28 %out_nodes_features_skip_concat_bias_V_30, i28 %out_nodes_features_skip_concat_bias_V_31, i28 %out_nodes_features_skip_concat_bias_V_32, i28 %out_nodes_features_skip_concat_bias_V_33, i28 %out_nodes_features_skip_concat_bias_V_34, i28 %out_nodes_features_skip_concat_bias_V_35, i28 %out_nodes_features_skip_concat_bias_V_36, i28 %out_nodes_features_skip_concat_bias_V_37, i28 %out_nodes_features_skip_concat_bias_V_38, i28 %out_nodes_features_skip_concat_bias_V_39, i28 %out_nodes_features_skip_concat_bias_V_40, i28 %out_nodes_features_skip_concat_bias_V_41, i28 %out_nodes_features_skip_concat_bias_V_42, i28 %out_nodes_features_skip_concat_bias_V_43, i28 %out_nodes_features_skip_concat_bias_V_44, i28 %out_nodes_features_skip_concat_bias_V_45, i28 %out_nodes_features_skip_concat_bias_V_46, i28 %out_nodes_features_skip_concat_bias_V_47, i28 %out_nodes_features_skip_concat_bias_V_48, i28 %out_nodes_features_skip_concat_bias_V_49, i28 %out_nodes_features_skip_concat_bias_V_50, i28 %out_nodes_features_skip_concat_bias_V_51, i28 %out_nodes_features_skip_concat_bias_V_52, i28 %out_nodes_features_skip_concat_bias_V_53, i28 %out_nodes_features_skip_concat_bias_V_54, i28 %out_nodes_features_skip_concat_bias_V_55, i28 %out_nodes_features_skip_concat_bias_V_56, i28 %out_nodes_features_skip_concat_bias_V_57, i28 %out_nodes_features_skip_concat_bias_V_58, i28 %out_nodes_features_skip_concat_bias_V_59, i28 %out_nodes_features_skip_concat_bias_V_60, i28 %out_nodes_features_skip_concat_bias_V_61, i28 %out_nodes_features_skip_concat_bias_V_62, i28 %out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_V_0, i28 %out_nodes_features_V_1, i28 %out_nodes_features_V_2, i28 %out_nodes_features_V_3, i28 %out_nodes_features_V_4, i28 %out_nodes_features_V_5, i28 %out_nodes_features_V_6, i28 %out_nodes_features_V_7, i28 %out_nodes_features_V_8, i28 %out_nodes_features_V_9, i28 %out_nodes_features_V_10, i28 %out_nodes_features_V_11, i28 %out_nodes_features_V_12, i28 %out_nodes_features_V_13, i28 %out_nodes_features_V_14, i28 %out_nodes_features_V_15, i28 %out_nodes_features_V_16, i28 %out_nodes_features_V_17, i28 %out_nodes_features_V_18, i28 %out_nodes_features_V_19, i28 %out_nodes_features_V_20, i28 %out_nodes_features_V_21, i28 %out_nodes_features_V_22, i28 %out_nodes_features_V_23, i28 %out_nodes_features_V_24, i28 %out_nodes_features_V_25, i28 %out_nodes_features_V_26, i28 %out_nodes_features_V_27, i28 %out_nodes_features_V_28, i28 %out_nodes_features_V_29, i28 %out_nodes_features_V_30, i28 %out_nodes_features_V_31, i28 %out_nodes_features_V_32, i28 %out_nodes_features_V_33, i28 %out_nodes_features_V_34, i28 %out_nodes_features_V_35, i28 %out_nodes_features_V_36, i28 %out_nodes_features_V_37, i28 %out_nodes_features_V_38, i28 %out_nodes_features_V_39, i28 %out_nodes_features_V_40, i28 %out_nodes_features_V_41, i28 %out_nodes_features_V_42, i28 %out_nodes_features_V_43, i28 %out_nodes_features_V_44, i28 %out_nodes_features_V_45, i28 %out_nodes_features_V_46, i28 %out_nodes_features_V_47, i28 %out_nodes_features_V_48, i28 %out_nodes_features_V_49, i28 %out_nodes_features_V_50, i28 %out_nodes_features_V_51, i28 %out_nodes_features_V_52, i28 %out_nodes_features_V_53, i28 %out_nodes_features_V_54, i28 %out_nodes_features_V_55, i28 %out_nodes_features_V_56, i28 %out_nodes_features_V_57, i28 %out_nodes_features_V_58, i28 %out_nodes_features_V_59, i28 %out_nodes_features_V_60, i28 %out_nodes_features_V_61, i28 %out_nodes_features_V_62, i28 %out_nodes_features_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %store_ln254 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %store_ln254 = store i5 0, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %store_ln254 = store i7 0, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln254 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %icmp_ln254 = icmp_eq  i9 %indvar_flatten_load, i9 304

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:3 %add_ln254_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln254_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:4 %br_ln254 = br i1 %icmp_ln254, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split:0 %dim_out_load = load i7 %dim_out

]]></Node>
<StgValue><ssdm name="dim_out_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split:1 %nd_load = load i5 %nd

]]></Node>
<StgValue><ssdm name="nd_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:2 %add_ln254 = add i5 %nd_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %dim_out_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:6 %select_ln254 = select i1 %tmp, i7 0, i7 %dim_out_load

]]></Node>
<StgValue><ssdm name="select_ln254"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:7 %select_ln254_2 = select i1 %tmp, i5 %add_ln254, i5 %nd_load

]]></Node>
<StgValue><ssdm name="select_ln254_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="5">
<![CDATA[
.split:8 %zext_ln254 = zext i5 %select_ln254_2

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %out_nodes_features_V_60_addr = getelementptr i28 %out_nodes_features_V_60, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_60_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="7">
<![CDATA[
.split:10 %out_nodes_features_V_60_load = load i7 %out_nodes_features_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_60_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %out_nodes_features_V_61_addr = getelementptr i28 %out_nodes_features_V_61, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_61_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="7">
<![CDATA[
.split:12 %out_nodes_features_V_61_load = load i7 %out_nodes_features_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_61_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %out_nodes_features_V_62_addr = getelementptr i28 %out_nodes_features_V_62, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_62_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="7">
<![CDATA[
.split:14 %out_nodes_features_V_62_load = load i7 %out_nodes_features_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_62_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %out_nodes_features_V_63_addr = getelementptr i28 %out_nodes_features_V_63, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_63_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="7">
<![CDATA[
.split:16 %out_nodes_features_V_63_load = load i7 %out_nodes_features_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_63_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %out_nodes_features_V_3_addr = getelementptr i28 %out_nodes_features_V_3, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="7">
<![CDATA[
.split:18 %out_nodes_features_V_3_load = load i7 %out_nodes_features_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %out_nodes_features_V_7_addr = getelementptr i28 %out_nodes_features_V_7, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_7_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="7">
<![CDATA[
.split:20 %out_nodes_features_V_7_load = load i7 %out_nodes_features_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_7_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %out_nodes_features_V_11_addr = getelementptr i28 %out_nodes_features_V_11, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_11_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="7">
<![CDATA[
.split:22 %out_nodes_features_V_11_load = load i7 %out_nodes_features_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_11_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %out_nodes_features_V_15_addr = getelementptr i28 %out_nodes_features_V_15, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_15_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="7">
<![CDATA[
.split:24 %out_nodes_features_V_15_load = load i7 %out_nodes_features_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_15_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %out_nodes_features_V_19_addr = getelementptr i28 %out_nodes_features_V_19, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_19_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="7">
<![CDATA[
.split:26 %out_nodes_features_V_19_load = load i7 %out_nodes_features_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_19_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %out_nodes_features_V_23_addr = getelementptr i28 %out_nodes_features_V_23, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_23_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="7">
<![CDATA[
.split:28 %out_nodes_features_V_23_load = load i7 %out_nodes_features_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_23_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %out_nodes_features_V_27_addr = getelementptr i28 %out_nodes_features_V_27, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_27_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="7">
<![CDATA[
.split:30 %out_nodes_features_V_27_load = load i7 %out_nodes_features_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_27_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %out_nodes_features_V_31_addr = getelementptr i28 %out_nodes_features_V_31, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_31_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="7">
<![CDATA[
.split:32 %out_nodes_features_V_31_load = load i7 %out_nodes_features_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_31_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %out_nodes_features_V_35_addr = getelementptr i28 %out_nodes_features_V_35, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_35_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="7">
<![CDATA[
.split:34 %out_nodes_features_V_35_load = load i7 %out_nodes_features_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_35_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %out_nodes_features_V_39_addr = getelementptr i28 %out_nodes_features_V_39, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_39_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="7">
<![CDATA[
.split:36 %out_nodes_features_V_39_load = load i7 %out_nodes_features_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_39_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %out_nodes_features_V_43_addr = getelementptr i28 %out_nodes_features_V_43, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_43_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="7">
<![CDATA[
.split:38 %out_nodes_features_V_43_load = load i7 %out_nodes_features_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_43_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %out_nodes_features_V_47_addr = getelementptr i28 %out_nodes_features_V_47, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_47_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="7">
<![CDATA[
.split:40 %out_nodes_features_V_47_load = load i7 %out_nodes_features_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_47_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %out_nodes_features_V_51_addr = getelementptr i28 %out_nodes_features_V_51, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_51_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="7">
<![CDATA[
.split:42 %out_nodes_features_V_51_load = load i7 %out_nodes_features_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_51_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %out_nodes_features_V_55_addr = getelementptr i28 %out_nodes_features_V_55, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_55_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="7">
<![CDATA[
.split:44 %out_nodes_features_V_55_load = load i7 %out_nodes_features_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_55_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %out_nodes_features_V_59_addr = getelementptr i28 %out_nodes_features_V_59, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_59_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="7">
<![CDATA[
.split:46 %out_nodes_features_V_59_load = load i7 %out_nodes_features_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_59_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %out_nodes_features_V_2_addr = getelementptr i28 %out_nodes_features_V_2, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="7">
<![CDATA[
.split:48 %out_nodes_features_V_2_load = load i7 %out_nodes_features_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %out_nodes_features_V_6_addr = getelementptr i28 %out_nodes_features_V_6, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_6_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="7">
<![CDATA[
.split:50 %out_nodes_features_V_6_load = load i7 %out_nodes_features_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_6_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %out_nodes_features_V_10_addr = getelementptr i28 %out_nodes_features_V_10, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_10_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="7">
<![CDATA[
.split:52 %out_nodes_features_V_10_load = load i7 %out_nodes_features_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_10_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %out_nodes_features_V_14_addr = getelementptr i28 %out_nodes_features_V_14, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_14_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="7">
<![CDATA[
.split:54 %out_nodes_features_V_14_load = load i7 %out_nodes_features_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_14_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %out_nodes_features_V_18_addr = getelementptr i28 %out_nodes_features_V_18, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_18_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="7">
<![CDATA[
.split:56 %out_nodes_features_V_18_load = load i7 %out_nodes_features_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_18_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %out_nodes_features_V_22_addr = getelementptr i28 %out_nodes_features_V_22, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_22_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="7">
<![CDATA[
.split:58 %out_nodes_features_V_22_load = load i7 %out_nodes_features_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_22_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %out_nodes_features_V_26_addr = getelementptr i28 %out_nodes_features_V_26, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_26_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="7">
<![CDATA[
.split:60 %out_nodes_features_V_26_load = load i7 %out_nodes_features_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_26_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %out_nodes_features_V_30_addr = getelementptr i28 %out_nodes_features_V_30, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_30_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="7">
<![CDATA[
.split:62 %out_nodes_features_V_30_load = load i7 %out_nodes_features_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_30_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %out_nodes_features_V_34_addr = getelementptr i28 %out_nodes_features_V_34, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_34_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="7">
<![CDATA[
.split:64 %out_nodes_features_V_34_load = load i7 %out_nodes_features_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_34_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %out_nodes_features_V_38_addr = getelementptr i28 %out_nodes_features_V_38, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_38_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="7">
<![CDATA[
.split:66 %out_nodes_features_V_38_load = load i7 %out_nodes_features_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_38_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %out_nodes_features_V_42_addr = getelementptr i28 %out_nodes_features_V_42, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_42_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="7">
<![CDATA[
.split:68 %out_nodes_features_V_42_load = load i7 %out_nodes_features_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_42_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %out_nodes_features_V_46_addr = getelementptr i28 %out_nodes_features_V_46, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_46_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="7">
<![CDATA[
.split:70 %out_nodes_features_V_46_load = load i7 %out_nodes_features_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_46_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %out_nodes_features_V_50_addr = getelementptr i28 %out_nodes_features_V_50, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_50_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="7">
<![CDATA[
.split:72 %out_nodes_features_V_50_load = load i7 %out_nodes_features_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_50_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %out_nodes_features_V_54_addr = getelementptr i28 %out_nodes_features_V_54, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_54_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="7">
<![CDATA[
.split:74 %out_nodes_features_V_54_load = load i7 %out_nodes_features_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_54_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %out_nodes_features_V_58_addr = getelementptr i28 %out_nodes_features_V_58, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_58_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="7">
<![CDATA[
.split:76 %out_nodes_features_V_58_load = load i7 %out_nodes_features_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_58_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %out_nodes_features_V_1_addr = getelementptr i28 %out_nodes_features_V_1, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="7">
<![CDATA[
.split:78 %out_nodes_features_V_1_load = load i7 %out_nodes_features_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %out_nodes_features_V_5_addr = getelementptr i28 %out_nodes_features_V_5, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_5_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="7">
<![CDATA[
.split:80 %out_nodes_features_V_5_load = load i7 %out_nodes_features_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_5_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %out_nodes_features_V_9_addr = getelementptr i28 %out_nodes_features_V_9, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_9_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="7">
<![CDATA[
.split:82 %out_nodes_features_V_9_load = load i7 %out_nodes_features_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_9_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %out_nodes_features_V_13_addr = getelementptr i28 %out_nodes_features_V_13, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_13_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="7">
<![CDATA[
.split:84 %out_nodes_features_V_13_load = load i7 %out_nodes_features_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_13_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %out_nodes_features_V_17_addr = getelementptr i28 %out_nodes_features_V_17, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_17_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="7">
<![CDATA[
.split:86 %out_nodes_features_V_17_load = load i7 %out_nodes_features_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_17_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %out_nodes_features_V_21_addr = getelementptr i28 %out_nodes_features_V_21, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_21_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="7">
<![CDATA[
.split:88 %out_nodes_features_V_21_load = load i7 %out_nodes_features_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_21_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %out_nodes_features_V_25_addr = getelementptr i28 %out_nodes_features_V_25, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_25_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="7">
<![CDATA[
.split:90 %out_nodes_features_V_25_load = load i7 %out_nodes_features_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_25_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %out_nodes_features_V_29_addr = getelementptr i28 %out_nodes_features_V_29, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_29_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="7">
<![CDATA[
.split:92 %out_nodes_features_V_29_load = load i7 %out_nodes_features_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_29_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %out_nodes_features_V_33_addr = getelementptr i28 %out_nodes_features_V_33, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_33_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="7">
<![CDATA[
.split:94 %out_nodes_features_V_33_load = load i7 %out_nodes_features_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_33_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %out_nodes_features_V_37_addr = getelementptr i28 %out_nodes_features_V_37, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_37_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="7">
<![CDATA[
.split:96 %out_nodes_features_V_37_load = load i7 %out_nodes_features_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_37_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:97 %out_nodes_features_V_41_addr = getelementptr i28 %out_nodes_features_V_41, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_41_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="7">
<![CDATA[
.split:98 %out_nodes_features_V_41_load = load i7 %out_nodes_features_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_41_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:99 %out_nodes_features_V_45_addr = getelementptr i28 %out_nodes_features_V_45, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_45_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="7">
<![CDATA[
.split:100 %out_nodes_features_V_45_load = load i7 %out_nodes_features_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_45_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:101 %out_nodes_features_V_49_addr = getelementptr i28 %out_nodes_features_V_49, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_49_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="7">
<![CDATA[
.split:102 %out_nodes_features_V_49_load = load i7 %out_nodes_features_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_49_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:103 %out_nodes_features_V_53_addr = getelementptr i28 %out_nodes_features_V_53, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_53_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="7">
<![CDATA[
.split:104 %out_nodes_features_V_53_load = load i7 %out_nodes_features_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_53_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:105 %out_nodes_features_V_57_addr = getelementptr i28 %out_nodes_features_V_57, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_57_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="7">
<![CDATA[
.split:106 %out_nodes_features_V_57_load = load i7 %out_nodes_features_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_57_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:107 %out_nodes_features_V_0_addr = getelementptr i28 %out_nodes_features_V_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_addr"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="7">
<![CDATA[
.split:108 %out_nodes_features_V_0_load = load i7 %out_nodes_features_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:109 %out_nodes_features_V_4_addr = getelementptr i28 %out_nodes_features_V_4, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_4_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="7">
<![CDATA[
.split:110 %out_nodes_features_V_4_load = load i7 %out_nodes_features_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_4_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:111 %out_nodes_features_V_8_addr = getelementptr i28 %out_nodes_features_V_8, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_8_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="7">
<![CDATA[
.split:112 %out_nodes_features_V_8_load = load i7 %out_nodes_features_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_8_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:113 %out_nodes_features_V_12_addr = getelementptr i28 %out_nodes_features_V_12, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_12_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="7">
<![CDATA[
.split:114 %out_nodes_features_V_12_load = load i7 %out_nodes_features_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_12_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:115 %out_nodes_features_V_16_addr = getelementptr i28 %out_nodes_features_V_16, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_16_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="7">
<![CDATA[
.split:116 %out_nodes_features_V_16_load = load i7 %out_nodes_features_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_16_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:117 %out_nodes_features_V_20_addr = getelementptr i28 %out_nodes_features_V_20, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_20_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="7">
<![CDATA[
.split:118 %out_nodes_features_V_20_load = load i7 %out_nodes_features_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_20_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:119 %out_nodes_features_V_24_addr = getelementptr i28 %out_nodes_features_V_24, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_24_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="7">
<![CDATA[
.split:120 %out_nodes_features_V_24_load = load i7 %out_nodes_features_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_24_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:121 %out_nodes_features_V_28_addr = getelementptr i28 %out_nodes_features_V_28, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_28_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="7">
<![CDATA[
.split:122 %out_nodes_features_V_28_load = load i7 %out_nodes_features_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_28_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:123 %out_nodes_features_V_32_addr = getelementptr i28 %out_nodes_features_V_32, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_32_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="7">
<![CDATA[
.split:124 %out_nodes_features_V_32_load = load i7 %out_nodes_features_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_32_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:125 %out_nodes_features_V_36_addr = getelementptr i28 %out_nodes_features_V_36, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_36_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="7">
<![CDATA[
.split:126 %out_nodes_features_V_36_load = load i7 %out_nodes_features_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_36_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:127 %out_nodes_features_V_40_addr = getelementptr i28 %out_nodes_features_V_40, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_40_addr"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="7">
<![CDATA[
.split:128 %out_nodes_features_V_40_load = load i7 %out_nodes_features_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_40_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:129 %out_nodes_features_V_44_addr = getelementptr i28 %out_nodes_features_V_44, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_44_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="7">
<![CDATA[
.split:130 %out_nodes_features_V_44_load = load i7 %out_nodes_features_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_44_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:131 %out_nodes_features_V_48_addr = getelementptr i28 %out_nodes_features_V_48, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_48_addr"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="7">
<![CDATA[
.split:132 %out_nodes_features_V_48_load = load i7 %out_nodes_features_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_48_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:133 %out_nodes_features_V_52_addr = getelementptr i28 %out_nodes_features_V_52, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_52_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="7">
<![CDATA[
.split:134 %out_nodes_features_V_52_load = load i7 %out_nodes_features_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_52_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:135 %out_nodes_features_V_56_addr = getelementptr i28 %out_nodes_features_V_56, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_56_addr"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="7">
<![CDATA[
.split:136 %out_nodes_features_V_56_load = load i7 %out_nodes_features_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_56_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="7">
<![CDATA[
.split:139 %trunc_ln1550 = trunc i7 %select_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln1550"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln255 = add i7 %select_ln254, i7 4

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln254 = store i9 %add_ln254_1, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln254 = store i5 %select_ln254_2, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %store_ln255 = store i7 %add_ln255, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_254_1_VITIS_LOOP_255_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 304, i64 304, i64 304

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="7">
<![CDATA[
.split:10 %out_nodes_features_V_60_load = load i7 %out_nodes_features_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_60_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="7">
<![CDATA[
.split:12 %out_nodes_features_V_61_load = load i7 %out_nodes_features_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_61_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="7">
<![CDATA[
.split:14 %out_nodes_features_V_62_load = load i7 %out_nodes_features_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_62_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="7">
<![CDATA[
.split:16 %out_nodes_features_V_63_load = load i7 %out_nodes_features_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_63_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="7">
<![CDATA[
.split:18 %out_nodes_features_V_3_load = load i7 %out_nodes_features_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="7">
<![CDATA[
.split:20 %out_nodes_features_V_7_load = load i7 %out_nodes_features_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_7_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="7">
<![CDATA[
.split:22 %out_nodes_features_V_11_load = load i7 %out_nodes_features_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_11_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="7">
<![CDATA[
.split:24 %out_nodes_features_V_15_load = load i7 %out_nodes_features_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_15_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="7">
<![CDATA[
.split:26 %out_nodes_features_V_19_load = load i7 %out_nodes_features_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_19_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="7">
<![CDATA[
.split:28 %out_nodes_features_V_23_load = load i7 %out_nodes_features_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_23_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="7">
<![CDATA[
.split:30 %out_nodes_features_V_27_load = load i7 %out_nodes_features_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_27_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="7">
<![CDATA[
.split:32 %out_nodes_features_V_31_load = load i7 %out_nodes_features_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_31_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="7">
<![CDATA[
.split:34 %out_nodes_features_V_35_load = load i7 %out_nodes_features_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_35_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="7">
<![CDATA[
.split:36 %out_nodes_features_V_39_load = load i7 %out_nodes_features_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_39_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="7">
<![CDATA[
.split:38 %out_nodes_features_V_43_load = load i7 %out_nodes_features_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_43_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="7">
<![CDATA[
.split:40 %out_nodes_features_V_47_load = load i7 %out_nodes_features_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_47_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="7">
<![CDATA[
.split:42 %out_nodes_features_V_51_load = load i7 %out_nodes_features_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_51_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="7">
<![CDATA[
.split:44 %out_nodes_features_V_55_load = load i7 %out_nodes_features_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_55_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="7">
<![CDATA[
.split:46 %out_nodes_features_V_59_load = load i7 %out_nodes_features_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_59_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="7">
<![CDATA[
.split:48 %out_nodes_features_V_2_load = load i7 %out_nodes_features_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="7">
<![CDATA[
.split:50 %out_nodes_features_V_6_load = load i7 %out_nodes_features_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_6_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="7">
<![CDATA[
.split:52 %out_nodes_features_V_10_load = load i7 %out_nodes_features_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_10_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="7">
<![CDATA[
.split:54 %out_nodes_features_V_14_load = load i7 %out_nodes_features_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_14_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="7">
<![CDATA[
.split:56 %out_nodes_features_V_18_load = load i7 %out_nodes_features_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_18_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="7">
<![CDATA[
.split:58 %out_nodes_features_V_22_load = load i7 %out_nodes_features_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_22_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="7">
<![CDATA[
.split:60 %out_nodes_features_V_26_load = load i7 %out_nodes_features_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_26_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="7">
<![CDATA[
.split:62 %out_nodes_features_V_30_load = load i7 %out_nodes_features_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_30_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="7">
<![CDATA[
.split:64 %out_nodes_features_V_34_load = load i7 %out_nodes_features_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_34_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="7">
<![CDATA[
.split:66 %out_nodes_features_V_38_load = load i7 %out_nodes_features_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_38_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="7">
<![CDATA[
.split:68 %out_nodes_features_V_42_load = load i7 %out_nodes_features_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_42_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="7">
<![CDATA[
.split:70 %out_nodes_features_V_46_load = load i7 %out_nodes_features_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_46_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="7">
<![CDATA[
.split:72 %out_nodes_features_V_50_load = load i7 %out_nodes_features_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_50_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="7">
<![CDATA[
.split:74 %out_nodes_features_V_54_load = load i7 %out_nodes_features_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_54_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="7">
<![CDATA[
.split:76 %out_nodes_features_V_58_load = load i7 %out_nodes_features_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_58_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="7">
<![CDATA[
.split:78 %out_nodes_features_V_1_load = load i7 %out_nodes_features_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="7">
<![CDATA[
.split:80 %out_nodes_features_V_5_load = load i7 %out_nodes_features_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_5_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="7">
<![CDATA[
.split:82 %out_nodes_features_V_9_load = load i7 %out_nodes_features_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_9_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="7">
<![CDATA[
.split:84 %out_nodes_features_V_13_load = load i7 %out_nodes_features_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_13_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="7">
<![CDATA[
.split:86 %out_nodes_features_V_17_load = load i7 %out_nodes_features_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_17_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="7">
<![CDATA[
.split:88 %out_nodes_features_V_21_load = load i7 %out_nodes_features_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_21_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="7">
<![CDATA[
.split:90 %out_nodes_features_V_25_load = load i7 %out_nodes_features_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_25_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="7">
<![CDATA[
.split:92 %out_nodes_features_V_29_load = load i7 %out_nodes_features_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_29_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="7">
<![CDATA[
.split:94 %out_nodes_features_V_33_load = load i7 %out_nodes_features_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_33_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="7">
<![CDATA[
.split:96 %out_nodes_features_V_37_load = load i7 %out_nodes_features_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_37_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="7">
<![CDATA[
.split:98 %out_nodes_features_V_41_load = load i7 %out_nodes_features_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_41_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="7">
<![CDATA[
.split:100 %out_nodes_features_V_45_load = load i7 %out_nodes_features_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_45_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="7">
<![CDATA[
.split:102 %out_nodes_features_V_49_load = load i7 %out_nodes_features_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_49_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="7">
<![CDATA[
.split:104 %out_nodes_features_V_53_load = load i7 %out_nodes_features_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_53_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="7">
<![CDATA[
.split:106 %out_nodes_features_V_57_load = load i7 %out_nodes_features_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_57_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="7">
<![CDATA[
.split:108 %out_nodes_features_V_0_load = load i7 %out_nodes_features_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="7">
<![CDATA[
.split:110 %out_nodes_features_V_4_load = load i7 %out_nodes_features_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_4_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="7">
<![CDATA[
.split:112 %out_nodes_features_V_8_load = load i7 %out_nodes_features_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_8_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="7">
<![CDATA[
.split:114 %out_nodes_features_V_12_load = load i7 %out_nodes_features_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_12_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="7">
<![CDATA[
.split:116 %out_nodes_features_V_16_load = load i7 %out_nodes_features_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_16_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="7">
<![CDATA[
.split:118 %out_nodes_features_V_20_load = load i7 %out_nodes_features_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_20_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="7">
<![CDATA[
.split:120 %out_nodes_features_V_24_load = load i7 %out_nodes_features_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_24_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="7">
<![CDATA[
.split:122 %out_nodes_features_V_28_load = load i7 %out_nodes_features_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_28_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="7">
<![CDATA[
.split:124 %out_nodes_features_V_32_load = load i7 %out_nodes_features_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_32_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="7">
<![CDATA[
.split:126 %out_nodes_features_V_36_load = load i7 %out_nodes_features_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_36_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="7">
<![CDATA[
.split:128 %out_nodes_features_V_40_load = load i7 %out_nodes_features_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_40_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="7">
<![CDATA[
.split:130 %out_nodes_features_V_44_load = load i7 %out_nodes_features_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_44_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="7">
<![CDATA[
.split:132 %out_nodes_features_V_48_load = load i7 %out_nodes_features_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_48_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="7">
<![CDATA[
.split:134 %out_nodes_features_V_52_load = load i7 %out_nodes_features_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_52_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="7">
<![CDATA[
.split:136 %out_nodes_features_V_56_load = load i7 %out_nodes_features_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_56_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:137 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:138 %specloopname_ln255 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln255"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
.split:140 %switch_ln1550 = switch i6 %trunc_ln1550, void %branch252, i6 0, void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462, i6 4, void %branch196, i6 8, void %branch200, i6 12, void %branch204, i6 16, void %branch208, i6 20, void %branch212, i6 24, void %branch216, i6 28, void %branch220, i6 32, void %branch224, i6 36, void %branch228, i6 40, void %branch232, i6 44, void %branch236, i6 48, void %branch240, i6 52, void %branch244, i6 56, void %branch248

]]></Node>
<StgValue><ssdm name="switch_ln1550"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch248:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch244:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch240:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch236:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch232:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch228:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch224:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch220:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch216:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch212:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch208:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch204:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch200:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch196:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
<literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch252:0 %br_ln1550 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0" op_8_bw="28" op_9_bw="0" op_10_bw="28" op_11_bw="0" op_12_bw="28" op_13_bw="0" op_14_bw="28" op_15_bw="0" op_16_bw="28" op_17_bw="0" op_18_bw="28" op_19_bw="0" op_20_bw="28" op_21_bw="0" op_22_bw="28" op_23_bw="0" op_24_bw="28" op_25_bw="0" op_26_bw="28" op_27_bw="0" op_28_bw="28" op_29_bw="0" op_30_bw="28" op_31_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462:0 %x_V = phi i28 %out_nodes_features_V_4_load, void %branch196, i28 %out_nodes_features_V_8_load, void %branch200, i28 %out_nodes_features_V_12_load, void %branch204, i28 %out_nodes_features_V_16_load, void %branch208, i28 %out_nodes_features_V_20_load, void %branch212, i28 %out_nodes_features_V_24_load, void %branch216, i28 %out_nodes_features_V_28_load, void %branch220, i28 %out_nodes_features_V_32_load, void %branch224, i28 %out_nodes_features_V_36_load, void %branch228, i28 %out_nodes_features_V_40_load, void %branch232, i28 %out_nodes_features_V_44_load, void %branch236, i28 %out_nodes_features_V_48_load, void %branch240, i28 %out_nodes_features_V_52_load, void %branch244, i28 %out_nodes_features_V_56_load, void %branch248, i28 %out_nodes_features_V_60_load, void %branch252, i28 %out_nodes_features_V_0_load, void %.split

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462:1 %icmp_ln1550 = icmp_slt  i28 %x_V, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln1550"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split462:2 %br_ln257 = br i1 %icmp_ln1550, void, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
:0 %switch_ln261 = switch i6 %trunc_ln1550, void %branch700, i6 0, void %branch640, i6 4, void %branch644, i6 8, void %branch648, i6 12, void %branch652, i6 16, void %branch656, i6 20, void %branch660, i6 24, void %branch664, i6 28, void %branch668, i6 32, void %branch672, i6 36, void %branch676, i6 40, void %branch680, i6 44, void %branch684, i6 48, void %branch688, i6 52, void %branch692, i6 56, void %branch696

]]></Node>
<StgValue><ssdm name="switch_ln261"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %switch_ln259 = switch i6 %trunc_ln1550, void %branch764, i6 0, void %branch704, i6 4, void %branch708, i6 8, void %branch712, i6 12, void %branch716, i6 16, void %branch720, i6 20, void %branch724, i6 24, void %branch728, i6 28, void %branch732, i6 32, void %branch736, i6 36, void %branch740, i6 40, void %branch744, i6 44, void %branch748, i6 48, void %branch752, i6 52, void %branch756, i6 56, void %branch760

]]></Node>
<StgValue><ssdm name="switch_ln259"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:0 %or_ln1550 = or i6 %trunc_ln1550, i6 1

]]></Node>
<StgValue><ssdm name="or_ln1550"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:1 %x_V_1 = mux i28 @_ssdm_op_Mux.ap_auto.64i28.i6, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_1_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_5_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_9_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_13_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_17_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_21_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_25_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_29_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_33_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_37_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_41_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_45_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_49_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_53_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_57_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i28 %out_nodes_features_V_61_load, i6 %or_ln1550

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:2 %icmp_ln1550_1 = icmp_slt  i28 %x_V_1, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln1550_1"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:3 %br_ln257 = br i1 %icmp_ln1550_1, void, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
:0 %switch_ln261 = switch i6 %or_ln1550, void %branch637, i6 1, void %branch577, i6 5, void %branch581, i6 9, void %branch585, i6 13, void %branch589, i6 17, void %branch593, i6 21, void %branch597, i6 25, void %branch601, i6 29, void %branch605, i6 33, void %branch609, i6 37, void %branch613, i6 41, void %branch617, i6 45, void %branch621, i6 49, void %branch625, i6 53, void %branch629, i6 57, void %branch633

]]></Node>
<StgValue><ssdm name="switch_ln261"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:2 %switch_ln259 = switch i6 %or_ln1550, void %branch573, i6 1, void %branch513, i6 5, void %branch517, i6 9, void %branch521, i6 13, void %branch525, i6 17, void %branch529, i6 21, void %branch533, i6 25, void %branch537, i6 29, void %branch541, i6 33, void %branch545, i6 37, void %branch549, i6 41, void %branch553, i6 45, void %branch557, i6 49, void %branch561, i6 53, void %branch565, i6 57, void %branch569

]]></Node>
<StgValue><ssdm name="switch_ln259"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:0 %or_ln1550_1 = or i6 %trunc_ln1550, i6 2

]]></Node>
<StgValue><ssdm name="or_ln1550_1"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:1 %x_V_2 = mux i28 @_ssdm_op_Mux.ap_auto.64i28.i6, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_2_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_6_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_10_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_14_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_18_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_22_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_26_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_30_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_34_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_38_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_42_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_46_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_50_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_54_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_58_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i28 %out_nodes_features_V_62_load, i6 %or_ln1550_1

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:2 %icmp_ln1550_2 = icmp_slt  i28 %x_V_2, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln1550_2"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:3 %br_ln257 = br i1 %icmp_ln1550_2, void, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
:0 %switch_ln261 = switch i6 %or_ln1550_1, void %branch510, i6 2, void %branch450, i6 6, void %branch454, i6 10, void %branch458, i6 14, void %branch462, i6 18, void %branch466, i6 22, void %branch470, i6 26, void %branch474, i6 30, void %branch478, i6 34, void %branch482, i6 38, void %branch486, i6 42, void %branch490, i6 46, void %branch494, i6 50, void %branch498, i6 54, void %branch502, i6 58, void %branch506

]]></Node>
<StgValue><ssdm name="switch_ln261"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:2 %switch_ln259 = switch i6 %or_ln1550_1, void %branch446, i6 2, void %branch386, i6 6, void %branch390, i6 10, void %branch394, i6 14, void %branch398, i6 18, void %branch402, i6 22, void %branch406, i6 26, void %branch410, i6 30, void %branch414, i6 34, void %branch418, i6 38, void %branch422, i6 42, void %branch426, i6 46, void %branch430, i6 50, void %branch434, i6 54, void %branch438, i6 58, void %branch442

]]></Node>
<StgValue><ssdm name="switch_ln259"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:0 %or_ln1550_2 = or i6 %trunc_ln1550, i6 3

]]></Node>
<StgValue><ssdm name="or_ln1550_2"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="6">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:1 %x_V_3 = mux i28 @_ssdm_op_Mux.ap_auto.64i28.i6, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_3_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_7_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_11_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_15_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_19_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_23_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_27_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_31_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_35_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_39_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_43_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_47_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_51_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_55_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_59_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i28 %out_nodes_features_V_63_load, i6 %or_ln1550_2

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:2 %icmp_ln1550_3 = icmp_slt  i28 %x_V_3, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln1550_3"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:3 %br_ln257 = br i1 %icmp_ln1550_3, void, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
:0 %switch_ln261 = switch i6 %or_ln1550_2, void %branch383, i6 3, void %branch323, i6 7, void %branch327, i6 11, void %branch331, i6 15, void %branch335, i6 19, void %branch339, i6 23, void %branch343, i6 27, void %branch347, i6 31, void %branch351, i6 35, void %branch355, i6 39, void %branch359, i6 43, void %branch363, i6 47, void %branch367, i6 51, void %branch371, i6 55, void %branch375, i6 59, void %branch379

]]></Node>
<StgValue><ssdm name="switch_ln261"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:2 %switch_ln259 = switch i6 %or_ln1550_2, void %branch319, i6 3, void %branch259, i6 7, void %branch263, i6 11, void %branch267, i6 15, void %branch271, i6 19, void %branch275, i6 23, void %branch279, i6 27, void %branch283, i6 31, void %branch287, i6 35, void %branch291, i6 39, void %branch295, i6 43, void %branch299, i6 47, void %branch303, i6 51, void %branch307, i6 55, void %branch311, i6 59, void %branch315

]]></Node>
<StgValue><ssdm name="switch_ln259"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch696:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch692:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch688:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch684:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch680:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch676:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch672:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch668:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch664:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch660:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch656:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch652:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch648:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch644:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch640:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch700:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch760:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch756:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch752:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch748:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch744:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch740:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch736:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch732:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch728:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch724:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch720:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch716:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch712:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch708:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch704:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch764:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch633:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch629:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch625:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch621:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch617:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch613:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch609:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch605:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch601:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch597:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch593:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch589:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch585:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch581:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch577:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch637:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch569:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch565:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch561:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch557:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch553:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
branch549:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch545:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch541:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch537:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch533:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch529:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch525:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch521:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch517:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch513:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch573:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch506:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch502:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch498:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch494:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch490:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch486:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch482:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch478:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch474:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch470:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch466:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch462:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch458:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch454:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch450:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch510:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch442:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch438:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch434:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch430:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch426:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch422:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
branch418:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch414:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch410:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch406:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch402:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch398:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch394:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch390:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch386:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
branch446:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch379:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch375:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch371:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch367:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch363:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
branch359:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch355:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch351:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch347:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch343:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch339:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch335:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch331:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch327:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
branch323:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch383:2 %br_ln261 = br void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
branch315:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch311:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch307:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch303:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
branch299:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch295:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch291:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
branch287:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch283:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch279:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch275:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch271:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch267:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
branch263:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch259:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch319:2 %br_ln259 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0">
<![CDATA[
:0 %ret_ln265 = ret

]]></Node>
<StgValue><ssdm name="ret_ln265"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch696:0 %out_nodes_features_skip_concat_bias_V_56_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_addr_1"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch696:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_56_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch692:0 %out_nodes_features_skip_concat_bias_V_52_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_addr_1"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch692:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_52_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch688:0 %out_nodes_features_skip_concat_bias_V_48_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch688:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_48_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch684:0 %out_nodes_features_skip_concat_bias_V_44_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_addr_1"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch684:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_44_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch680:0 %out_nodes_features_skip_concat_bias_V_40_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch680:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_40_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch676:0 %out_nodes_features_skip_concat_bias_V_36_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_addr_1"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch676:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_36_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch672:0 %out_nodes_features_skip_concat_bias_V_32_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch672:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_32_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch668:0 %out_nodes_features_skip_concat_bias_V_28_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch668:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch664:0 %out_nodes_features_skip_concat_bias_V_24_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch664:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_24_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch660:0 %out_nodes_features_skip_concat_bias_V_20_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch660:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_20_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch656:0 %out_nodes_features_skip_concat_bias_V_16_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch656:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_16_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch652:0 %out_nodes_features_skip_concat_bias_V_12_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch652:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch648:0 %out_nodes_features_skip_concat_bias_V_8_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch648:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch644:0 %out_nodes_features_skip_concat_bias_V_4_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch644:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch640:0 %out_nodes_features_skip_concat_bias_V_0_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch640:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch700:0 %out_nodes_features_skip_concat_bias_V_60_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch700:1 %store_ln261 = store i28 %x_V, i7 %out_nodes_features_skip_concat_bias_V_60_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %sum_V = add i28 %call_ret7, i28 268173312

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch760:0 %out_nodes_features_skip_concat_bias_V_56_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_addr"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch760:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch756:0 %out_nodes_features_skip_concat_bias_V_52_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_addr"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch756:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch752:0 %out_nodes_features_skip_concat_bias_V_48_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_addr"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch752:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch748:0 %out_nodes_features_skip_concat_bias_V_44_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_addr"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch748:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch744:0 %out_nodes_features_skip_concat_bias_V_40_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_addr"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch744:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch740:0 %out_nodes_features_skip_concat_bias_V_36_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_addr"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch740:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch736:0 %out_nodes_features_skip_concat_bias_V_32_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_addr"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="-32"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch736:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch732:0 %out_nodes_features_skip_concat_bias_V_28_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_addr"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="28"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch732:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch728:0 %out_nodes_features_skip_concat_bias_V_24_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_addr"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="24"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch728:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch724:0 %out_nodes_features_skip_concat_bias_V_20_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_addr"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="20"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch724:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch720:0 %out_nodes_features_skip_concat_bias_V_16_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_addr"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="16"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch720:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch716:0 %out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="12"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch716:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch712:0 %out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="8"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch712:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch708:0 %out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="4"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch708:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch704:0 %out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="0"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch704:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch764:0 %out_nodes_features_skip_concat_bias_V_60_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_addr"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1550" val="!0"/>
<literal name="trunc_ln1550" val="!4"/>
<literal name="trunc_ln1550" val="!8"/>
<literal name="trunc_ln1550" val="!12"/>
<literal name="trunc_ln1550" val="!16"/>
<literal name="trunc_ln1550" val="!20"/>
<literal name="trunc_ln1550" val="!24"/>
<literal name="trunc_ln1550" val="!28"/>
<literal name="trunc_ln1550" val="!32"/>
<literal name="trunc_ln1550" val="!36"/>
<literal name="trunc_ln1550" val="!40"/>
<literal name="trunc_ln1550" val="!44"/>
<literal name="trunc_ln1550" val="!48"/>
<literal name="trunc_ln1550" val="!52"/>
<literal name="trunc_ln1550" val="!56"/>
<literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch764:1 %store_ln259 = store i28 %sum_V, i7 %out_nodes_features_skip_concat_bias_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1050:0 %br_ln260 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch633:0 %out_nodes_features_skip_concat_bias_V_57_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch633:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_57_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch629:0 %out_nodes_features_skip_concat_bias_V_53_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch629:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_53_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch625:0 %out_nodes_features_skip_concat_bias_V_49_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch625:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_49_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch621:0 %out_nodes_features_skip_concat_bias_V_45_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch621:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_45_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch617:0 %out_nodes_features_skip_concat_bias_V_41_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch617:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_41_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch613:0 %out_nodes_features_skip_concat_bias_V_37_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch613:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch609:0 %out_nodes_features_skip_concat_bias_V_33_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch609:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_33_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch605:0 %out_nodes_features_skip_concat_bias_V_29_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch605:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_29_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch601:0 %out_nodes_features_skip_concat_bias_V_25_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch601:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_25_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch597:0 %out_nodes_features_skip_concat_bias_V_21_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch597:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_21_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch593:0 %out_nodes_features_skip_concat_bias_V_17_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch593:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_17_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch589:0 %out_nodes_features_skip_concat_bias_V_13_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch589:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch585:0 %out_nodes_features_skip_concat_bias_V_9_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch585:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch581:0 %out_nodes_features_skip_concat_bias_V_5_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch581:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch577:0 %out_nodes_features_skip_concat_bias_V_1_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch577:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch637:0 %out_nodes_features_skip_concat_bias_V_61_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch637:1 %store_ln261 = store i28 %x_V_1, i7 %out_nodes_features_skip_concat_bias_V_61_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:1 %sum_V_2 = add i28 %call_ret5, i28 268173312

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch569:0 %out_nodes_features_skip_concat_bias_V_57_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_addr"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch569:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch565:0 %out_nodes_features_skip_concat_bias_V_53_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_addr"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch565:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch561:0 %out_nodes_features_skip_concat_bias_V_49_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_addr"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch561:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch557:0 %out_nodes_features_skip_concat_bias_V_45_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_addr"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch557:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch553:0 %out_nodes_features_skip_concat_bias_V_41_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_addr"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch553:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch549:0 %out_nodes_features_skip_concat_bias_V_37_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_addr"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch549:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch545:0 %out_nodes_features_skip_concat_bias_V_33_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_addr"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch545:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch541:0 %out_nodes_features_skip_concat_bias_V_29_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_addr"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch541:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch537:0 %out_nodes_features_skip_concat_bias_V_25_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_addr"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch537:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch533:0 %out_nodes_features_skip_concat_bias_V_21_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_addr"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch533:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch529:0 %out_nodes_features_skip_concat_bias_V_17_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_addr"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch529:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch525:0 %out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch525:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch521:0 %out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch521:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch517:0 %out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch517:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch513:0 %out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch513:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch573:0 %out_nodes_features_skip_concat_bias_V_61_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_addr"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
<literal name="or_ln1550" val="!1"/>
<literal name="or_ln1550" val="!5"/>
<literal name="or_ln1550" val="!9"/>
<literal name="or_ln1550" val="!13"/>
<literal name="or_ln1550" val="!17"/>
<literal name="or_ln1550" val="!21"/>
<literal name="or_ln1550" val="!25"/>
<literal name="or_ln1550" val="!29"/>
<literal name="or_ln1550" val="!33"/>
<literal name="or_ln1550" val="!37"/>
<literal name="or_ln1550" val="!41"/>
<literal name="or_ln1550" val="!45"/>
<literal name="or_ln1550" val="!49"/>
<literal name="or_ln1550" val="!53"/>
<literal name="or_ln1550" val="!57"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch573:1 %store_ln259 = store i28 %sum_V_2, i7 %out_nodes_features_skip_concat_bias_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1854:0 %br_ln260 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch506:0 %out_nodes_features_skip_concat_bias_V_58_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_addr_1"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch506:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_58_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch502:0 %out_nodes_features_skip_concat_bias_V_54_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch502:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_54_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch498:0 %out_nodes_features_skip_concat_bias_V_50_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_addr_1"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch498:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_50_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch494:0 %out_nodes_features_skip_concat_bias_V_46_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_addr_1"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch494:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_46_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch490:0 %out_nodes_features_skip_concat_bias_V_42_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_addr_1"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch490:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_42_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch486:0 %out_nodes_features_skip_concat_bias_V_38_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_addr_1"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch486:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch482:0 %out_nodes_features_skip_concat_bias_V_34_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_addr_1"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch482:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_34_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch478:0 %out_nodes_features_skip_concat_bias_V_30_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_addr_1"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch478:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_30_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch474:0 %out_nodes_features_skip_concat_bias_V_26_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_addr_1"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch474:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_26_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch470:0 %out_nodes_features_skip_concat_bias_V_22_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch470:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_22_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch466:0 %out_nodes_features_skip_concat_bias_V_18_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_addr_1"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch466:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_18_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch462:0 %out_nodes_features_skip_concat_bias_V_14_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr_1"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch462:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch458:0 %out_nodes_features_skip_concat_bias_V_10_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr_1"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch458:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch454:0 %out_nodes_features_skip_concat_bias_V_6_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch454:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch450:0 %out_nodes_features_skip_concat_bias_V_2_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr_1"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch450:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch510:0 %out_nodes_features_skip_concat_bias_V_62_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch510:1 %store_ln261 = store i28 %x_V_2, i7 %out_nodes_features_skip_concat_bias_V_62_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:1 %sum_V_3 = add i28 %call_ret3, i28 268173312

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch442:0 %out_nodes_features_skip_concat_bias_V_58_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_addr"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch442:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch438:0 %out_nodes_features_skip_concat_bias_V_54_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_addr"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch438:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch434:0 %out_nodes_features_skip_concat_bias_V_50_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_addr"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch434:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch430:0 %out_nodes_features_skip_concat_bias_V_46_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_addr"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch430:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch426:0 %out_nodes_features_skip_concat_bias_V_42_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_addr"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch426:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch422:0 %out_nodes_features_skip_concat_bias_V_38_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_addr"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch422:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch418:0 %out_nodes_features_skip_concat_bias_V_34_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_addr"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch418:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch414:0 %out_nodes_features_skip_concat_bias_V_30_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_addr"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch414:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch410:0 %out_nodes_features_skip_concat_bias_V_26_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_addr"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch410:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch406:0 %out_nodes_features_skip_concat_bias_V_22_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_addr"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch406:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch402:0 %out_nodes_features_skip_concat_bias_V_18_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_addr"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch402:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch398:0 %out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch398:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch394:0 %out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch394:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch390:0 %out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch390:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch386:0 %out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch386:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch446:0 %out_nodes_features_skip_concat_bias_V_62_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_addr"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
<literal name="or_ln1550_1" val="!2"/>
<literal name="or_ln1550_1" val="!6"/>
<literal name="or_ln1550_1" val="!10"/>
<literal name="or_ln1550_1" val="!14"/>
<literal name="or_ln1550_1" val="!18"/>
<literal name="or_ln1550_1" val="!22"/>
<literal name="or_ln1550_1" val="!26"/>
<literal name="or_ln1550_1" val="!30"/>
<literal name="or_ln1550_1" val="!34"/>
<literal name="or_ln1550_1" val="!38"/>
<literal name="or_ln1550_1" val="!42"/>
<literal name="or_ln1550_1" val="!46"/>
<literal name="or_ln1550_1" val="!50"/>
<literal name="or_ln1550_1" val="!54"/>
<literal name="or_ln1550_1" val="!58"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch446:1 %store_ln259 = store i28 %sum_V_3, i7 %out_nodes_features_skip_concat_bias_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2723:0 %br_ln260 = br void %_ZleILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch379:0 %out_nodes_features_skip_concat_bias_V_59_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch379:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_59_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch375:0 %out_nodes_features_skip_concat_bias_V_55_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch375:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_55_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch371:0 %out_nodes_features_skip_concat_bias_V_51_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_addr_1"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch371:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_51_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch367:0 %out_nodes_features_skip_concat_bias_V_47_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_addr_1"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch367:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_47_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch363:0 %out_nodes_features_skip_concat_bias_V_43_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch363:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_43_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch359:0 %out_nodes_features_skip_concat_bias_V_39_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_addr_1"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch359:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_39_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch355:0 %out_nodes_features_skip_concat_bias_V_35_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_addr_1"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch355:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_35_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch351:0 %out_nodes_features_skip_concat_bias_V_31_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch351:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_31_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch347:0 %out_nodes_features_skip_concat_bias_V_27_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_addr_1"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch347:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch343:0 %out_nodes_features_skip_concat_bias_V_23_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch343:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_23_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch339:0 %out_nodes_features_skip_concat_bias_V_19_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch339:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_19_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch335:0 %out_nodes_features_skip_concat_bias_V_15_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch335:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch331:0 %out_nodes_features_skip_concat_bias_V_11_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch331:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch327:0 %out_nodes_features_skip_concat_bias_V_7_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch327:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch323:0 %out_nodes_features_skip_concat_bias_V_3_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch323:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch383:0 %out_nodes_features_skip_concat_bias_V_63_addr_1 = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch383:1 %store_ln261 = store i28 %x_V_3, i7 %out_nodes_features_skip_concat_bias_V_63_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:1 %sum_V_4 = add i28 %call_ret, i28 268173312

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch315:0 %out_nodes_features_skip_concat_bias_V_59_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_addr"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch315:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch311:0 %out_nodes_features_skip_concat_bias_V_55_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_addr"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch311:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch307:0 %out_nodes_features_skip_concat_bias_V_51_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_addr"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch307:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch303:0 %out_nodes_features_skip_concat_bias_V_47_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_addr"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch303:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch299:0 %out_nodes_features_skip_concat_bias_V_43_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_addr"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch299:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch295:0 %out_nodes_features_skip_concat_bias_V_39_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_addr"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch295:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch291:0 %out_nodes_features_skip_concat_bias_V_35_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_addr"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch291:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch287:0 %out_nodes_features_skip_concat_bias_V_31_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_addr"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch287:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch283:0 %out_nodes_features_skip_concat_bias_V_27_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_addr"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch283:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch279:0 %out_nodes_features_skip_concat_bias_V_23_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_addr"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch279:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch275:0 %out_nodes_features_skip_concat_bias_V_19_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_addr"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch275:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch271:0 %out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch271:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch267:0 %out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch267:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch263:0 %out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch263:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch259:0 %out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch259:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch319:0 %out_nodes_features_skip_concat_bias_V_63_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_addr"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
<literal name="or_ln1550_2" val="!3"/>
<literal name="or_ln1550_2" val="!7"/>
<literal name="or_ln1550_2" val="!11"/>
<literal name="or_ln1550_2" val="!15"/>
<literal name="or_ln1550_2" val="!19"/>
<literal name="or_ln1550_2" val="!23"/>
<literal name="or_ln1550_2" val="!27"/>
<literal name="or_ln1550_2" val="!31"/>
<literal name="or_ln1550_2" val="!35"/>
<literal name="or_ln1550_2" val="!39"/>
<literal name="or_ln1550_2" val="!43"/>
<literal name="or_ln1550_2" val="!47"/>
<literal name="or_ln1550_2" val="!51"/>
<literal name="or_ln1550_2" val="!55"/>
<literal name="or_ln1550_2" val="!59"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch319:1 %store_ln259 = store i28 %sum_V_4, i7 %out_nodes_features_skip_concat_bias_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3592:0 %br_ln260 = br void

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="681" st_id="5" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="685" st_id="6" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="689" st_id="7" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="693" st_id="8" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="697" st_id="9" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="701" st_id="10" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="705" st_id="11" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="709" st_id="12" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="713" st_id="13" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="717" st_id="14" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="721" st_id="15" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="725" st_id="16" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %call_ret7 = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1:0 %call_ret5 = call i28 @exp<28, 10>, i28 %x_V_1, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2:0 %call_ret3 = call i28 @exp<28, 10>, i28 %x_V_2, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1550_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3:0 %call_ret = call i28 @exp<28, 10>, i28 %x_V_3, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
