
260108_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000796c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08007b0c  08007b0c  00008b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c4c  08007c4c  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c4c  08007c4c  00008c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c54  08007c54  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c54  08007c54  00008c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c58  08007c58  00008c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007c5c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000440c  20000060  08007cbc  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000446c  08007cbc  0000946c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c977  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8a  00000000  00000000  00025a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001960  00000000  00000000  0002a498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001390  00000000  00000000  0002bdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bacd  00000000  00000000  0002d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002294d  00000000  00000000  00048c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c54d  00000000  00000000  0006b5a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107aef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bb8  00000000  00000000  00107b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0010e6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007af4 	.word	0x08007af4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08007af4 	.word	0x08007af4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	2000012c 	.word	0x2000012c

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 80005e6:	f000 ffcb 	bl	8001580 <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ea:	4b27      	ldr	r3, [pc, #156]	@ (8000688 <MX_FREERTOS_Init+0xa8>)
 80005ec:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80005f0:	461d      	mov	r5, r3
 80005f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f004 fa3c 	bl	8004a82 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <MX_FREERTOS_Init+0xac>)
 800060e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000610:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <MX_FREERTOS_Init+0xb0>)
 8000612:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000616:	461d      	mov	r5, r3
 8000618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000624:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f004 fa29 	bl	8004a82 <osThreadCreate>
 8000630:	4603      	mov	r3, r0
 8000632:	4a18      	ldr	r2, [pc, #96]	@ (8000694 <MX_FREERTOS_Init+0xb4>)
 8000634:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000636:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_FREERTOS_Init+0xb8>)
 8000638:	f107 041c 	add.w	r4, r7, #28
 800063c:	461d      	mov	r5, r3
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800064a:	f107 031c 	add.w	r3, r7, #28
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f004 fa16 	bl	8004a82 <osThreadCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a10      	ldr	r2, [pc, #64]	@ (800069c <MX_FREERTOS_Init+0xbc>)
 800065a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 800065c:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_FREERTOS_Init+0xc0>)
 800065e:	463c      	mov	r4, r7
 8000660:	461d      	mov	r5, r3
 8000662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000666:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 800066e:	463b      	mov	r3, r7
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 fa05 	bl	8004a82 <osThreadCreate>
 8000678:	4603      	mov	r3, r0
 800067a:	4a0a      	ldr	r2, [pc, #40]	@ (80006a4 <MX_FREERTOS_Init+0xc4>)
 800067c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800067e:	bf00      	nop
 8000680:	3770      	adds	r7, #112	@ 0x70
 8000682:	46bd      	mov	sp, r7
 8000684:	bdb0      	pop	{r4, r5, r7, pc}
 8000686:	bf00      	nop
 8000688:	08007b18 	.word	0x08007b18
 800068c:	2000007c 	.word	0x2000007c
 8000690:	08007b44 	.word	0x08007b44
 8000694:	20000080 	.word	0x20000080
 8000698:	08007b70 	.word	0x08007b70
 800069c:	20000084 	.word	0x20000084
 80006a0:	08007b9c 	.word	0x08007b9c
 80006a4:	20000088 	.word	0x20000088

080006a8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f004 fa32 	bl	8004b1a <osDelay>
 80006b6:	e7fb      	b.n	80006b0 <StartDefaultTask+0x8>

080006b8 <Listener>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Listener */
	Listener_Init();
 80006c0:	f000 feb2 	bl	8001428 <Listener_Init>
	/* Infinite loop */
	for (;;) {
		Listener_Excute();
 80006c4:	f000 feb6 	bl	8001434 <Listener_Excute>
		osDelay(1);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f004 fa26 	bl	8004b1a <osDelay>
		Listener_Excute();
 80006ce:	bf00      	nop
 80006d0:	e7f8      	b.n	80006c4 <Listener+0xc>

080006d2 <Controller>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller */
	Controller_Init();
 80006da:	f000 fde4 	bl	80012a6 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Excute();
 80006de:	f000 fde8 	bl	80012b2 <Controller_Excute>
		osDelay(1);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f004 fa19 	bl	8004b1a <osDelay>
		Controller_Excute();
 80006e8:	bf00      	nop
 80006ea:	e7f8      	b.n	80006de <Controller+0xc>

080006ec <Presenter>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Presenter */
	Presenter_Init();
 80006f4:	f000 ff8e 	bl	8001614 <Presenter_Init>
	/* Infinite loop */
	for (;;) {
		Presenter_Excute();
 80006f8:	f000 ff92 	bl	8001620 <Presenter_Excute>
		osDelay(1);
 80006fc:	2001      	movs	r0, #1
 80006fe:	f004 fa0c 	bl	8004b1a <osDelay>
		Presenter_Excute();
 8000702:	bf00      	nop
 8000704:	e7f8      	b.n	80006f8 <Presenter+0xc>
	...

08000708 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	@ 0x28
 800070c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a22      	ldr	r2, [pc, #136]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a1b      	ldr	r2, [pc, #108]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
 800074a:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a14      	ldr	r2, [pc, #80]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a0d      	ldr	r2, [pc, #52]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC5 PC6 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_11
 800078e:	f44f 53e3 	mov.w	r3, #7264	@ 0x1c60
 8000792:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000794:	2300      	movs	r3, #0
 8000796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4804      	ldr	r0, [pc, #16]	@ (80007b4 <MX_GPIO_Init+0xac>)
 80007a4:	f001 fb3a 	bl	8001e1c <HAL_GPIO_Init>

}
 80007a8:	bf00      	nop
 80007aa:	3728      	adds	r7, #40	@ 0x28
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020800 	.word	0x40020800

080007b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007be:	4a13      	ldr	r2, [pc, #76]	@ (800080c <MX_I2C1_Init+0x54>)
 80007c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007c4:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <MX_I2C1_Init+0x58>)
 80007c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007e2:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ee:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007f4:	4804      	ldr	r0, [pc, #16]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f6:	f001 fcad 	bl	8002154 <HAL_I2C_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000800:	f000 f8e4 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000032c 	.word	0x2000032c
 800080c:	40005400 	.word	0x40005400
 8000810:	000186a0 	.word	0x000186a0

08000814 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <HAL_I2C_MspInit+0x84>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12c      	bne.n	8000890 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b18      	ldr	r3, [pc, #96]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a17      	ldr	r2, [pc, #92]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b15      	ldr	r3, [pc, #84]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000852:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000858:	2312      	movs	r3, #18
 800085a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000864:	2304      	movs	r3, #4
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	4619      	mov	r1, r3
 800086e:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <HAL_I2C_MspInit+0x8c>)
 8000870:	f001 fad4 	bl	8001e1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000882:	6413      	str	r3, [r2, #64]	@ 0x40
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40005400 	.word	0x40005400
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020400 	.word	0x40020400

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a8:	f001 f970 	bl	8001b8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ac:	f000 f814 	bl	80008d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b0:	f7ff ff2a 	bl	8000708 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008b4:	f7ff ff80 	bl	80007b8 <MX_I2C1_Init>
  MX_TIM1_Init();
 80008b8:	f000 fa30 	bl	8000d1c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80008bc:	f000 fc58 	bl	8001170 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80008c0:	f000 fa7c 	bl	8000dbc <MX_TIM2_Init>
  MX_SPI1_Init();
 80008c4:	f000 f888 	bl	80009d8 <MX_SPI1_Init>
  MX_TIM3_Init();
 80008c8:	f000 faf8 	bl	8000ebc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008cc:	f7ff fe88 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008d0:	f004 f8d0 	bl	8004a74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <main+0x30>

080008d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b094      	sub	sp, #80	@ 0x50
 80008dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008de:	f107 0320 	add.w	r3, r7, #32
 80008e2:	2230      	movs	r2, #48	@ 0x30
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f006 fc28 	bl	800713c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ec:	f107 030c 	add.w	r3, r7, #12
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fc:	2300      	movs	r3, #0
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <SystemClock_Config+0xc8>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000904:	4a26      	ldr	r2, [pc, #152]	@ (80009a0 <SystemClock_Config+0xc8>)
 8000906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800090a:	6413      	str	r3, [r2, #64]	@ 0x40
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <SystemClock_Config+0xc8>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000914:	60bb      	str	r3, [r7, #8]
 8000916:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000918:	2300      	movs	r3, #0
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <SystemClock_Config+0xcc>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a20      	ldr	r2, [pc, #128]	@ (80009a4 <SystemClock_Config+0xcc>)
 8000922:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	4b1e      	ldr	r3, [pc, #120]	@ (80009a4 <SystemClock_Config+0xcc>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000934:	2301      	movs	r3, #1
 8000936:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000938:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800093c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800093e:	2302      	movs	r3, #2
 8000940:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000942:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000948:	2304      	movs	r3, #4
 800094a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800094c:	2364      	movs	r3, #100	@ 0x64
 800094e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000950:	2302      	movs	r3, #2
 8000952:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000954:	2304      	movs	r3, #4
 8000956:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000958:	f107 0320 	add.w	r3, r7, #32
 800095c:	4618      	mov	r0, r3
 800095e:	f002 f897 	bl	8002a90 <HAL_RCC_OscConfig>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000968:	f000 f830 	bl	80009cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096c:	230f      	movs	r3, #15
 800096e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000970:	2302      	movs	r3, #2
 8000972:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800097c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2103      	movs	r1, #3
 8000988:	4618      	mov	r0, r3
 800098a:	f002 faf9 	bl	8002f80 <HAL_RCC_ClockConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000994:	f000 f81a 	bl	80009cc <Error_Handler>
  }
}
 8000998:	bf00      	nop
 800099a:	3750      	adds	r7, #80	@ 0x50
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000

080009a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a04      	ldr	r2, [pc, #16]	@ (80009c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d101      	bne.n	80009be <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009ba:	f001 f909 	bl	8001bd0 <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
//		Listener_Tracking_ISR();
	}
  /* USER CODE END Callback 1 */
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40014800 	.word	0x40014800

080009cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d0:	b672      	cpsid	i
}
 80009d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <Error_Handler+0x8>

080009d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80009dc:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009de:	4a18      	ldr	r2, [pc, #96]	@ (8000a40 <MX_SPI1_Init+0x68>)
 80009e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009e2:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ea:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f0:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009f6:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a10:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a24:	220a      	movs	r2, #10
 8000a26:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a28:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a2a:	f002 fcfb 	bl	8003424 <HAL_SPI_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a34:	f7ff ffca 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000380 	.word	0x20000380
 8000a40:	40013000 	.word	0x40013000

08000a44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	@ 0x28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a19      	ldr	r2, [pc, #100]	@ (8000ac8 <HAL_SPI_MspInit+0x84>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d12b      	bne.n	8000abe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6e:	4a17      	ldr	r2, [pc, #92]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a10      	ldr	r2, [pc, #64]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a9e:	23e0      	movs	r3, #224	@ 0xe0
 8000aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aae:	2305      	movs	r3, #5
 8000ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <HAL_SPI_MspInit+0x8c>)
 8000aba:	f001 f9af 	bl	8001e1c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000abe:	bf00      	nop
 8000ac0:	3728      	adds	r7, #40	@ 0x28
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40013000 	.word	0x40013000
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40020000 	.word	0x40020000

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <HAL_MspInit+0x54>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	4a11      	ldr	r2, [pc, #68]	@ (8000b28 <HAL_MspInit+0x54>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aea:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <HAL_MspInit+0x54>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <HAL_MspInit+0x54>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afe:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <HAL_MspInit+0x54>)
 8000b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <HAL_MspInit+0x54>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	210f      	movs	r1, #15
 8000b16:	f06f 0001 	mvn.w	r0, #1
 8000b1a:	f001 f955 	bl	8001dc8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800

08000b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08c      	sub	sp, #48	@ 0x30
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b44:	4a2d      	ldr	r2, [pc, #180]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b58:	f107 020c 	add.w	r2, r7, #12
 8000b5c:	f107 0310 	add.w	r3, r7, #16
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 fc2c 	bl	80033c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b68:	f002 fc16 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 8000b6c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b70:	4a23      	ldr	r2, [pc, #140]	@ (8000c00 <HAL_InitTick+0xd4>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	0c9b      	lsrs	r3, r3, #18
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b7c:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b7e:	4a22      	ldr	r2, [pc, #136]	@ (8000c08 <HAL_InitTick+0xdc>)
 8000b80:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b82:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b88:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b96:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000ba2:	4818      	ldr	r0, [pc, #96]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000ba4:	f002 fcc7 	bl	8003536 <HAL_TIM_Base_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d11b      	bne.n	8000bee <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000bb6:	4813      	ldr	r0, [pc, #76]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000bb8:	f002 fd0c 	bl	80035d4 <HAL_TIM_Base_Start_IT>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d111      	bne.n	8000bee <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000bca:	201a      	movs	r0, #26
 8000bcc:	f001 f918 	bl	8001e00 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b0f      	cmp	r3, #15
 8000bd4:	d808      	bhi.n	8000be8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	201a      	movs	r0, #26
 8000bdc:	f001 f8f4 	bl	8001dc8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <HAL_InitTick+0xe0>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e002      	b.n	8000bee <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3730      	adds	r7, #48	@ 0x30
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	431bde83 	.word	0x431bde83
 8000c04:	200003d8 	.word	0x200003d8
 8000c08:	40014800 	.word	0x40014800
 8000c0c:	20000004 	.word	0x20000004

08000c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <NMI_Handler+0x4>

08000c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <MemManage_Handler+0x4>

08000c28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <BusFault_Handler+0x4>

08000c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <UsageFault_Handler+0x4>

08000c38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c4c:	4802      	ldr	r0, [pc, #8]	@ (8000c58 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c4e:	f002 fe2d 	bl	80038ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000424 	.word	0x20000424

08000c5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c60:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000c62:	f002 fe23 	bl	80038ac <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000c66:	4803      	ldr	r0, [pc, #12]	@ (8000c74 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000c68:	f002 fe20 	bl	80038ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000424 	.word	0x20000424
 8000c74:	200003d8 	.word	0x200003d8

08000c78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c7c:	4802      	ldr	r0, [pc, #8]	@ (8000c88 <TIM3_IRQHandler+0x10>)
 8000c7e:	f002 fe15 	bl	80038ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200004b4 	.word	0x200004b4

08000c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c94:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <_sbrk+0x5c>)
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <_sbrk+0x60>)
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca0:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <_sbrk+0x64>)
 8000caa:	4a12      	ldr	r2, [pc, #72]	@ (8000cf4 <_sbrk+0x68>)
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d207      	bcs.n	8000ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cbc:	f006 faa4 	bl	8007208 <__errno>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	e009      	b.n	8000ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a05      	ldr	r2, [pc, #20]	@ (8000cf0 <_sbrk+0x64>)
 8000cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3718      	adds	r7, #24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20020000 	.word	0x20020000
 8000cec:	00000400 	.word	0x00000400
 8000cf0:	20000420 	.word	0x20000420
 8000cf4:	20004470 	.word	0x20004470

08000cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <SystemInit+0x20>)
 8000cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d02:	4a05      	ldr	r2, [pc, #20]	@ (8000d18 <SystemInit+0x20>)
 8000d04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d30:	463b      	mov	r3, r7
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d38:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8000db8 <MX_TIM1_Init+0x9c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8000d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d40:	2263      	movs	r2, #99	@ 0x63
 8000d42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d58:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5e:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d64:	4813      	ldr	r0, [pc, #76]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d66:	f002 fbe6 	bl	8003536 <HAL_TIM_Base_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d70:	f7ff fe2c 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d7a:	f107 0308 	add.w	r3, r7, #8
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480c      	ldr	r0, [pc, #48]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d82:	f002 ff45 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d8c:	f7ff fe1e 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d90:	2300      	movs	r3, #0
 8000d92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d9e:	f003 faf9 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000da8:	f7ff fe10 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000424 	.word	0x20000424
 8000db8:	40010000 	.word	0x40010000

08000dbc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08e      	sub	sp, #56	@ 0x38
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd0:	f107 0320 	add.w	r3, r7, #32
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	615a      	str	r2, [r3, #20]
 8000dea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dec:	4b32      	ldr	r3, [pc, #200]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000dee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000df2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000df4:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000e00:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e02:	f04f 32ff 	mov.w	r2, #4294967295
 8000e06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e14:	4828      	ldr	r0, [pc, #160]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e16:	f002 fb8e 	bl	8003536 <HAL_TIM_Base_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000e20:	f7ff fdd4 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e28:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4821      	ldr	r0, [pc, #132]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e32:	f002 feed 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000e3c:	f7ff fdc6 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e40:	481d      	ldr	r0, [pc, #116]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e42:	f002 fc29 	bl	8003698 <HAL_TIM_PWM_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000e4c:	f7ff fdbe 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e58:	f107 0320 	add.w	r3, r7, #32
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4816      	ldr	r0, [pc, #88]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e60:	f003 fa98 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000e6a:	f7ff fdaf 	bl	80009cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e6e:	2360      	movs	r3, #96	@ 0x60
 8000e70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	4619      	mov	r1, r3
 8000e84:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e86:	f002 fe01 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000e90:	f7ff fd9c 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2204      	movs	r2, #4
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e9c:	f002 fdf6 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000ea6:	f7ff fd91 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000eaa:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000eac:	f000 f900 	bl	80010b0 <HAL_TIM_MspPostInit>

}
 8000eb0:	bf00      	nop
 8000eb2:	3738      	adds	r7, #56	@ 0x38
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000046c 	.word	0x2000046c

08000ebc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08e      	sub	sp, #56	@ 0x38
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	f107 0320 	add.w	r3, r7, #32
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
 8000ee8:	615a      	str	r2, [r3, #20]
 8000eea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000eec:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000eee:	4a3e      	ldr	r2, [pc, #248]	@ (8000fe8 <MX_TIM3_Init+0x12c>)
 8000ef0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8000ef2:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000ef4:	2263      	movs	r2, #99	@ 0x63
 8000ef6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8000efe:	4b39      	ldr	r3, [pc, #228]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f00:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f06:	4b37      	ldr	r3, [pc, #220]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0c:	4b35      	ldr	r3, [pc, #212]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f12:	4834      	ldr	r0, [pc, #208]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f14:	f002 fb0f 	bl	8003536 <HAL_TIM_Base_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000f1e:	f7ff fd55 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	482d      	ldr	r0, [pc, #180]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f30:	f002 fe6e 	bl	8003c10 <HAL_TIM_ConfigClockSource>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000f3a:	f7ff fd47 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f3e:	4829      	ldr	r0, [pc, #164]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f40:	f002 fbaa 	bl	8003698 <HAL_TIM_PWM_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f4a:	f7ff fd3f 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f56:	f107 0320 	add.w	r3, r7, #32
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4821      	ldr	r0, [pc, #132]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f5e:	f003 fa19 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f68:	f7ff fd30 	bl	80009cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f6c:	2360      	movs	r3, #96	@ 0x60
 8000f6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	2200      	movs	r2, #0
 8000f80:	4619      	mov	r1, r3
 8000f82:	4818      	ldr	r0, [pc, #96]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f84:	f002 fd82 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f8e:	f7ff fd1d 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	2204      	movs	r2, #4
 8000f96:	4619      	mov	r1, r3
 8000f98:	4812      	ldr	r0, [pc, #72]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f9a:	f002 fd77 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000fa4:	f7ff fd12 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	2208      	movs	r2, #8
 8000fac:	4619      	mov	r1, r3
 8000fae:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fb0:	f002 fd6c 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8000fba:	f7ff fd07 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	220c      	movs	r2, #12
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4807      	ldr	r0, [pc, #28]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fc6:	f002 fd61 	bl	8003a8c <HAL_TIM_PWM_ConfigChannel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000fd0:	f7ff fcfc 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000fd4:	4803      	ldr	r0, [pc, #12]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fd6:	f000 f86b 	bl	80010b0 <HAL_TIM_MspPostInit>

}
 8000fda:	bf00      	nop
 8000fdc:	3738      	adds	r7, #56	@ 0x38
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200004b4 	.word	0x200004b4
 8000fe8:	40000400 	.word	0x40000400

08000fec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80010a4 <HAL_TIM_Base_MspInit+0xb8>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d11e      	bne.n	800103c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	4b29      	ldr	r3, [pc, #164]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	4a28      	ldr	r2, [pc, #160]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6453      	str	r3, [r2, #68]	@ 0x44
 800100e:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2105      	movs	r1, #5
 800101e:	2019      	movs	r0, #25
 8001020:	f000 fed2 	bl	8001dc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001024:	2019      	movs	r0, #25
 8001026:	f000 feeb 	bl	8001e00 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	210f      	movs	r1, #15
 800102e:	201a      	movs	r0, #26
 8001030:	f000 feca 	bl	8001dc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001034:	201a      	movs	r0, #26
 8001036:	f000 fee3 	bl	8001e00 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800103a:	e02e      	b.n	800109a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001044:	d10e      	bne.n	8001064 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a16      	ldr	r2, [pc, #88]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
}
 8001062:	e01a      	b.n	800109a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <HAL_TIM_Base_MspInit+0xc0>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d115      	bne.n	800109a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	6413      	str	r3, [r2, #64]	@ 0x40
 800107e:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2105      	movs	r1, #5
 800108e:	201d      	movs	r0, #29
 8001090:	f000 fe9a 	bl	8001dc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001094:	201d      	movs	r0, #29
 8001096:	f000 feb3 	bl	8001e00 <HAL_NVIC_EnableIRQ>
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40010000 	.word	0x40010000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40000400 	.word	0x40000400

080010b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08a      	sub	sp, #40	@ 0x28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010d0:	d11e      	bne.n	8001110 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a21      	ldr	r2, [pc, #132]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010ee:	2303      	movs	r3, #3
 80010f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f2:	2302      	movs	r3, #2
 80010f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	2300      	movs	r3, #0
 80010fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010fe:	2301      	movs	r3, #1
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4816      	ldr	r0, [pc, #88]	@ (8001164 <HAL_TIM_MspPostInit+0xb4>)
 800110a:	f000 fe87 	bl	8001e1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800110e:	e022      	b.n	8001156 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <HAL_TIM_MspPostInit+0xb8>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d11d      	bne.n	8001156 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a0f      	ldr	r2, [pc, #60]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001136:	2333      	movs	r3, #51	@ 0x33
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001146:	2302      	movs	r3, #2
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4806      	ldr	r0, [pc, #24]	@ (800116c <HAL_TIM_MspPostInit+0xbc>)
 8001152:	f000 fe63 	bl	8001e1c <HAL_GPIO_Init>
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800
 8001164:	40020000 	.word	0x40020000
 8001168:	40000400 	.word	0x40000400
 800116c:	40020400 	.word	0x40020400

08001170 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001176:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <MX_USART2_UART_Init+0x50>)
 8001178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800117c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a8:	f003 f976 	bl	8004498 <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011b2:	f7ff fc0b 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200004fc 	.word	0x200004fc
 80011c0:	40004400 	.word	0x40004400

080011c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	@ 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a19      	ldr	r2, [pc, #100]	@ (8001248 <HAL_UART_MspInit+0x84>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d12b      	bne.n	800123e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <HAL_UART_MspInit+0x88>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a10      	ldr	r2, [pc, #64]	@ (800124c <HAL_UART_MspInit+0x88>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_UART_MspInit+0x88>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121e:	230c      	movs	r3, #12
 8001220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122e:	2307      	movs	r3, #7
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	@ (8001250 <HAL_UART_MspInit+0x8c>)
 800123a:	f000 fdef 	bl	8001e1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	@ 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40004400 	.word	0x40004400
 800124c:	40023800 	.word	0x40023800
 8001250:	40020000 	.word	0x40020000

08001254 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001254:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800128c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001258:	f7ff fd4e 	bl	8000cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800125e:	490d      	ldr	r1, [pc, #52]	@ (8001294 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001264:	e002      	b.n	800126c <LoopCopyDataInit>

08001266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126a:	3304      	adds	r3, #4

0800126c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800126c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001270:	d3f9      	bcc.n	8001266 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001272:	4a0a      	ldr	r2, [pc, #40]	@ (800129c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001274:	4c0a      	ldr	r4, [pc, #40]	@ (80012a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001278:	e001      	b.n	800127e <LoopFillZerobss>

0800127a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800127c:	3204      	adds	r2, #4

0800127e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001280:	d3fb      	bcc.n	800127a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001282:	f005 ffc7 	bl	8007214 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001286:	f7ff fb0d 	bl	80008a4 <main>
  bx  lr    
 800128a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800128c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001294:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001298:	08007c5c 	.word	0x08007c5c
  ldr r2, =_sbss
 800129c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80012a0:	2000446c 	.word	0x2000446c

080012a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012a4:	e7fe      	b.n	80012a4 <ADC_IRQHandler>

080012a6 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init() {
 80012a6:	b580      	push	{r7, lr}
 80012a8:	af00      	add	r7, sp, #0
	Controller_Tracking_Init();
 80012aa:	f000 f808 	bl	80012be <Controller_Tracking_Init>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <Controller_Excute>:

void Controller_Excute() {
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
	Controller_Tracking_Excute();
 80012b6:	f000 f809 	bl	80012cc <Controller_Tracking_Excute>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}

080012be <Controller_Tracking_Init>:
#include "Controller_Tracking.h"

tracking_t trackingData;
static uint16_t currEvent;

void Controller_Tracking_Init() {
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0

}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <Controller_Tracking_Excute>:

void Controller_Tracking_Excute() {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, osWaitForever);
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <Controller_Tracking_Excute+0x38>)
 80012d4:	6819      	ldr	r1, [r3, #0]
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	4618      	mov	r0, r3
 80012de:	f003 fd37 	bl	8004d50 <osMessageGet>
	if (evt.status != osEventMessage) return;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b10      	cmp	r3, #16
 80012e6:	d108      	bne.n	80012fa <Controller_Tracking_Excute+0x2e>

	currEvent = evt.value.v;
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <Controller_Tracking_Excute+0x3c>)
 80012ee:	801a      	strh	r2, [r3, #0]

	Controller_Tracking_HandleSignal();
 80012f0:	f000 f80c 	bl	800130c <Controller_Tracking_HandleSignal>
	Controller_Tracking_UpdateState();
 80012f4:	f000 f816 	bl	8001324 <Controller_Tracking_UpdateState>
 80012f8:	e000      	b.n	80012fc <Controller_Tracking_Excute+0x30>
	if (evt.status != osEventMessage) return;
 80012fa:	bf00      	nop
}
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000594 	.word	0x20000594
 8001308:	20000544 	.word	0x20000544

0800130c <Controller_Tracking_HandleSignal>:

void Controller_Tracking_HandleSignal() {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
    trackingState_t state = Model_GetTrackingState();
 8001312:	f000 f973 	bl	80015fc <Model_GetTrackingState>
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
    }

    if (currEvent == EVENT_SPI_CMPLT) {
//        Controller_Tracking_Calculate();
    }
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <Controller_Tracking_UpdateState>:

void Controller_Tracking_UpdateState() {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
	trackingState_t state = Model_GetTrackingState();
 800132a:	f000 f967 	bl	80015fc <Model_GetTrackingState>
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b04      	cmp	r3, #4
 8001336:	d81c      	bhi.n	8001372 <Controller_Tracking_UpdateState+0x4e>
 8001338:	a201      	add	r2, pc, #4	@ (adr r2, 8001340 <Controller_Tracking_UpdateState+0x1c>)
 800133a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133e:	bf00      	nop
 8001340:	08001355 	.word	0x08001355
 8001344:	0800135b 	.word	0x0800135b
 8001348:	08001361 	.word	0x08001361
 800134c:	08001367 	.word	0x08001367
 8001350:	0800136d 	.word	0x0800136d
	case TRACKING_IDLE:
		Controller_Tracking_Idle();
 8001354:	f000 f812 	bl	800137c <Controller_Tracking_Idle>
		break;
 8001358:	e00b      	b.n	8001372 <Controller_Tracking_UpdateState+0x4e>
	case TRACKING_SEARCH:
		Controller_Tracking_Search();
 800135a:	f000 f81d 	bl	8001398 <Controller_Tracking_Search>
		break;
 800135e:	e008      	b.n	8001372 <Controller_Tracking_UpdateState+0x4e>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow();
 8001360:	f000 f830 	bl	80013c4 <Controller_Tracking_Follow>
		break;
 8001364:	e005      	b.n	8001372 <Controller_Tracking_UpdateState+0x4e>
	case TRACKING_LOST:
		Controller_Tracking_Lost();
 8001366:	f000 f843 	bl	80013f0 <Controller_Tracking_Lost>
		break;
 800136a:	e002      	b.n	8001372 <Controller_Tracking_UpdateState+0x4e>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed();
 800136c:	f000 f84e 	bl	800140c <Controller_Tracking_Aimed>
		break;
 8001370:	bf00      	nop
	}
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop

0800137c <Controller_Tracking_Idle>:

void Controller_Tracking_Idle() {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	if (currEvent == EVENT_START) {
 8001380:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <Controller_Tracking_Idle+0x18>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d102      	bne.n	800138e <Controller_Tracking_Idle+0x12>
		Model_SetTrackingState(TRACKING_SEARCH);
 8001388:	2001      	movs	r0, #1
 800138a:	f000 f927 	bl	80015dc <Model_SetTrackingState>
	}
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000544 	.word	0x20000544

08001398 <Controller_Tracking_Search>:

void Controller_Tracking_Search() {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	if (currEvent == EVENT_STOP) {
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <Controller_Tracking_Search+0x28>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d103      	bne.n	80013ac <Controller_Tracking_Search+0x14>
		Model_SetTrackingState(TRACKING_IDLE);
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 f919 	bl	80015dc <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_ON) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	}
}
 80013aa:	e006      	b.n	80013ba <Controller_Tracking_Search+0x22>
	} else if (currEvent == EVENT_TARGET_ON) {
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <Controller_Tracking_Search+0x28>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b05      	cmp	r3, #5
 80013b2:	d102      	bne.n	80013ba <Controller_Tracking_Search+0x22>
		Model_SetTrackingState(TRACKING_FOLLOW);
 80013b4:	2002      	movs	r0, #2
 80013b6:	f000 f911 	bl	80015dc <Model_SetTrackingState>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000544 	.word	0x20000544

080013c4 <Controller_Tracking_Follow>:

void Controller_Tracking_Follow() {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	if (currEvent == EVENT_TARGET_LOST) {
 80013c8:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <Controller_Tracking_Follow+0x28>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	2b07      	cmp	r3, #7
 80013ce:	d103      	bne.n	80013d8 <Controller_Tracking_Follow+0x14>
		Model_SetTrackingState(TRACKING_LOST);
 80013d0:	2003      	movs	r0, #3
 80013d2:	f000 f903 	bl	80015dc <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_AIMED) {
		Model_SetTrackingState(TRACKING_AIMED);
	}
}
 80013d6:	e006      	b.n	80013e6 <Controller_Tracking_Follow+0x22>
	} else if (currEvent == EVENT_TARGET_AIMED) {
 80013d8:	4b04      	ldr	r3, [pc, #16]	@ (80013ec <Controller_Tracking_Follow+0x28>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	2b06      	cmp	r3, #6
 80013de:	d102      	bne.n	80013e6 <Controller_Tracking_Follow+0x22>
		Model_SetTrackingState(TRACKING_AIMED);
 80013e0:	2004      	movs	r0, #4
 80013e2:	f000 f8fb 	bl	80015dc <Model_SetTrackingState>
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000544 	.word	0x20000544

080013f0 <Controller_Tracking_Lost>:

void Controller_Tracking_Lost() {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	if (currEvent == EVENT_TARGET_ON) {
 80013f4:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <Controller_Tracking_Lost+0x18>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	2b05      	cmp	r3, #5
 80013fa:	d102      	bne.n	8001402 <Controller_Tracking_Lost+0x12>
		Model_SetTrackingState(TRACKING_FOLLOW);
 80013fc:	2002      	movs	r0, #2
 80013fe:	f000 f8ed 	bl	80015dc <Model_SetTrackingState>
	}
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000544 	.word	0x20000544

0800140c <Controller_Tracking_Aimed>:

void Controller_Tracking_Aimed() {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	if (currEvent == EVENT_CLEAR) {
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <Controller_Tracking_Aimed+0x18>)
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d102      	bne.n	800141e <Controller_Tracking_Aimed+0x12>
		Model_SetTrackingState(TRACKING_SEARCH);
 8001418:	2001      	movs	r0, #1
 800141a:	f000 f8df 	bl	80015dc <Model_SetTrackingState>
	}
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000544 	.word	0x20000544

08001428 <Listener_Init>:
 *      Author: kccistc
 */

#include "Listener.h"

void Listener_Init() {
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	Listener_Tracking_Init();
 800142c:	f000 f808 	bl	8001440 <Listener_Tracking_Init>
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}

08001434 <Listener_Excute>:

void Listener_Excute() {
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	Listener_Tracking_Excute();
 8001438:	f000 f836 	bl	80014a8 <Listener_Tracking_Excute>
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}

08001440 <Listener_Tracking_Init>:
hBtn hbtnClear;
hBtn hbtnTargetOn;
hBtn hbtnTargetLost;
hBtn hbtnTargetAimed;

void Listener_Tracking_Init() {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	Button_Init(&hbtnStart, BTN_START_GPIO, BTN_START_PIN);
 8001444:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001448:	4910      	ldr	r1, [pc, #64]	@ (800148c <Listener_Tracking_Init+0x4c>)
 800144a:	4811      	ldr	r0, [pc, #68]	@ (8001490 <Listener_Tracking_Init+0x50>)
 800144c:	f000 f9f6 	bl	800183c <Button_Init>
	Button_Init(&hbtnStop, BTN_STOP_GPIO, BTN_STOP_PIN);
 8001450:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001454:	490d      	ldr	r1, [pc, #52]	@ (800148c <Listener_Tracking_Init+0x4c>)
 8001456:	480f      	ldr	r0, [pc, #60]	@ (8001494 <Listener_Tracking_Init+0x54>)
 8001458:	f000 f9f0 	bl	800183c <Button_Init>
	Button_Init(&hbtnClear, BTN_CLEAR_GPIO, BTN_CLEAR_PIN);
 800145c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001460:	490a      	ldr	r1, [pc, #40]	@ (800148c <Listener_Tracking_Init+0x4c>)
 8001462:	480d      	ldr	r0, [pc, #52]	@ (8001498 <Listener_Tracking_Init+0x58>)
 8001464:	f000 f9ea 	bl	800183c <Button_Init>
	Button_Init(&hbtnTargetOn, BTN_TARGET_ON_GPIO, BTN_TARGET_ON_PIN);
 8001468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800146c:	4907      	ldr	r1, [pc, #28]	@ (800148c <Listener_Tracking_Init+0x4c>)
 800146e:	480b      	ldr	r0, [pc, #44]	@ (800149c <Listener_Tracking_Init+0x5c>)
 8001470:	f000 f9e4 	bl	800183c <Button_Init>
	Button_Init(&hbtnTargetLost, BTN_TARGET_LOST_GPIO, BTN_TARGET_LOST_PIN);
 8001474:	2240      	movs	r2, #64	@ 0x40
 8001476:	4905      	ldr	r1, [pc, #20]	@ (800148c <Listener_Tracking_Init+0x4c>)
 8001478:	4809      	ldr	r0, [pc, #36]	@ (80014a0 <Listener_Tracking_Init+0x60>)
 800147a:	f000 f9df 	bl	800183c <Button_Init>
	Button_Init(&hbtnTargetAimed, BTN_TARGET_AIMED_GPIO, BTN_TARGET_AIMED_PIN);
 800147e:	2220      	movs	r2, #32
 8001480:	4902      	ldr	r1, [pc, #8]	@ (800148c <Listener_Tracking_Init+0x4c>)
 8001482:	4808      	ldr	r0, [pc, #32]	@ (80014a4 <Listener_Tracking_Init+0x64>)
 8001484:	f000 f9da 	bl	800183c <Button_Init>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020800 	.word	0x40020800
 8001490:	20000548 	.word	0x20000548
 8001494:	20000554 	.word	0x20000554
 8001498:	20000560 	.word	0x20000560
 800149c:	2000056c 	.word	0x2000056c
 80014a0:	20000578 	.word	0x20000578
 80014a4:	20000584 	.word	0x20000584

080014a8 <Listener_Tracking_Excute>:

void Listener_Tracking_Excute() {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	Listener_Tracking_CheckButton();
 80014ac:	f000 f802 	bl	80014b4 <Listener_Tracking_CheckButton>
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <Listener_Tracking_CheckButton>:

void Listener_Tracking_CheckButton() {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	if (Button_GetState(&hbtnStart) == ACT_PUSHED) {
 80014b8:	482a      	ldr	r0, [pc, #168]	@ (8001564 <Listener_Tracking_CheckButton+0xb0>)
 80014ba:	f000 f9d4 	bl	8001866 <Button_GetState>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d107      	bne.n	80014d4 <Listener_Tracking_CheckButton+0x20>
		osMessagePut(trackingEventMsgBox, EVENT_START, 0);
 80014c4:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2200      	movs	r2, #0
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 fbff 	bl	8004cd0 <osMessagePut>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
	}
}
 80014d2:	e044      	b.n	800155e <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnStop) == ACT_PUSHED) {
 80014d4:	4825      	ldr	r0, [pc, #148]	@ (800156c <Listener_Tracking_CheckButton+0xb8>)
 80014d6:	f000 f9c6 	bl	8001866 <Button_GetState>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d107      	bne.n	80014f0 <Listener_Tracking_CheckButton+0x3c>
		osMessagePut(trackingEventMsgBox, EVENT_STOP, 0);
 80014e0:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2200      	movs	r2, #0
 80014e6:	2101      	movs	r1, #1
 80014e8:	4618      	mov	r0, r3
 80014ea:	f003 fbf1 	bl	8004cd0 <osMessagePut>
}
 80014ee:	e036      	b.n	800155e <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnClear) == ACT_PUSHED) {
 80014f0:	481f      	ldr	r0, [pc, #124]	@ (8001570 <Listener_Tracking_CheckButton+0xbc>)
 80014f2:	f000 f9b8 	bl	8001866 <Button_GetState>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d107      	bne.n	800150c <Listener_Tracking_CheckButton+0x58>
		osMessagePut(trackingEventMsgBox, EVENT_CLEAR, 0);
 80014fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2200      	movs	r2, #0
 8001502:	2102      	movs	r1, #2
 8001504:	4618      	mov	r0, r3
 8001506:	f003 fbe3 	bl	8004cd0 <osMessagePut>
}
 800150a:	e028      	b.n	800155e <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetOn) == ACT_PUSHED) {
 800150c:	4819      	ldr	r0, [pc, #100]	@ (8001574 <Listener_Tracking_CheckButton+0xc0>)
 800150e:	f000 f9aa 	bl	8001866 <Button_GetState>
 8001512:	4603      	mov	r3, r0
 8001514:	2b01      	cmp	r3, #1
 8001516:	d107      	bne.n	8001528 <Listener_Tracking_CheckButton+0x74>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001518:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2200      	movs	r2, #0
 800151e:	2105      	movs	r1, #5
 8001520:	4618      	mov	r0, r3
 8001522:	f003 fbd5 	bl	8004cd0 <osMessagePut>
}
 8001526:	e01a      	b.n	800155e <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
 8001528:	4813      	ldr	r0, [pc, #76]	@ (8001578 <Listener_Tracking_CheckButton+0xc4>)
 800152a:	f000 f99c 	bl	8001866 <Button_GetState>
 800152e:	4603      	mov	r3, r0
 8001530:	2b01      	cmp	r3, #1
 8001532:	d107      	bne.n	8001544 <Listener_Tracking_CheckButton+0x90>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2200      	movs	r2, #0
 800153a:	2107      	movs	r1, #7
 800153c:	4618      	mov	r0, r3
 800153e:	f003 fbc7 	bl	8004cd0 <osMessagePut>
}
 8001542:	e00c      	b.n	800155e <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
 8001544:	480d      	ldr	r0, [pc, #52]	@ (800157c <Listener_Tracking_CheckButton+0xc8>)
 8001546:	f000 f98e 	bl	8001866 <Button_GetState>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	d106      	bne.n	800155e <Listener_Tracking_CheckButton+0xaa>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 8001550:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <Listener_Tracking_CheckButton+0xb4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2200      	movs	r2, #0
 8001556:	2106      	movs	r1, #6
 8001558:	4618      	mov	r0, r3
 800155a:	f003 fbb9 	bl	8004cd0 <osMessagePut>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000548 	.word	0x20000548
 8001568:	20000594 	.word	0x20000594
 800156c:	20000554 	.word	0x20000554
 8001570:	20000560 	.word	0x20000560
 8001574:	2000056c 	.word	0x2000056c
 8001578:	20000578 	.word	0x20000578
 800157c:	20000584 	.word	0x20000584

08001580 <Model_TrackingInit>:
osPoolDef(poolTrackingEvent, 4, trackingEvent_t);
osPoolId poolTrackingEvent;
osPoolDef(poolTrackingData, 4, tracking_t);
osPoolId poolTrackingData;

void Model_TrackingInit() {
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	poolTrackingEvent = osPoolCreate(osPool(poolTrackingEvent));
 8001584:	480d      	ldr	r0, [pc, #52]	@ (80015bc <Model_TrackingInit+0x3c>)
 8001586:	f003 fadc 	bl	8004b42 <osPoolCreate>
 800158a:	4603      	mov	r3, r0
 800158c:	4a0c      	ldr	r2, [pc, #48]	@ (80015c0 <Model_TrackingInit+0x40>)
 800158e:	6013      	str	r3, [r2, #0]
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001590:	480c      	ldr	r0, [pc, #48]	@ (80015c4 <Model_TrackingInit+0x44>)
 8001592:	f003 fad6 	bl	8004b42 <osPoolCreate>
 8001596:	4603      	mov	r3, r0
 8001598:	4a0b      	ldr	r2, [pc, #44]	@ (80015c8 <Model_TrackingInit+0x48>)
 800159a:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 800159c:	2100      	movs	r1, #0
 800159e:	480b      	ldr	r0, [pc, #44]	@ (80015cc <Model_TrackingInit+0x4c>)
 80015a0:	f003 fb6d 	bl	8004c7e <osMessageCreate>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <Model_TrackingInit+0x50>)
 80015a8:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 80015aa:	2100      	movs	r1, #0
 80015ac:	4809      	ldr	r0, [pc, #36]	@ (80015d4 <Model_TrackingInit+0x54>)
 80015ae:	f003 fb66 	bl	8004c7e <osMessageCreate>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <Model_TrackingInit+0x58>)
 80015b6:	6013      	str	r3, [r2, #0]
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	08007c00 	.word	0x08007c00
 80015c0:	2000059c 	.word	0x2000059c
 80015c4:	08007c0c 	.word	0x08007c0c
 80015c8:	200005a0 	.word	0x200005a0
 80015cc:	08007be0 	.word	0x08007be0
 80015d0:	20000594 	.word	0x20000594
 80015d4:	08007bf0 	.word	0x08007bf0
 80015d8:	20000598 	.word	0x20000598

080015dc <Model_SetTrackingState>:

void Model_SetTrackingState(trackingState_t state) {
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
	trackingState = state;
 80015e6:	4a04      	ldr	r2, [pc, #16]	@ (80015f8 <Model_SetTrackingState+0x1c>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	7013      	strb	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	20000590 	.word	0x20000590

080015fc <Model_GetTrackingState>:

trackingState_t Model_GetTrackingState() {
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
	return trackingState;
 8001600:	4b03      	ldr	r3, [pc, #12]	@ (8001610 <Model_GetTrackingState+0x14>)
 8001602:	781b      	ldrb	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000590 	.word	0x20000590

08001614 <Presenter_Init>:
 *      Author: kccistc
 */

#include "Presenter.h"

void Presenter_Init() {
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	Presenter_Tracking_Init();
 8001618:	f000 f808 	bl	800162c <Presenter_Tracking_Init>
}
 800161c:	bf00      	nop
 800161e:	bd80      	pop	{r7, pc}

08001620 <Presenter_Excute>:

void Presenter_Excute() {
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	Presenter_Tracking_Excute();
 8001624:	f000 f81e 	bl	8001664 <Presenter_Tracking_Excute>
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}

0800162c <Presenter_Tracking_Init>:

#include "Presenter_Tracking.h"

Servo_t hServo;

void Presenter_Tracking_Init() {
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001630:	4808      	ldr	r0, [pc, #32]	@ (8001654 <Presenter_Tracking_Init+0x28>)
 8001632:	f000 fa21 	bl	8001a78 <LCD_Init>
	Servo_Init(&hServo, &htim3, TIM_CHANNEL_1);
 8001636:	2200      	movs	r2, #0
 8001638:	4907      	ldr	r1, [pc, #28]	@ (8001658 <Presenter_Tracking_Init+0x2c>)
 800163a:	4808      	ldr	r0, [pc, #32]	@ (800165c <Presenter_Tracking_Init+0x30>)
 800163c:	f000 f84e 	bl	80016dc <Servo_Init>
	Servo_SetAngle(&hServo, 90.0f);
 8001640:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001660 <Presenter_Tracking_Init+0x34>
 8001644:	4805      	ldr	r0, [pc, #20]	@ (800165c <Presenter_Tracking_Init+0x30>)
 8001646:	f000 f871 	bl	800172c <Servo_SetAngle>
	Servo_Start(&hServo);
 800164a:	4804      	ldr	r0, [pc, #16]	@ (800165c <Presenter_Tracking_Init+0x30>)
 800164c:	f000 f8e6 	bl	800181c <Servo_Start>
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	2000032c 	.word	0x2000032c
 8001658:	200004b4 	.word	0x200004b4
 800165c:	200005a4 	.word	0x200005a4
 8001660:	42b40000 	.word	0x42b40000

08001664 <Presenter_Tracking_Excute>:

void Presenter_Tracking_Excute() {
 8001664:	b580      	push	{r7, lr}
 8001666:	b092      	sub	sp, #72	@ 0x48
 8001668:	af00      	add	r7, sp, #0
	tracking_t *pTrackingData;
	osEvent evt;
	evt = osMessageGet(trackingDataMsgBox, 0);
 800166a:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <Presenter_Tracking_Excute+0x68>)
 800166c:	6819      	ldr	r1, [r3, #0]
 800166e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001672:	2200      	movs	r2, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f003 fb6b 	bl	8004d50 <osMessageGet>

	if (evt.status == osEventMessage) {
 800167a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800167c:	2b10      	cmp	r3, #16
 800167e:	d121      	bne.n	80016c4 <Presenter_Tracking_Excute+0x60>
		pTrackingData = evt.value.p;
 8001680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001682:	647b      	str	r3, [r7, #68]	@ 0x44
		char str[50];
		sprintf(str, "%03d", (int)pTrackingData->x_angle);
 8001684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	ee17 2a90 	vmov	r2, s15
 8001694:	490e      	ldr	r1, [pc, #56]	@ (80016d0 <Presenter_Tracking_Excute+0x6c>)
 8001696:	4618      	mov	r0, r3
 8001698:	f005 fd2e 	bl	80070f8 <siprintf>
		LCD_WriteStringXY(1, 0, str);
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	461a      	mov	r2, r3
 80016a0:	2100      	movs	r1, #0
 80016a2:	2001      	movs	r0, #1
 80016a4:	f000 fa5d 	bl	8001b62 <LCD_WriteStringXY>
		Servo_SetAngle(&hServo, pTrackingData->x_angle);
 80016a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <Presenter_Tracking_Excute+0x70>)
 80016b4:	f000 f83a 	bl	800172c <Servo_SetAngle>
		osPoolFree(poolTrackingData, pTrackingData);
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <Presenter_Tracking_Excute+0x74>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80016be:	4618      	mov	r0, r3
 80016c0:	f003 fa9c 	bl	8004bfc <osPoolFree>
	}
}
 80016c4:	bf00      	nop
 80016c6:	3748      	adds	r7, #72	@ 0x48
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000598 	.word	0x20000598
 80016d0:	08007bb8 	.word	0x08007bb8
 80016d4:	200005a4 	.word	0x200005a4
 80016d8:	200005a0 	.word	0x200005a0

080016dc <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4a09      	ldr	r2, [pc, #36]	@ (8001724 <Servo_Init+0x48>)
 8001700:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001708:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001710:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 8001712:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001728 <Servo_Init+0x4c>
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f000 f808 	bl	800172c <Servo_SetAngle>
}
 800171c:	bf00      	nop
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	43340000 	.word	0x43340000
 8001728:	42b40000 	.word	0x42b40000

0800172c <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	edd3 7a04 	vldr	s15, [r3, #16]
 800173e:	ed97 7a00 	vldr	s14, [r7]
 8001742:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174a:	d502      	bpl.n	8001752 <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	edd3 7a05 	vldr	s15, [r3, #20]
 8001758:	ed97 7a00 	vldr	s14, [r7]
 800175c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001764:	dd02      	ble.n	800176c <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edd3 7a04 	vldr	s15, [r3, #16]
 8001778:	ed97 7a00 	vldr	s14, [r7]
 800177c:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	ee07 3a90 	vmov	s15, r3
 800178e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001792:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	ed93 7a05 	vldr	s14, [r3, #20]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	edd3 7a04 	vldr	s15, [r3, #16]
 80017a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017b6:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 80017ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017be:	ee17 3a90 	vmov	r3, s15
 80017c2:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d105      	bne.n	80017de <Servo_SetAngle+0xb2>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017dc:	e018      	b.n	8001810 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	d105      	bne.n	80017f2 <Servo_SetAngle+0xc6>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80017f0:	e00e      	b.n	8001810 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d105      	bne.n	8001806 <Servo_SetAngle+0xda>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001804:	e004      	b.n	8001810 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <Servo_Start>:

void Servo_Start(Servo_t *servo) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	4619      	mov	r1, r3
 800182e:	4610      	mov	r0, r2
 8001830:	f001 ff8c 	bl	800374c <HAL_TIM_PWM_Start>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <Button_Init>:
 *  Created on: Dec 16, 2025
 *      Author: rhoblack
 */
#include "button.h"

void Button_Init(hBtn *btn, GPIO_TypeDef *GPIOx, uint32_t pinNum) {
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
	btn->GPIOx = GPIOx;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	601a      	str	r2, [r3, #0]
	btn->pinNum = pinNum;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	605a      	str	r2, [r3, #4]
	btn->prevState = RELEASED;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2201      	movs	r2, #1
 8001858:	609a      	str	r2, [r3, #8]
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <Button_GetState>:

button_state_t Button_GetState(hBtn *btn) {
 8001866:	b580      	push	{r7, lr}
 8001868:	b084      	sub	sp, #16
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(btn->GPIOx, btn->pinNum);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	b29b      	uxth	r3, r3
 8001878:	4619      	mov	r1, r3
 800187a:	4610      	mov	r0, r2
 800187c:	f000 fc52 	bl	8002124 <HAL_GPIO_ReadPin>
 8001880:	4603      	mov	r3, r0
 8001882:	60fb      	str	r3, [r7, #12]

	if ((btn->prevState == RELEASED) && (curState == PUSHED)) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d10a      	bne.n	80018a2 <Button_GetState+0x3c>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d107      	bne.n	80018a2 <Button_GetState+0x3c>
		HAL_Delay(2); // debounce
 8001892:	2002      	movs	r0, #2
 8001894:	f000 f9bc 	bl	8001c10 <HAL_Delay>
		btn->prevState = PUSHED;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 800189e:	2301      	movs	r3, #1
 80018a0:	e00f      	b.n	80018c2 <Button_GetState+0x5c>
	} else if ((btn->prevState == PUSHED) && (curState == RELEASED)) {
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10a      	bne.n	80018c0 <Button_GetState+0x5a>
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d107      	bne.n	80018c0 <Button_GetState+0x5a>
		HAL_Delay(2); // debounce
 80018b0:	2002      	movs	r0, #2
 80018b2:	f000 f9ad 	bl	8001c10 <HAL_Delay>
		btn->prevState = RELEASED;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 80018bc:	2302      	movs	r3, #2
 80018be:	e000      	b.n	80018c2 <Button_GetState+0x5c>
	}
	return NO_ACT;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80018d0:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <LCD_CmdMode+0x1c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	f023 0301 	bic.w	r3, r3, #1
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <LCD_CmdMode+0x1c>)
 80018dc:	701a      	strb	r2, [r3, #0]
}
 80018de:	bf00      	nop
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	200005c4 	.word	0x200005c4

080018ec <LCD_DataMode>:

void LCD_DataMode()
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 80018f0:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <LCD_DataMode+0x1c>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <LCD_DataMode+0x1c>)
 80018fc:	701a      	strb	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	200005c4 	.word	0x200005c4

0800190c <LCD_WriteMode>:

void LCD_WriteMode()
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8001910:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <LCD_WriteMode+0x1c>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	f023 0302 	bic.w	r3, r3, #2
 8001918:	b2da      	uxtb	r2, r3
 800191a:	4b03      	ldr	r3, [pc, #12]	@ (8001928 <LCD_WriteMode+0x1c>)
 800191c:	701a      	strb	r2, [r3, #0]
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	200005c4 	.word	0x200005c4

0800192c <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af02      	add	r7, sp, #8
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <LCD_SendData+0x28>)
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	1dfa      	adds	r2, r7, #7
 800193c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2301      	movs	r3, #1
 8001944:	214e      	movs	r1, #78	@ 0x4e
 8001946:	f000 fd49 	bl	80023dc <HAL_I2C_Master_Transmit>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200005c8 	.word	0x200005c8

08001958 <LCD_E_High>:

void LCD_E_High()
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <LCD_E_High+0x20>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	f043 0304 	orr.w	r3, r3, #4
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <LCD_E_High+0x20>)
 8001968:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800196a:	4b03      	ldr	r3, [pc, #12]	@ (8001978 <LCD_E_High+0x20>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ffdc 	bl	800192c <LCD_SendData>
	//HAL_Delay(1);
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200005c4 	.word	0x200005c4

0800197c <LCD_E_Low>:

void LCD_E_Low()
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <LCD_E_Low+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	f023 0304 	bic.w	r3, r3, #4
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b04      	ldr	r3, [pc, #16]	@ (800199c <LCD_E_Low+0x20>)
 800198c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800198e:	4b03      	ldr	r3, [pc, #12]	@ (800199c <LCD_E_Low+0x20>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff ffca 	bl	800192c <LCD_SendData>
	//HAL_Delay(1);
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200005c4 	.word	0x200005c4

080019a0 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80019aa:	f7ff ffd5 	bl	8001958 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80019ae:	4b0d      	ldr	r3, [pc, #52]	@ (80019e4 <LCD_WriteNibble+0x44>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	b25a      	sxtb	r2, r3
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	f023 030f 	bic.w	r3, r3, #15
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <LCD_WriteNibble+0x44>)
 80019cc:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80019ce:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <LCD_WriteNibble+0x44>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff ffaa 	bl	800192c <LCD_SendData>
	LCD_E_Low();
 80019d8:	f7ff ffd0 	bl	800197c <LCD_E_Low>
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200005c4 	.word	0x200005c4

080019e8 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ffd3 	bl	80019a0 <LCD_WriteNibble>
	data <<= 4;
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff ffcc 	bl	80019a0 <LCD_WriteNibble>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 8001a1a:	f7ff ff57 	bl	80018cc <LCD_CmdMode>
	LCD_WriteMode();
 8001a1e:	f7ff ff75 	bl	800190c <LCD_WriteMode>
	LCD_WriteByte(data);
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ffdf 	bl	80019e8 <LCD_WriteByte>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 8001a3c:	f7ff ff56 	bl	80018ec <LCD_DataMode>
	LCD_WriteMode();
 8001a40:	f7ff ff64 	bl	800190c <LCD_WriteMode>
	LCD_WriteByte(data);
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ffce 	bl	80019e8 <LCD_WriteByte>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <LCD_BackLightOn+0x20>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	f043 0308 	orr.w	r3, r3, #8
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <LCD_BackLightOn+0x20>)
 8001a64:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 8001a66:	4b03      	ldr	r3, [pc, #12]	@ (8001a74 <LCD_BackLightOn+0x20>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff ffbc 	bl	80019e8 <LCD_WriteByte>
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200005c4 	.word	0x200005c4

08001a78 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 8001a80:	4a18      	ldr	r2, [pc, #96]	@ (8001ae4 <LCD_Init+0x6c>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 8001a86:	2028      	movs	r0, #40	@ 0x28
 8001a88:	f000 f8c2 	bl	8001c10 <HAL_Delay>
	LCD_CmdMode();
 8001a8c:	f7ff ff1e 	bl	80018cc <LCD_CmdMode>
	LCD_WriteMode();
 8001a90:	f7ff ff3c 	bl	800190c <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 8001a94:	2030      	movs	r0, #48	@ 0x30
 8001a96:	f7ff ff83 	bl	80019a0 <LCD_WriteNibble>
	HAL_Delay(5);
 8001a9a:	2005      	movs	r0, #5
 8001a9c:	f000 f8b8 	bl	8001c10 <HAL_Delay>
	LCD_WriteNibble(0x30);
 8001aa0:	2030      	movs	r0, #48	@ 0x30
 8001aa2:	f7ff ff7d 	bl	80019a0 <LCD_WriteNibble>
	HAL_Delay(1);
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f000 f8b2 	bl	8001c10 <HAL_Delay>
	LCD_WriteNibble(0x30);
 8001aac:	2030      	movs	r0, #48	@ 0x30
 8001aae:	f7ff ff77 	bl	80019a0 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 8001ab2:	2020      	movs	r0, #32
 8001ab4:	f7ff ff74 	bl	80019a0 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 8001ab8:	2028      	movs	r0, #40	@ 0x28
 8001aba:	f7ff ff95 	bl	80019e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 8001abe:	2008      	movs	r0, #8
 8001ac0:	f7ff ff92 	bl	80019e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f7ff ff8f 	bl	80019e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 8001aca:	2006      	movs	r0, #6
 8001acc:	f7ff ff8c 	bl	80019e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 8001ad0:	200c      	movs	r0, #12
 8001ad2:	f7ff ff89 	bl	80019e8 <LCD_WriteByte>
	LCD_BackLightOn();
 8001ad6:	f7ff ffbd 	bl	8001a54 <LCD_BackLightOn>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	200005c8 	.word	0x200005c8

08001ae8 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	460a      	mov	r2, r1
 8001af2:	71fb      	strb	r3, [r7, #7]
 8001af4:	4613      	mov	r3, r2
 8001af6:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001af8:	79bb      	ldrb	r3, [r7, #6]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	019b      	lsls	r3, r3, #6
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	79bb      	ldrb	r3, [r7, #6]
 8001b10:	4413      	add	r3, r2
 8001b12:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 8001b14:	7bfb      	ldrb	r3, [r7, #15]
 8001b16:	3b80      	subs	r3, #128	@ 0x80
 8001b18:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 8001b1a:	7bbb      	ldrb	r3, [r7, #14]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff77 	bl	8001a10 <LCD_WriteCmdData>
}
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b084      	sub	sp, #16
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	e009      	b.n	8001b4c <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff76 	bl	8001a32 <LCD_WriteCharData>
	for (int i=0; str[i]; i++) {
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1ef      	bne.n	8001b38 <LCD_WriteString+0xe>
	}
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	603a      	str	r2, [r7, #0]
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001b72:	79ba      	ldrb	r2, [r7, #6]
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ffb5 	bl	8001ae8 <LCD_gotoXY>
	LCD_WriteString(str);
 8001b7e:	6838      	ldr	r0, [r7, #0]
 8001b80:	f7ff ffd3 	bl	8001b2a <LCD_WriteString>
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b90:	4b0e      	ldr	r3, [pc, #56]	@ (8001bcc <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <HAL_Init+0x40>)
 8001b96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <HAL_Init+0x40>)
 8001ba2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba8:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <HAL_Init+0x40>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a07      	ldr	r2, [pc, #28]	@ (8001bcc <HAL_Init+0x40>)
 8001bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f000 f8fc 	bl	8001db2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bba:	200f      	movs	r0, #15
 8001bbc:	f7fe ffb6 	bl	8000b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc0:	f7fe ff88 	bl	8000ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023c00 	.word	0x40023c00

08001bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <HAL_IncTick+0x20>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_IncTick+0x24>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4413      	add	r3, r2
 8001be0:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <HAL_IncTick+0x24>)
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000008 	.word	0x20000008
 8001bf4:	200005cc 	.word	0x200005cc

08001bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	@ (8001c0c <HAL_GetTick+0x14>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	200005cc 	.word	0x200005cc

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c18:	f7ff ffee 	bl	8001bf8 <HAL_GetTick>
 8001c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d005      	beq.n	8001c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <HAL_Delay+0x44>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c36:	bf00      	nop
 8001c38:	f7ff ffde 	bl	8001bf8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d8f7      	bhi.n	8001c38 <HAL_Delay+0x28>
  {
  }
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000008 	.word	0x20000008

08001c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c74:	4013      	ands	r3, r2
 8001c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8a:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	60d3      	str	r3, [r2, #12]
}
 8001c90:	bf00      	nop
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca4:	4b04      	ldr	r3, [pc, #16]	@ (8001cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	0a1b      	lsrs	r3, r3, #8
 8001caa:	f003 0307 	and.w	r3, r3, #7
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	db0b      	blt.n	8001ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	4907      	ldr	r1, [pc, #28]	@ (8001cf4 <__NVIC_EnableIRQ+0x38>)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	2001      	movs	r0, #1
 8001cde:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000e100 	.word	0xe000e100

08001cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	@ (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	@ (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
         );
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	@ 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ff4c 	bl	8001c58 <__NVIC_SetPriorityGrouping>
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dda:	f7ff ff61 	bl	8001ca0 <__NVIC_GetPriorityGrouping>
 8001dde:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	6978      	ldr	r0, [r7, #20]
 8001de6:	f7ff ffb1 	bl	8001d4c <NVIC_EncodePriority>
 8001dea:	4602      	mov	r2, r0
 8001dec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ff80 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001df8:	bf00      	nop
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ff54 	bl	8001cbc <__NVIC_EnableIRQ>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b089      	sub	sp, #36	@ 0x24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e32:	2300      	movs	r3, #0
 8001e34:	61fb      	str	r3, [r7, #28]
 8001e36:	e159      	b.n	80020ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e38:	2201      	movs	r2, #1
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	f040 8148 	bne.w	80020e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 0303 	and.w	r3, r3, #3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d005      	beq.n	8001e6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d130      	bne.n	8001ed0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2203      	movs	r2, #3
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4013      	ands	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	091b      	lsrs	r3, r3, #4
 8001eba:	f003 0201 	and.w	r2, r3, #1
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b03      	cmp	r3, #3
 8001eda:	d017      	beq.n	8001f0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	2203      	movs	r2, #3
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d123      	bne.n	8001f60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	08da      	lsrs	r2, r3, #3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3208      	adds	r2, #8
 8001f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	220f      	movs	r2, #15
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	08da      	lsrs	r2, r3, #3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3208      	adds	r2, #8
 8001f5a:	69b9      	ldr	r1, [r7, #24]
 8001f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0203 	and.w	r2, r3, #3
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 80a2 	beq.w	80020e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	4b57      	ldr	r3, [pc, #348]	@ (8002104 <HAL_GPIO_Init+0x2e8>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	4a56      	ldr	r2, [pc, #344]	@ (8002104 <HAL_GPIO_Init+0x2e8>)
 8001fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb2:	4b54      	ldr	r3, [pc, #336]	@ (8002104 <HAL_GPIO_Init+0x2e8>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fbe:	4a52      	ldr	r2, [pc, #328]	@ (8002108 <HAL_GPIO_Init+0x2ec>)
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	089b      	lsrs	r3, r3, #2
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	220f      	movs	r2, #15
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a49      	ldr	r2, [pc, #292]	@ (800210c <HAL_GPIO_Init+0x2f0>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d019      	beq.n	800201e <HAL_GPIO_Init+0x202>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a48      	ldr	r2, [pc, #288]	@ (8002110 <HAL_GPIO_Init+0x2f4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <HAL_GPIO_Init+0x1fe>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a47      	ldr	r2, [pc, #284]	@ (8002114 <HAL_GPIO_Init+0x2f8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d00d      	beq.n	8002016 <HAL_GPIO_Init+0x1fa>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a46      	ldr	r2, [pc, #280]	@ (8002118 <HAL_GPIO_Init+0x2fc>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d007      	beq.n	8002012 <HAL_GPIO_Init+0x1f6>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a45      	ldr	r2, [pc, #276]	@ (800211c <HAL_GPIO_Init+0x300>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d101      	bne.n	800200e <HAL_GPIO_Init+0x1f2>
 800200a:	2304      	movs	r3, #4
 800200c:	e008      	b.n	8002020 <HAL_GPIO_Init+0x204>
 800200e:	2307      	movs	r3, #7
 8002010:	e006      	b.n	8002020 <HAL_GPIO_Init+0x204>
 8002012:	2303      	movs	r3, #3
 8002014:	e004      	b.n	8002020 <HAL_GPIO_Init+0x204>
 8002016:	2302      	movs	r3, #2
 8002018:	e002      	b.n	8002020 <HAL_GPIO_Init+0x204>
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <HAL_GPIO_Init+0x204>
 800201e:	2300      	movs	r3, #0
 8002020:	69fa      	ldr	r2, [r7, #28]
 8002022:	f002 0203 	and.w	r2, r2, #3
 8002026:	0092      	lsls	r2, r2, #2
 8002028:	4093      	lsls	r3, r2
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4313      	orrs	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002030:	4935      	ldr	r1, [pc, #212]	@ (8002108 <HAL_GPIO_Init+0x2ec>)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	089b      	lsrs	r3, r3, #2
 8002036:	3302      	adds	r3, #2
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800203e:	4b38      	ldr	r3, [pc, #224]	@ (8002120 <HAL_GPIO_Init+0x304>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	43db      	mvns	r3, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4013      	ands	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002062:	4a2f      	ldr	r2, [pc, #188]	@ (8002120 <HAL_GPIO_Init+0x304>)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002068:	4b2d      	ldr	r3, [pc, #180]	@ (8002120 <HAL_GPIO_Init+0x304>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	43db      	mvns	r3, r3
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	4013      	ands	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800208c:	4a24      	ldr	r2, [pc, #144]	@ (8002120 <HAL_GPIO_Init+0x304>)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002092:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <HAL_GPIO_Init+0x304>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002120 <HAL_GPIO_Init+0x304>)
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020bc:	4b18      	ldr	r3, [pc, #96]	@ (8002120 <HAL_GPIO_Init+0x304>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002120 <HAL_GPIO_Init+0x304>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3301      	adds	r3, #1
 80020ea:	61fb      	str	r3, [r7, #28]
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	2b0f      	cmp	r3, #15
 80020f0:	f67f aea2 	bls.w	8001e38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020f4:	bf00      	nop
 80020f6:	bf00      	nop
 80020f8:	3724      	adds	r7, #36	@ 0x24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800
 8002108:	40013800 	.word	0x40013800
 800210c:	40020000 	.word	0x40020000
 8002110:	40020400 	.word	0x40020400
 8002114:	40020800 	.word	0x40020800
 8002118:	40020c00 	.word	0x40020c00
 800211c:	40021000 	.word	0x40021000
 8002120:	40013c00 	.word	0x40013c00

08002124 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	887b      	ldrh	r3, [r7, #2]
 8002136:	4013      	ands	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800213c:	2301      	movs	r3, #1
 800213e:	73fb      	strb	r3, [r7, #15]
 8002140:	e001      	b.n	8002146 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002146:	7bfb      	ldrb	r3, [r7, #15]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e12b      	b.n	80023be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d106      	bne.n	8002180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7fe fb4a 	bl	8000814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2224      	movs	r2, #36	@ 0x24
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0201 	bic.w	r2, r2, #1
 8002196:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021b8:	f001 f8da 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 80021bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4a81      	ldr	r2, [pc, #516]	@ (80023c8 <HAL_I2C_Init+0x274>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d807      	bhi.n	80021d8 <HAL_I2C_Init+0x84>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4a80      	ldr	r2, [pc, #512]	@ (80023cc <HAL_I2C_Init+0x278>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	bf94      	ite	ls
 80021d0:	2301      	movls	r3, #1
 80021d2:	2300      	movhi	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	e006      	b.n	80021e6 <HAL_I2C_Init+0x92>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4a7d      	ldr	r2, [pc, #500]	@ (80023d0 <HAL_I2C_Init+0x27c>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	bf94      	ite	ls
 80021e0:	2301      	movls	r3, #1
 80021e2:	2300      	movhi	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e0e7      	b.n	80023be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4a78      	ldr	r2, [pc, #480]	@ (80023d4 <HAL_I2C_Init+0x280>)
 80021f2:	fba2 2303 	umull	r2, r3, r2, r3
 80021f6:	0c9b      	lsrs	r3, r3, #18
 80021f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	430a      	orrs	r2, r1
 800220c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	4a6a      	ldr	r2, [pc, #424]	@ (80023c8 <HAL_I2C_Init+0x274>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d802      	bhi.n	8002228 <HAL_I2C_Init+0xd4>
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	3301      	adds	r3, #1
 8002226:	e009      	b.n	800223c <HAL_I2C_Init+0xe8>
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800222e:	fb02 f303 	mul.w	r3, r2, r3
 8002232:	4a69      	ldr	r2, [pc, #420]	@ (80023d8 <HAL_I2C_Init+0x284>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	099b      	lsrs	r3, r3, #6
 800223a:	3301      	adds	r3, #1
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	430b      	orrs	r3, r1
 8002242:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800224e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	495c      	ldr	r1, [pc, #368]	@ (80023c8 <HAL_I2C_Init+0x274>)
 8002258:	428b      	cmp	r3, r1
 800225a:	d819      	bhi.n	8002290 <HAL_I2C_Init+0x13c>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1e59      	subs	r1, r3, #1
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	fbb1 f3f3 	udiv	r3, r1, r3
 800226a:	1c59      	adds	r1, r3, #1
 800226c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002270:	400b      	ands	r3, r1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HAL_I2C_Init+0x138>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1e59      	subs	r1, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	fbb1 f3f3 	udiv	r3, r1, r3
 8002284:	3301      	adds	r3, #1
 8002286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228a:	e051      	b.n	8002330 <HAL_I2C_Init+0x1dc>
 800228c:	2304      	movs	r3, #4
 800228e:	e04f      	b.n	8002330 <HAL_I2C_Init+0x1dc>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d111      	bne.n	80022bc <HAL_I2C_Init+0x168>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1e58      	subs	r0, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	440b      	add	r3, r1
 80022a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022aa:	3301      	adds	r3, #1
 80022ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	bf0c      	ite	eq
 80022b4:	2301      	moveq	r3, #1
 80022b6:	2300      	movne	r3, #0
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	e012      	b.n	80022e2 <HAL_I2C_Init+0x18e>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1e58      	subs	r0, r3, #1
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	0099      	lsls	r1, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80022d2:	3301      	adds	r3, #1
 80022d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d8:	2b00      	cmp	r3, #0
 80022da:	bf0c      	ite	eq
 80022dc:	2301      	moveq	r3, #1
 80022de:	2300      	movne	r3, #0
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_I2C_Init+0x196>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e022      	b.n	8002330 <HAL_I2C_Init+0x1dc>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10e      	bne.n	8002310 <HAL_I2C_Init+0x1bc>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	1e58      	subs	r0, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6859      	ldr	r1, [r3, #4]
 80022fa:	460b      	mov	r3, r1
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	440b      	add	r3, r1
 8002300:	fbb0 f3f3 	udiv	r3, r0, r3
 8002304:	3301      	adds	r3, #1
 8002306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800230a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800230e:	e00f      	b.n	8002330 <HAL_I2C_Init+0x1dc>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	1e58      	subs	r0, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	460b      	mov	r3, r1
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	0099      	lsls	r1, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	fbb0 f3f3 	udiv	r3, r0, r3
 8002326:	3301      	adds	r3, #1
 8002328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800232c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	6809      	ldr	r1, [r1, #0]
 8002334:	4313      	orrs	r3, r2
 8002336:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69da      	ldr	r2, [r3, #28]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800235e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	6911      	ldr	r1, [r2, #16]
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	68d2      	ldr	r2, [r2, #12]
 800236a:	4311      	orrs	r1, r2
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	430b      	orrs	r3, r1
 8002372:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695a      	ldr	r2, [r3, #20]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 0201 	orr.w	r2, r2, #1
 800239e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2220      	movs	r2, #32
 80023aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	000186a0 	.word	0x000186a0
 80023cc:	001e847f 	.word	0x001e847f
 80023d0:	003d08ff 	.word	0x003d08ff
 80023d4:	431bde83 	.word	0x431bde83
 80023d8:	10624dd3 	.word	0x10624dd3

080023dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	607a      	str	r2, [r7, #4]
 80023e6:	461a      	mov	r2, r3
 80023e8:	460b      	mov	r3, r1
 80023ea:	817b      	strh	r3, [r7, #10]
 80023ec:	4613      	mov	r3, r2
 80023ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023f0:	f7ff fc02 	bl	8001bf8 <HAL_GetTick>
 80023f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b20      	cmp	r3, #32
 8002400:	f040 80e0 	bne.w	80025c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	2319      	movs	r3, #25
 800240a:	2201      	movs	r2, #1
 800240c:	4970      	ldr	r1, [pc, #448]	@ (80025d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f000 f964 	bl	80026dc <I2C_WaitOnFlagUntilTimeout>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800241a:	2302      	movs	r3, #2
 800241c:	e0d3      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <HAL_I2C_Master_Transmit+0x50>
 8002428:	2302      	movs	r3, #2
 800242a:	e0cc      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b01      	cmp	r3, #1
 8002440:	d007      	beq.n	8002452 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f042 0201 	orr.w	r2, r2, #1
 8002450:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002460:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2221      	movs	r2, #33	@ 0x21
 8002466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2210      	movs	r2, #16
 800246e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	893a      	ldrh	r2, [r7, #8]
 8002482:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002488:	b29a      	uxth	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4a50      	ldr	r2, [pc, #320]	@ (80025d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002492:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002494:	8979      	ldrh	r1, [r7, #10]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	6a3a      	ldr	r2, [r7, #32]
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f89c 	bl	80025d8 <I2C_MasterRequestWrite>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e08d      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024aa:	2300      	movs	r3, #0
 80024ac:	613b      	str	r3, [r7, #16]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80024c0:	e066      	b.n	8002590 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	6a39      	ldr	r1, [r7, #32]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fa22 	bl	8002910 <I2C_WaitOnTXEFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00d      	beq.n	80024ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d107      	bne.n	80024ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e06b      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	781a      	ldrb	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	1c5a      	adds	r2, r3, #1
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002516:	3b01      	subs	r3, #1
 8002518:	b29a      	uxth	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b04      	cmp	r3, #4
 800252a:	d11b      	bne.n	8002564 <HAL_I2C_Master_Transmit+0x188>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002530:	2b00      	cmp	r3, #0
 8002532:	d017      	beq.n	8002564 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002538:	781a      	ldrb	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	1c5a      	adds	r2, r3, #1
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800255c:	3b01      	subs	r3, #1
 800255e:	b29a      	uxth	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	6a39      	ldr	r1, [r7, #32]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f000 fa19 	bl	80029a0 <I2C_WaitOnBTFFlagUntilTimeout>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00d      	beq.n	8002590 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	2b04      	cmp	r3, #4
 800257a:	d107      	bne.n	800258c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800258a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e01a      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002594:	2b00      	cmp	r3, #0
 8002596:	d194      	bne.n	80024c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2220      	movs	r2, #32
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e000      	b.n	80025c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80025c4:	2302      	movs	r3, #2
  }
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	00100002 	.word	0x00100002
 80025d4:	ffff0000 	.word	0xffff0000

080025d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	603b      	str	r3, [r7, #0]
 80025e4:	460b      	mov	r3, r1
 80025e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d006      	beq.n	8002602 <I2C_MasterRequestWrite+0x2a>
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d003      	beq.n	8002602 <I2C_MasterRequestWrite+0x2a>
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002600:	d108      	bne.n	8002614 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	e00b      	b.n	800262c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002618:	2b12      	cmp	r3, #18
 800261a:	d107      	bne.n	800262c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800262a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f84f 	bl	80026dc <I2C_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00d      	beq.n	8002660 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002652:	d103      	bne.n	800265c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800265a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e035      	b.n	80026cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002668:	d108      	bne.n	800267c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800266a:	897b      	ldrh	r3, [r7, #10]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002678:	611a      	str	r2, [r3, #16]
 800267a:	e01b      	b.n	80026b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800267c:	897b      	ldrh	r3, [r7, #10]
 800267e:	11db      	asrs	r3, r3, #7
 8002680:	b2db      	uxtb	r3, r3
 8002682:	f003 0306 	and.w	r3, r3, #6
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f063 030f 	orn	r3, r3, #15
 800268c:	b2da      	uxtb	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	490e      	ldr	r1, [pc, #56]	@ (80026d4 <I2C_MasterRequestWrite+0xfc>)
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 f898 	bl	80027d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e010      	b.n	80026cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026aa:	897b      	ldrh	r3, [r7, #10]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	4907      	ldr	r1, [pc, #28]	@ (80026d8 <I2C_MasterRequestWrite+0x100>)
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f888 	bl	80027d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	00010008 	.word	0x00010008
 80026d8:	00010002 	.word	0x00010002

080026dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	4613      	mov	r3, r2
 80026ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026ec:	e048      	b.n	8002780 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f4:	d044      	beq.n	8002780 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f6:	f7ff fa7f 	bl	8001bf8 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	d302      	bcc.n	800270c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d139      	bne.n	8002780 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	0c1b      	lsrs	r3, r3, #16
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b01      	cmp	r3, #1
 8002714:	d10d      	bne.n	8002732 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	43da      	mvns	r2, r3
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	4013      	ands	r3, r2
 8002722:	b29b      	uxth	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	bf0c      	ite	eq
 8002728:	2301      	moveq	r3, #1
 800272a:	2300      	movne	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	461a      	mov	r2, r3
 8002730:	e00c      	b.n	800274c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	43da      	mvns	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	4013      	ands	r3, r2
 800273e:	b29b      	uxth	r3, r3
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf0c      	ite	eq
 8002744:	2301      	moveq	r3, #1
 8002746:	2300      	movne	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	461a      	mov	r2, r3
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	429a      	cmp	r2, r3
 8002750:	d116      	bne.n	8002780 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	f043 0220 	orr.w	r2, r3, #32
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e023      	b.n	80027c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	0c1b      	lsrs	r3, r3, #16
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d10d      	bne.n	80027a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	43da      	mvns	r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4013      	ands	r3, r2
 8002796:	b29b      	uxth	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	461a      	mov	r2, r3
 80027a4:	e00c      	b.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	43da      	mvns	r2, r3
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	4013      	ands	r3, r2
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bf0c      	ite	eq
 80027b8:	2301      	moveq	r3, #1
 80027ba:	2300      	movne	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d093      	beq.n	80026ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027de:	e071      	b.n	80028c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027ee:	d123      	bne.n	8002838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002808:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	f043 0204 	orr.w	r2, r3, #4
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e067      	b.n	8002908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283e:	d041      	beq.n	80028c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002840:	f7ff f9da 	bl	8001bf8 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	d302      	bcc.n	8002856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d136      	bne.n	80028c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	0c1b      	lsrs	r3, r3, #16
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	d10c      	bne.n	800287a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	43da      	mvns	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	4013      	ands	r3, r2
 800286c:	b29b      	uxth	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	bf14      	ite	ne
 8002872:	2301      	movne	r3, #1
 8002874:	2300      	moveq	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	e00b      	b.n	8002892 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	43da      	mvns	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	4013      	ands	r3, r2
 8002886:	b29b      	uxth	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf14      	ite	ne
 800288c:	2301      	movne	r3, #1
 800288e:	2300      	moveq	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d016      	beq.n	80028c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b0:	f043 0220 	orr.w	r2, r3, #32
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e021      	b.n	8002908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	0c1b      	lsrs	r3, r3, #16
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d10c      	bne.n	80028e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	43da      	mvns	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	4013      	ands	r3, r2
 80028da:	b29b      	uxth	r3, r3
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	e00b      	b.n	8002900 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	43da      	mvns	r2, r3
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4013      	ands	r3, r2
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	bf14      	ite	ne
 80028fa:	2301      	movne	r3, #1
 80028fc:	2300      	moveq	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	f47f af6d 	bne.w	80027e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800291c:	e034      	b.n	8002988 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f886 	bl	8002a30 <I2C_IsAcknowledgeFailed>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e034      	b.n	8002998 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002934:	d028      	beq.n	8002988 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002936:	f7ff f95f 	bl	8001bf8 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	429a      	cmp	r2, r3
 8002944:	d302      	bcc.n	800294c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d11d      	bne.n	8002988 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002956:	2b80      	cmp	r3, #128	@ 0x80
 8002958:	d016      	beq.n	8002988 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	f043 0220 	orr.w	r2, r3, #32
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e007      	b.n	8002998 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002992:	2b80      	cmp	r3, #128	@ 0x80
 8002994:	d1c3      	bne.n	800291e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029ac:	e034      	b.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 f83e 	bl	8002a30 <I2C_IsAcknowledgeFailed>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e034      	b.n	8002a28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d028      	beq.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c6:	f7ff f917 	bl	8001bf8 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d302      	bcc.n	80029dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d11d      	bne.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	f003 0304 	and.w	r3, r3, #4
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d016      	beq.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2220      	movs	r2, #32
 80029f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a04:	f043 0220 	orr.w	r2, r3, #32
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e007      	b.n	8002a28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f003 0304 	and.w	r3, r3, #4
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d1c3      	bne.n	80029ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a46:	d11b      	bne.n	8002a80 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a50:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6c:	f043 0204 	orr.w	r2, r3, #4
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e000      	b.n	8002a82 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
	...

08002a90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e267      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d075      	beq.n	8002b9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002aae:	4b88      	ldr	r3, [pc, #544]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 030c 	and.w	r3, r3, #12
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	d00c      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aba:	4b85      	ldr	r3, [pc, #532]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d112      	bne.n	8002aec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ac6:	4b82      	ldr	r3, [pc, #520]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ad2:	d10b      	bne.n	8002aec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d05b      	beq.n	8002b98 <HAL_RCC_OscConfig+0x108>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d157      	bne.n	8002b98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e242      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002af4:	d106      	bne.n	8002b04 <HAL_RCC_OscConfig+0x74>
 8002af6:	4b76      	ldr	r3, [pc, #472]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a75      	ldr	r2, [pc, #468]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b00:	6013      	str	r3, [r2, #0]
 8002b02:	e01d      	b.n	8002b40 <HAL_RCC_OscConfig+0xb0>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCC_OscConfig+0x98>
 8002b0e:	4b70      	ldr	r3, [pc, #448]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a6f      	ldr	r2, [pc, #444]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a6c      	ldr	r2, [pc, #432]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	e00b      	b.n	8002b40 <HAL_RCC_OscConfig+0xb0>
 8002b28:	4b69      	ldr	r3, [pc, #420]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a68      	ldr	r2, [pc, #416]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	4b66      	ldr	r3, [pc, #408]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a65      	ldr	r2, [pc, #404]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d013      	beq.n	8002b70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b48:	f7ff f856 	bl	8001bf8 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b50:	f7ff f852 	bl	8001bf8 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b64      	cmp	r3, #100	@ 0x64
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e207      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b5b      	ldr	r3, [pc, #364]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0xc0>
 8002b6e:	e014      	b.n	8002b9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7ff f842 	bl	8001bf8 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b78:	f7ff f83e 	bl	8001bf8 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b64      	cmp	r3, #100	@ 0x64
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e1f3      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b8a:	4b51      	ldr	r3, [pc, #324]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0xe8>
 8002b96:	e000      	b.n	8002b9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d063      	beq.n	8002c6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00b      	beq.n	8002bca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bb2:	4b47      	ldr	r3, [pc, #284]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d11c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bbe:	4b44      	ldr	r3, [pc, #272]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d116      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bca:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <HAL_RCC_OscConfig+0x152>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d001      	beq.n	8002be2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e1c7      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	4937      	ldr	r1, [pc, #220]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf6:	e03a      	b.n	8002c6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d020      	beq.n	8002c42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c00:	4b34      	ldr	r3, [pc, #208]	@ (8002cd4 <HAL_RCC_OscConfig+0x244>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c06:	f7fe fff7 	bl	8001bf8 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c0e:	f7fe fff3 	bl	8001bf8 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e1a8      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c20:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2c:	4b28      	ldr	r3, [pc, #160]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4925      	ldr	r1, [pc, #148]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	600b      	str	r3, [r1, #0]
 8002c40:	e015      	b.n	8002c6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c42:	4b24      	ldr	r3, [pc, #144]	@ (8002cd4 <HAL_RCC_OscConfig+0x244>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c48:	f7fe ffd6 	bl	8001bf8 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c50:	f7fe ffd2 	bl	8001bf8 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e187      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c62:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d036      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d016      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c82:	4b15      	ldr	r3, [pc, #84]	@ (8002cd8 <HAL_RCC_OscConfig+0x248>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c88:	f7fe ffb6 	bl	8001bf8 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c90:	f7fe ffb2 	bl	8001bf8 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e167      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd0 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x200>
 8002cae:	e01b      	b.n	8002ce8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb0:	4b09      	ldr	r3, [pc, #36]	@ (8002cd8 <HAL_RCC_OscConfig+0x248>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb6:	f7fe ff9f 	bl	8001bf8 <HAL_GetTick>
 8002cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cbc:	e00e      	b.n	8002cdc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cbe:	f7fe ff9b 	bl	8001bf8 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d907      	bls.n	8002cdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e150      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	42470000 	.word	0x42470000
 8002cd8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cdc:	4b88      	ldr	r3, [pc, #544]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002cde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1ea      	bne.n	8002cbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8097 	beq.w	8002e24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cfa:	4b81      	ldr	r3, [pc, #516]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10f      	bne.n	8002d26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d16:	4b7a      	ldr	r3, [pc, #488]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d1e:	60bb      	str	r3, [r7, #8]
 8002d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d22:	2301      	movs	r3, #1
 8002d24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d26:	4b77      	ldr	r3, [pc, #476]	@ (8002f04 <HAL_RCC_OscConfig+0x474>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d118      	bne.n	8002d64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d32:	4b74      	ldr	r3, [pc, #464]	@ (8002f04 <HAL_RCC_OscConfig+0x474>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a73      	ldr	r2, [pc, #460]	@ (8002f04 <HAL_RCC_OscConfig+0x474>)
 8002d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3e:	f7fe ff5b 	bl	8001bf8 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d46:	f7fe ff57 	bl	8001bf8 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e10c      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d58:	4b6a      	ldr	r3, [pc, #424]	@ (8002f04 <HAL_RCC_OscConfig+0x474>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d106      	bne.n	8002d7a <HAL_RCC_OscConfig+0x2ea>
 8002d6c:	4b64      	ldr	r3, [pc, #400]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d70:	4a63      	ldr	r2, [pc, #396]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d78:	e01c      	b.n	8002db4 <HAL_RCC_OscConfig+0x324>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	2b05      	cmp	r3, #5
 8002d80:	d10c      	bne.n	8002d9c <HAL_RCC_OscConfig+0x30c>
 8002d82:	4b5f      	ldr	r3, [pc, #380]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d86:	4a5e      	ldr	r2, [pc, #376]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d88:	f043 0304 	orr.w	r3, r3, #4
 8002d8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d8e:	4b5c      	ldr	r3, [pc, #368]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d92:	4a5b      	ldr	r2, [pc, #364]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9a:	e00b      	b.n	8002db4 <HAL_RCC_OscConfig+0x324>
 8002d9c:	4b58      	ldr	r3, [pc, #352]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da0:	4a57      	ldr	r2, [pc, #348]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002da2:	f023 0301 	bic.w	r3, r3, #1
 8002da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da8:	4b55      	ldr	r3, [pc, #340]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dac:	4a54      	ldr	r2, [pc, #336]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002dae:	f023 0304 	bic.w	r3, r3, #4
 8002db2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d015      	beq.n	8002de8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbc:	f7fe ff1c 	bl	8001bf8 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc2:	e00a      	b.n	8002dda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc4:	f7fe ff18 	bl	8001bf8 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e0cb      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dda:	4b49      	ldr	r3, [pc, #292]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0ee      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x334>
 8002de6:	e014      	b.n	8002e12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de8:	f7fe ff06 	bl	8001bf8 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7fe ff02 	bl	8001bf8 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e0b5      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e06:	4b3e      	ldr	r3, [pc, #248]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1ee      	bne.n	8002df0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d105      	bne.n	8002e24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e18:	4b39      	ldr	r3, [pc, #228]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	4a38      	ldr	r2, [pc, #224]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80a1 	beq.w	8002f70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e2e:	4b34      	ldr	r3, [pc, #208]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 030c 	and.w	r3, r3, #12
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	d05c      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d141      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e42:	4b31      	ldr	r3, [pc, #196]	@ (8002f08 <HAL_RCC_OscConfig+0x478>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e48:	f7fe fed6 	bl	8001bf8 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e50:	f7fe fed2 	bl	8001bf8 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e087      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e62:	4b27      	ldr	r3, [pc, #156]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69da      	ldr	r2, [r3, #28]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	019b      	lsls	r3, r3, #6
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e84:	085b      	lsrs	r3, r3, #1
 8002e86:	3b01      	subs	r3, #1
 8002e88:	041b      	lsls	r3, r3, #16
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e90:	061b      	lsls	r3, r3, #24
 8002e92:	491b      	ldr	r1, [pc, #108]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e98:	4b1b      	ldr	r3, [pc, #108]	@ (8002f08 <HAL_RCC_OscConfig+0x478>)
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9e:	f7fe feab 	bl	8001bf8 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea6:	f7fe fea7 	bl	8001bf8 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e05c      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb8:	4b11      	ldr	r3, [pc, #68]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0f0      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x416>
 8002ec4:	e054      	b.n	8002f70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec6:	4b10      	ldr	r3, [pc, #64]	@ (8002f08 <HAL_RCC_OscConfig+0x478>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7fe fe94 	bl	8001bf8 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed4:	f7fe fe90 	bl	8001bf8 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e045      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee6:	4b06      	ldr	r3, [pc, #24]	@ (8002f00 <HAL_RCC_OscConfig+0x470>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f0      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x444>
 8002ef2:	e03d      	b.n	8002f70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d107      	bne.n	8002f0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e038      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
 8002f00:	40023800 	.word	0x40023800
 8002f04:	40007000 	.word	0x40007000
 8002f08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f7c <HAL_RCC_OscConfig+0x4ec>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d028      	beq.n	8002f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d121      	bne.n	8002f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d11a      	bne.n	8002f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d111      	bne.n	8002f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f52:	085b      	lsrs	r3, r3, #1
 8002f54:	3b01      	subs	r3, #1
 8002f56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d107      	bne.n	8002f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d001      	beq.n	8002f70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e000      	b.n	8002f72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800

08002f80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0cc      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f94:	4b68      	ldr	r3, [pc, #416]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d90c      	bls.n	8002fbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa2:	4b65      	ldr	r3, [pc, #404]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002faa:	4b63      	ldr	r3, [pc, #396]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d001      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e0b8      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d020      	beq.n	800300a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d005      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fd4:	4b59      	ldr	r3, [pc, #356]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	4a58      	ldr	r2, [pc, #352]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8002fda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002fde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0308 	and.w	r3, r3, #8
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fec:	4b53      	ldr	r3, [pc, #332]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	4a52      	ldr	r2, [pc, #328]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ff6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff8:	4b50      	ldr	r3, [pc, #320]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	494d      	ldr	r1, [pc, #308]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d044      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d107      	bne.n	800302e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301e:	4b47      	ldr	r3, [pc, #284]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d119      	bne.n	800305e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e07f      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b02      	cmp	r3, #2
 8003034:	d003      	beq.n	800303e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800303a:	2b03      	cmp	r3, #3
 800303c:	d107      	bne.n	800304e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800303e:	4b3f      	ldr	r3, [pc, #252]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e06f      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304e:	4b3b      	ldr	r3, [pc, #236]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e067      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800305e:	4b37      	ldr	r3, [pc, #220]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f023 0203 	bic.w	r2, r3, #3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	4934      	ldr	r1, [pc, #208]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	4313      	orrs	r3, r2
 800306e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003070:	f7fe fdc2 	bl	8001bf8 <HAL_GetTick>
 8003074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003076:	e00a      	b.n	800308e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003078:	f7fe fdbe 	bl	8001bf8 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003086:	4293      	cmp	r3, r2
 8003088:	d901      	bls.n	800308e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e04f      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308e:	4b2b      	ldr	r3, [pc, #172]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 020c 	and.w	r2, r3, #12
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	429a      	cmp	r2, r3
 800309e:	d1eb      	bne.n	8003078 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030a0:	4b25      	ldr	r3, [pc, #148]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d20c      	bcs.n	80030c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ae:	4b22      	ldr	r3, [pc, #136]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b6:	4b20      	ldr	r3, [pc, #128]	@ (8003138 <HAL_RCC_ClockConfig+0x1b8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d001      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e032      	b.n	800312e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d008      	beq.n	80030e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d4:	4b19      	ldr	r3, [pc, #100]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	4916      	ldr	r1, [pc, #88]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d009      	beq.n	8003106 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030f2:	4b12      	ldr	r3, [pc, #72]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	490e      	ldr	r1, [pc, #56]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	4313      	orrs	r3, r2
 8003104:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003106:	f000 f821 	bl	800314c <HAL_RCC_GetSysClockFreq>
 800310a:	4602      	mov	r2, r0
 800310c:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	091b      	lsrs	r3, r3, #4
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	490a      	ldr	r1, [pc, #40]	@ (8003140 <HAL_RCC_ClockConfig+0x1c0>)
 8003118:	5ccb      	ldrb	r3, [r1, r3]
 800311a:	fa22 f303 	lsr.w	r3, r2, r3
 800311e:	4a09      	ldr	r2, [pc, #36]	@ (8003144 <HAL_RCC_ClockConfig+0x1c4>)
 8003120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003122:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <HAL_RCC_ClockConfig+0x1c8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7fd fd00 	bl	8000b2c <HAL_InitTick>

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40023c00 	.word	0x40023c00
 800313c:	40023800 	.word	0x40023800
 8003140:	08007bc8 	.word	0x08007bc8
 8003144:	20000000 	.word	0x20000000
 8003148:	20000004 	.word	0x20000004

0800314c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800314c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003150:	b094      	sub	sp, #80	@ 0x50
 8003152:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003154:	2300      	movs	r3, #0
 8003156:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003160:	2300      	movs	r3, #0
 8003162:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003164:	4b79      	ldr	r3, [pc, #484]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 030c 	and.w	r3, r3, #12
 800316c:	2b08      	cmp	r3, #8
 800316e:	d00d      	beq.n	800318c <HAL_RCC_GetSysClockFreq+0x40>
 8003170:	2b08      	cmp	r3, #8
 8003172:	f200 80e1 	bhi.w	8003338 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <HAL_RCC_GetSysClockFreq+0x34>
 800317a:	2b04      	cmp	r3, #4
 800317c:	d003      	beq.n	8003186 <HAL_RCC_GetSysClockFreq+0x3a>
 800317e:	e0db      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003180:	4b73      	ldr	r3, [pc, #460]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x204>)
 8003182:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003184:	e0db      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003186:	4b73      	ldr	r3, [pc, #460]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x208>)
 8003188:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800318a:	e0d8      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800318c:	4b6f      	ldr	r3, [pc, #444]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003194:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003196:	4b6d      	ldr	r3, [pc, #436]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d063      	beq.n	800326a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a2:	4b6a      	ldr	r3, [pc, #424]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	099b      	lsrs	r3, r3, #6
 80031a8:	2200      	movs	r2, #0
 80031aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80031b6:	2300      	movs	r3, #0
 80031b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80031ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031be:	4622      	mov	r2, r4
 80031c0:	462b      	mov	r3, r5
 80031c2:	f04f 0000 	mov.w	r0, #0
 80031c6:	f04f 0100 	mov.w	r1, #0
 80031ca:	0159      	lsls	r1, r3, #5
 80031cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d0:	0150      	lsls	r0, r2, #5
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	4621      	mov	r1, r4
 80031d8:	1a51      	subs	r1, r2, r1
 80031da:	6139      	str	r1, [r7, #16]
 80031dc:	4629      	mov	r1, r5
 80031de:	eb63 0301 	sbc.w	r3, r3, r1
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031f0:	4659      	mov	r1, fp
 80031f2:	018b      	lsls	r3, r1, #6
 80031f4:	4651      	mov	r1, sl
 80031f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031fa:	4651      	mov	r1, sl
 80031fc:	018a      	lsls	r2, r1, #6
 80031fe:	4651      	mov	r1, sl
 8003200:	ebb2 0801 	subs.w	r8, r2, r1
 8003204:	4659      	mov	r1, fp
 8003206:	eb63 0901 	sbc.w	r9, r3, r1
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003216:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800321a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800321e:	4690      	mov	r8, r2
 8003220:	4699      	mov	r9, r3
 8003222:	4623      	mov	r3, r4
 8003224:	eb18 0303 	adds.w	r3, r8, r3
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	462b      	mov	r3, r5
 800322c:	eb49 0303 	adc.w	r3, r9, r3
 8003230:	60fb      	str	r3, [r7, #12]
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800323e:	4629      	mov	r1, r5
 8003240:	024b      	lsls	r3, r1, #9
 8003242:	4621      	mov	r1, r4
 8003244:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003248:	4621      	mov	r1, r4
 800324a:	024a      	lsls	r2, r1, #9
 800324c:	4610      	mov	r0, r2
 800324e:	4619      	mov	r1, r3
 8003250:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003252:	2200      	movs	r2, #0
 8003254:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003256:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003258:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800325c:	f7fd f810 	bl	8000280 <__aeabi_uldivmod>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4613      	mov	r3, r2
 8003266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003268:	e058      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800326a:	4b38      	ldr	r3, [pc, #224]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	099b      	lsrs	r3, r3, #6
 8003270:	2200      	movs	r2, #0
 8003272:	4618      	mov	r0, r3
 8003274:	4611      	mov	r1, r2
 8003276:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800327a:	623b      	str	r3, [r7, #32]
 800327c:	2300      	movs	r3, #0
 800327e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003280:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003284:	4642      	mov	r2, r8
 8003286:	464b      	mov	r3, r9
 8003288:	f04f 0000 	mov.w	r0, #0
 800328c:	f04f 0100 	mov.w	r1, #0
 8003290:	0159      	lsls	r1, r3, #5
 8003292:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003296:	0150      	lsls	r0, r2, #5
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4641      	mov	r1, r8
 800329e:	ebb2 0a01 	subs.w	sl, r2, r1
 80032a2:	4649      	mov	r1, r9
 80032a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	f04f 0300 	mov.w	r3, #0
 80032b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032bc:	ebb2 040a 	subs.w	r4, r2, sl
 80032c0:	eb63 050b 	sbc.w	r5, r3, fp
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	00eb      	lsls	r3, r5, #3
 80032ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032d2:	00e2      	lsls	r2, r4, #3
 80032d4:	4614      	mov	r4, r2
 80032d6:	461d      	mov	r5, r3
 80032d8:	4643      	mov	r3, r8
 80032da:	18e3      	adds	r3, r4, r3
 80032dc:	603b      	str	r3, [r7, #0]
 80032de:	464b      	mov	r3, r9
 80032e0:	eb45 0303 	adc.w	r3, r5, r3
 80032e4:	607b      	str	r3, [r7, #4]
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	f04f 0300 	mov.w	r3, #0
 80032ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032f2:	4629      	mov	r1, r5
 80032f4:	028b      	lsls	r3, r1, #10
 80032f6:	4621      	mov	r1, r4
 80032f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032fc:	4621      	mov	r1, r4
 80032fe:	028a      	lsls	r2, r1, #10
 8003300:	4610      	mov	r0, r2
 8003302:	4619      	mov	r1, r3
 8003304:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003306:	2200      	movs	r2, #0
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	61fa      	str	r2, [r7, #28]
 800330c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003310:	f7fc ffb6 	bl	8000280 <__aeabi_uldivmod>
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	4613      	mov	r3, r2
 800331a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <HAL_RCC_GetSysClockFreq+0x200>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	0c1b      	lsrs	r3, r3, #16
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	3301      	adds	r3, #1
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800332c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800332e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003330:	fbb2 f3f3 	udiv	r3, r2, r3
 8003334:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003336:	e002      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x204>)
 800333a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800333c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003340:	4618      	mov	r0, r3
 8003342:	3750      	adds	r7, #80	@ 0x50
 8003344:	46bd      	mov	sp, r7
 8003346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800
 8003350:	00f42400 	.word	0x00f42400
 8003354:	007a1200 	.word	0x007a1200

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b03      	ldr	r3, [pc, #12]	@ (800336c <HAL_RCC_GetHCLKFreq+0x14>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000000 	.word	0x20000000

08003370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003374:	f7ff fff0 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	0a9b      	lsrs	r3, r3, #10
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	4903      	ldr	r1, [pc, #12]	@ (8003394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40023800 	.word	0x40023800
 8003394:	08007bd8 	.word	0x08007bd8

08003398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800339c:	f7ff ffdc 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b05      	ldr	r3, [pc, #20]	@ (80033b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0b5b      	lsrs	r3, r3, #13
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4903      	ldr	r1, [pc, #12]	@ (80033bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40023800 	.word	0x40023800
 80033bc:	08007bd8 	.word	0x08007bd8

080033c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	220f      	movs	r2, #15
 80033ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033d0:	4b12      	ldr	r3, [pc, #72]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033dc:	4b0f      	ldr	r3, [pc, #60]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033e8:	4b0c      	ldr	r3, [pc, #48]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	08db      	lsrs	r3, r3, #3
 80033fa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003402:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <HAL_RCC_GetClockConfig+0x60>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0207 	and.w	r2, r3, #7
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	601a      	str	r2, [r3, #0]
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	40023c00 	.word	0x40023c00

08003424 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e07b      	b.n	800352e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	2b00      	cmp	r3, #0
 800343c:	d108      	bne.n	8003450 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003446:	d009      	beq.n	800345c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	61da      	str	r2, [r3, #28]
 800344e:	e005      	b.n	800345c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d106      	bne.n	800347c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f7fd fae4 	bl	8000a44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003492:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	431a      	orrs	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e0:	ea42 0103 	orr.w	r1, r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	0c1b      	lsrs	r3, r3, #16
 80034fa:	f003 0104 	and.w	r1, r3, #4
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	f003 0210 	and.w	r2, r3, #16
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69da      	ldr	r2, [r3, #28]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800351c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b082      	sub	sp, #8
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e041      	b.n	80035cc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d106      	bne.n	8003562 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fd fd45 	bl	8000fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2202      	movs	r2, #2
 8003566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3304      	adds	r3, #4
 8003572:	4619      	mov	r1, r3
 8003574:	4610      	mov	r0, r2
 8003576:	f000 fc3b 	bl	8003df0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d001      	beq.n	80035ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e044      	b.n	8003676 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68da      	ldr	r2, [r3, #12]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0201 	orr.w	r2, r2, #1
 8003602:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1e      	ldr	r2, [pc, #120]	@ (8003684 <HAL_TIM_Base_Start_IT+0xb0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d018      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x6c>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003616:	d013      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x6c>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1a      	ldr	r2, [pc, #104]	@ (8003688 <HAL_TIM_Base_Start_IT+0xb4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00e      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x6c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a19      	ldr	r2, [pc, #100]	@ (800368c <HAL_TIM_Base_Start_IT+0xb8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d009      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x6c>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a17      	ldr	r2, [pc, #92]	@ (8003690 <HAL_TIM_Base_Start_IT+0xbc>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d004      	beq.n	8003640 <HAL_TIM_Base_Start_IT+0x6c>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a16      	ldr	r2, [pc, #88]	@ (8003694 <HAL_TIM_Base_Start_IT+0xc0>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d111      	bne.n	8003664 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b06      	cmp	r3, #6
 8003650:	d010      	beq.n	8003674 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0201 	orr.w	r2, r2, #1
 8003660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003662:	e007      	b.n	8003674 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	40010000 	.word	0x40010000
 8003688:	40000400 	.word	0x40000400
 800368c:	40000800 	.word	0x40000800
 8003690:	40000c00 	.word	0x40000c00
 8003694:	40014000 	.word	0x40014000

08003698 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e041      	b.n	800372e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f839 	bl	8003736 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	4610      	mov	r0, r2
 80036d8:	f000 fb8a 	bl	8003df0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d109      	bne.n	8003770 <HAL_TIM_PWM_Start+0x24>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b01      	cmp	r3, #1
 8003766:	bf14      	ite	ne
 8003768:	2301      	movne	r3, #1
 800376a:	2300      	moveq	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	e022      	b.n	80037b6 <HAL_TIM_PWM_Start+0x6a>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	2b04      	cmp	r3, #4
 8003774:	d109      	bne.n	800378a <HAL_TIM_PWM_Start+0x3e>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b01      	cmp	r3, #1
 8003780:	bf14      	ite	ne
 8003782:	2301      	movne	r3, #1
 8003784:	2300      	moveq	r3, #0
 8003786:	b2db      	uxtb	r3, r3
 8003788:	e015      	b.n	80037b6 <HAL_TIM_PWM_Start+0x6a>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b08      	cmp	r3, #8
 800378e:	d109      	bne.n	80037a4 <HAL_TIM_PWM_Start+0x58>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	bf14      	ite	ne
 800379c:	2301      	movne	r3, #1
 800379e:	2300      	moveq	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	e008      	b.n	80037b6 <HAL_TIM_PWM_Start+0x6a>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e068      	b.n	8003890 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d104      	bne.n	80037ce <HAL_TIM_PWM_Start+0x82>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037cc:	e013      	b.n	80037f6 <HAL_TIM_PWM_Start+0xaa>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b04      	cmp	r3, #4
 80037d2:	d104      	bne.n	80037de <HAL_TIM_PWM_Start+0x92>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037dc:	e00b      	b.n	80037f6 <HAL_TIM_PWM_Start+0xaa>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d104      	bne.n	80037ee <HAL_TIM_PWM_Start+0xa2>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037ec:	e003      	b.n	80037f6 <HAL_TIM_PWM_Start+0xaa>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2202      	movs	r2, #2
 80037f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2201      	movs	r2, #1
 80037fc:	6839      	ldr	r1, [r7, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fda2 	bl	8004348 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a23      	ldr	r2, [pc, #140]	@ (8003898 <HAL_TIM_PWM_Start+0x14c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d107      	bne.n	800381e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800381c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a1d      	ldr	r2, [pc, #116]	@ (8003898 <HAL_TIM_PWM_Start+0x14c>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d018      	beq.n	800385a <HAL_TIM_PWM_Start+0x10e>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003830:	d013      	beq.n	800385a <HAL_TIM_PWM_Start+0x10e>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a19      	ldr	r2, [pc, #100]	@ (800389c <HAL_TIM_PWM_Start+0x150>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d00e      	beq.n	800385a <HAL_TIM_PWM_Start+0x10e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a17      	ldr	r2, [pc, #92]	@ (80038a0 <HAL_TIM_PWM_Start+0x154>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d009      	beq.n	800385a <HAL_TIM_PWM_Start+0x10e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a16      	ldr	r2, [pc, #88]	@ (80038a4 <HAL_TIM_PWM_Start+0x158>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d004      	beq.n	800385a <HAL_TIM_PWM_Start+0x10e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a14      	ldr	r2, [pc, #80]	@ (80038a8 <HAL_TIM_PWM_Start+0x15c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d111      	bne.n	800387e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2b06      	cmp	r3, #6
 800386a:	d010      	beq.n	800388e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0201 	orr.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387c:	e007      	b.n	800388e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40010000 	.word	0x40010000
 800389c:	40000400 	.word	0x40000400
 80038a0:	40000800 	.word	0x40000800
 80038a4:	40000c00 	.word	0x40000c00
 80038a8:	40014000 	.word	0x40014000

080038ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d020      	beq.n	8003910 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d01b      	beq.n	8003910 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f06f 0202 	mvn.w	r2, #2
 80038e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fa5b 	bl	8003db2 <HAL_TIM_IC_CaptureCallback>
 80038fc:	e005      	b.n	800390a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fa4d 	bl	8003d9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fa5e 	bl	8003dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 0304 	and.w	r3, r3, #4
 8003916:	2b00      	cmp	r3, #0
 8003918:	d020      	beq.n	800395c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01b      	beq.n	800395c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0204 	mvn.w	r2, #4
 800392c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2202      	movs	r2, #2
 8003932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fa35 	bl	8003db2 <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 fa27 	bl	8003d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fa38 	bl	8003dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d020      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0208 	mvn.w	r2, #8
 8003978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2204      	movs	r2, #4
 800397e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 fa0f 	bl	8003db2 <HAL_TIM_IC_CaptureCallback>
 8003994:	e005      	b.n	80039a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fa01 	bl	8003d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fa12 	bl	8003dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0310 	and.w	r3, r3, #16
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d020      	beq.n	80039f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d01b      	beq.n	80039f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f06f 0210 	mvn.w	r2, #16
 80039c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2208      	movs	r2, #8
 80039ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 f9e9 	bl	8003db2 <HAL_TIM_IC_CaptureCallback>
 80039e0:	e005      	b.n	80039ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f9db 	bl	8003d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f9ec 	bl	8003dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00c      	beq.n	8003a18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f06f 0201 	mvn.w	r2, #1
 8003a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fc ffc8 	bl	80009a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00c      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d007      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 fd24 	bl	8004484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f9bd 	bl	8003dda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0320 	and.w	r3, r3, #32
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00c      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d007      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0220 	mvn.w	r2, #32
 8003a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fcf6 	bl	8004470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a84:	bf00      	nop
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e0ae      	b.n	8003c08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b0c      	cmp	r3, #12
 8003ab6:	f200 809f 	bhi.w	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003aba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003af5 	.word	0x08003af5
 8003ac4:	08003bf9 	.word	0x08003bf9
 8003ac8:	08003bf9 	.word	0x08003bf9
 8003acc:	08003bf9 	.word	0x08003bf9
 8003ad0:	08003b35 	.word	0x08003b35
 8003ad4:	08003bf9 	.word	0x08003bf9
 8003ad8:	08003bf9 	.word	0x08003bf9
 8003adc:	08003bf9 	.word	0x08003bf9
 8003ae0:	08003b77 	.word	0x08003b77
 8003ae4:	08003bf9 	.word	0x08003bf9
 8003ae8:	08003bf9 	.word	0x08003bf9
 8003aec:	08003bf9 	.word	0x08003bf9
 8003af0:	08003bb7 	.word	0x08003bb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68b9      	ldr	r1, [r7, #8]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 f9fe 	bl	8003efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699a      	ldr	r2, [r3, #24]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0208 	orr.w	r2, r2, #8
 8003b0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699a      	ldr	r2, [r3, #24]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0204 	bic.w	r2, r2, #4
 8003b1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6999      	ldr	r1, [r3, #24]
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	691a      	ldr	r2, [r3, #16]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	619a      	str	r2, [r3, #24]
      break;
 8003b32:	e064      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fa44 	bl	8003fc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699a      	ldr	r2, [r3, #24]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6999      	ldr	r1, [r3, #24]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	021a      	lsls	r2, r3, #8
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	619a      	str	r2, [r3, #24]
      break;
 8003b74:	e043      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68b9      	ldr	r1, [r7, #8]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 fa8f 	bl	80040a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69da      	ldr	r2, [r3, #28]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f042 0208 	orr.w	r2, r2, #8
 8003b90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	69da      	ldr	r2, [r3, #28]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0204 	bic.w	r2, r2, #4
 8003ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	69d9      	ldr	r1, [r3, #28]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	691a      	ldr	r2, [r3, #16]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	61da      	str	r2, [r3, #28]
      break;
 8003bb4:	e023      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fad9 	bl	8004174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	69da      	ldr	r2, [r3, #28]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	69d9      	ldr	r1, [r3, #28]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	021a      	lsls	r2, r3, #8
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	61da      	str	r2, [r3, #28]
      break;
 8003bf6:	e002      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8003bfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_TIM_ConfigClockSource+0x1c>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e0b4      	b.n	8003d96 <HAL_TIM_ConfigClockSource+0x186>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c64:	d03e      	beq.n	8003ce4 <HAL_TIM_ConfigClockSource+0xd4>
 8003c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c6a:	f200 8087 	bhi.w	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c72:	f000 8086 	beq.w	8003d82 <HAL_TIM_ConfigClockSource+0x172>
 8003c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c7a:	d87f      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c7c:	2b70      	cmp	r3, #112	@ 0x70
 8003c7e:	d01a      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0xa6>
 8003c80:	2b70      	cmp	r3, #112	@ 0x70
 8003c82:	d87b      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c84:	2b60      	cmp	r3, #96	@ 0x60
 8003c86:	d050      	beq.n	8003d2a <HAL_TIM_ConfigClockSource+0x11a>
 8003c88:	2b60      	cmp	r3, #96	@ 0x60
 8003c8a:	d877      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c8c:	2b50      	cmp	r3, #80	@ 0x50
 8003c8e:	d03c      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0xfa>
 8003c90:	2b50      	cmp	r3, #80	@ 0x50
 8003c92:	d873      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c94:	2b40      	cmp	r3, #64	@ 0x40
 8003c96:	d058      	beq.n	8003d4a <HAL_TIM_ConfigClockSource+0x13a>
 8003c98:	2b40      	cmp	r3, #64	@ 0x40
 8003c9a:	d86f      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003c9c:	2b30      	cmp	r3, #48	@ 0x30
 8003c9e:	d064      	beq.n	8003d6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ca0:	2b30      	cmp	r3, #48	@ 0x30
 8003ca2:	d86b      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	d060      	beq.n	8003d6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d867      	bhi.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d05c      	beq.n	8003d6a <HAL_TIM_ConfigClockSource+0x15a>
 8003cb0:	2b10      	cmp	r3, #16
 8003cb2:	d05a      	beq.n	8003d6a <HAL_TIM_ConfigClockSource+0x15a>
 8003cb4:	e062      	b.n	8003d7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cc6:	f000 fb1f 	bl	8004308 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	609a      	str	r2, [r3, #8]
      break;
 8003ce2:	e04f      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cf4:	f000 fb08 	bl	8004308 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d06:	609a      	str	r2, [r3, #8]
      break;
 8003d08:	e03c      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d16:	461a      	mov	r2, r3
 8003d18:	f000 fa7c 	bl	8004214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2150      	movs	r1, #80	@ 0x50
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 fad5 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003d28:	e02c      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d36:	461a      	mov	r2, r3
 8003d38:	f000 fa9b 	bl	8004272 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2160      	movs	r1, #96	@ 0x60
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fac5 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003d48:	e01c      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d56:	461a      	mov	r2, r3
 8003d58:	f000 fa5c 	bl	8004214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2140      	movs	r1, #64	@ 0x40
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fab5 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003d68:	e00c      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4619      	mov	r1, r3
 8003d74:	4610      	mov	r0, r2
 8003d76:	f000 faac 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003d7a:	e003      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d80:	e000      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a37      	ldr	r2, [pc, #220]	@ (8003ee0 <TIM_Base_SetConfig+0xf0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00f      	beq.n	8003e28 <TIM_Base_SetConfig+0x38>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e0e:	d00b      	beq.n	8003e28 <TIM_Base_SetConfig+0x38>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a34      	ldr	r2, [pc, #208]	@ (8003ee4 <TIM_Base_SetConfig+0xf4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d007      	beq.n	8003e28 <TIM_Base_SetConfig+0x38>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a33      	ldr	r2, [pc, #204]	@ (8003ee8 <TIM_Base_SetConfig+0xf8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d003      	beq.n	8003e28 <TIM_Base_SetConfig+0x38>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a32      	ldr	r2, [pc, #200]	@ (8003eec <TIM_Base_SetConfig+0xfc>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d108      	bne.n	8003e3a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ee0 <TIM_Base_SetConfig+0xf0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d01b      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e48:	d017      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a25      	ldr	r2, [pc, #148]	@ (8003ee4 <TIM_Base_SetConfig+0xf4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d013      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a24      	ldr	r2, [pc, #144]	@ (8003ee8 <TIM_Base_SetConfig+0xf8>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d00f      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a23      	ldr	r2, [pc, #140]	@ (8003eec <TIM_Base_SetConfig+0xfc>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00b      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a22      	ldr	r2, [pc, #136]	@ (8003ef0 <TIM_Base_SetConfig+0x100>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d007      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a21      	ldr	r2, [pc, #132]	@ (8003ef4 <TIM_Base_SetConfig+0x104>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d003      	beq.n	8003e7a <TIM_Base_SetConfig+0x8a>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a20      	ldr	r2, [pc, #128]	@ (8003ef8 <TIM_Base_SetConfig+0x108>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d108      	bne.n	8003e8c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a0c      	ldr	r2, [pc, #48]	@ (8003ee0 <TIM_Base_SetConfig+0xf0>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d103      	bne.n	8003eba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	691a      	ldr	r2, [r3, #16]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f043 0204 	orr.w	r2, r3, #4
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	601a      	str	r2, [r3, #0]
}
 8003ed2:	bf00      	nop
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40010000 	.word	0x40010000
 8003ee4:	40000400 	.word	0x40000400
 8003ee8:	40000800 	.word	0x40000800
 8003eec:	40000c00 	.word	0x40000c00
 8003ef0:	40014000 	.word	0x40014000
 8003ef4:	40014400 	.word	0x40014400
 8003ef8:	40014800 	.word	0x40014800

08003efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	f023 0201 	bic.w	r2, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0303 	bic.w	r3, r3, #3
 8003f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f023 0302 	bic.w	r3, r3, #2
 8003f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a1c      	ldr	r2, [pc, #112]	@ (8003fc4 <TIM_OC1_SetConfig+0xc8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d10c      	bne.n	8003f72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f023 0308 	bic.w	r3, r3, #8
 8003f5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f023 0304 	bic.w	r3, r3, #4
 8003f70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a13      	ldr	r2, [pc, #76]	@ (8003fc4 <TIM_OC1_SetConfig+0xc8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d111      	bne.n	8003f9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	621a      	str	r2, [r3, #32]
}
 8003fb8:	bf00      	nop
 8003fba:	371c      	adds	r7, #28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	40010000 	.word	0x40010000

08003fc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f023 0210 	bic.w	r2, r3, #16
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f023 0320 	bic.w	r3, r3, #32
 8004012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4313      	orrs	r3, r2
 800401e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a1e      	ldr	r2, [pc, #120]	@ (800409c <TIM_OC2_SetConfig+0xd4>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d10d      	bne.n	8004044 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800402e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004042:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a15      	ldr	r2, [pc, #84]	@ (800409c <TIM_OC2_SetConfig+0xd4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d113      	bne.n	8004074 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004052:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800405a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	40010000 	.word	0x40010000

080040a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b087      	sub	sp, #28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f023 0303 	bic.w	r3, r3, #3
 80040d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	4313      	orrs	r3, r2
 80040e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	021b      	lsls	r3, r3, #8
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004170 <TIM_OC3_SetConfig+0xd0>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d10d      	bne.n	800411a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004104:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	021b      	lsls	r3, r3, #8
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	4313      	orrs	r3, r2
 8004110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a14      	ldr	r2, [pc, #80]	@ (8004170 <TIM_OC3_SetConfig+0xd0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d113      	bne.n	800414a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	621a      	str	r2, [r3, #32]
}
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr
 8004170:	40010000 	.word	0x40010000

08004174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	031b      	lsls	r3, r3, #12
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a10      	ldr	r2, [pc, #64]	@ (8004210 <TIM_OC4_SetConfig+0x9c>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d109      	bne.n	80041e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	019b      	lsls	r3, r3, #6
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	621a      	str	r2, [r3, #32]
}
 8004202:	bf00      	nop
 8004204:	371c      	adds	r7, #28
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40010000 	.word	0x40010000

08004214 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	f023 0201 	bic.w	r2, r3, #1
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800423e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f023 030a 	bic.w	r3, r3, #10
 8004250:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4313      	orrs	r3, r2
 8004258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	621a      	str	r2, [r3, #32]
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004272:	b480      	push	{r7}
 8004274:	b087      	sub	sp, #28
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	f023 0210 	bic.w	r2, r3, #16
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800429c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	031b      	lsls	r3, r3, #12
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	621a      	str	r2, [r3, #32]
}
 80042c6:	bf00      	nop
 80042c8:	371c      	adds	r7, #28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b085      	sub	sp, #20
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f043 0307 	orr.w	r3, r3, #7
 80042f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	609a      	str	r2, [r3, #8]
}
 80042fc:	bf00      	nop
 80042fe:	3714      	adds	r7, #20
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
 8004314:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004322:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	021a      	lsls	r2, r3, #8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	431a      	orrs	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4313      	orrs	r3, r2
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	609a      	str	r2, [r3, #8]
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f003 031f 	and.w	r3, r3, #31
 800435a:	2201      	movs	r2, #1
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1a      	ldr	r2, [r3, #32]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	43db      	mvns	r3, r3
 800436a:	401a      	ands	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a1a      	ldr	r2, [r3, #32]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 031f 	and.w	r3, r3, #31
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	fa01 f303 	lsl.w	r3, r1, r3
 8004380:	431a      	orrs	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	621a      	str	r2, [r3, #32]
}
 8004386:	bf00      	nop
 8004388:	371c      	adds	r7, #28
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
	...

08004394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d101      	bne.n	80043ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043a8:	2302      	movs	r3, #2
 80043aa:	e050      	b.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a1c      	ldr	r2, [pc, #112]	@ (800445c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d018      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f8:	d013      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a18      	ldr	r2, [pc, #96]	@ (8004460 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d00e      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a16      	ldr	r2, [pc, #88]	@ (8004464 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d009      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a15      	ldr	r2, [pc, #84]	@ (8004468 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d004      	beq.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a13      	ldr	r2, [pc, #76]	@ (800446c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d10c      	bne.n	800443c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	4313      	orrs	r3, r2
 8004432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40010000 	.word	0x40010000
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	40000c00 	.word	0x40000c00
 800446c:	40014000 	.word	0x40014000

08004470 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e042      	b.n	8004530 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d106      	bne.n	80044c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fc fe80 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2224      	movs	r2, #36	@ 0x24
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68da      	ldr	r2, [r3, #12]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f82b 	bl	8004538 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	691a      	ldr	r2, [r3, #16]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695a      	ldr	r2, [r3, #20]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800453c:	b0c0      	sub	sp, #256	@ 0x100
 800453e:	af00      	add	r7, sp, #0
 8004540:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004554:	68d9      	ldr	r1, [r3, #12]
 8004556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	ea40 0301 	orr.w	r3, r0, r1
 8004560:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	431a      	orrs	r2, r3
 8004570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	431a      	orrs	r2, r3
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004590:	f021 010c 	bic.w	r1, r1, #12
 8004594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800459e:	430b      	orrs	r3, r1
 80045a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80045ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b2:	6999      	ldr	r1, [r3, #24]
 80045b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	ea40 0301 	orr.w	r3, r0, r1
 80045be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004804 <UART_SetConfig+0x2cc>)
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d005      	beq.n	80045d8 <UART_SetConfig+0xa0>
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4b8d      	ldr	r3, [pc, #564]	@ (8004808 <UART_SetConfig+0x2d0>)
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d104      	bne.n	80045e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045d8:	f7fe fede 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 80045dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80045e0:	e003      	b.n	80045ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045e2:	f7fe fec5 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 80045e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045f4:	f040 810c 	bne.w	8004810 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045fc:	2200      	movs	r2, #0
 80045fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004602:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004606:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800460a:	4622      	mov	r2, r4
 800460c:	462b      	mov	r3, r5
 800460e:	1891      	adds	r1, r2, r2
 8004610:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004612:	415b      	adcs	r3, r3
 8004614:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004616:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800461a:	4621      	mov	r1, r4
 800461c:	eb12 0801 	adds.w	r8, r2, r1
 8004620:	4629      	mov	r1, r5
 8004622:	eb43 0901 	adc.w	r9, r3, r1
 8004626:	f04f 0200 	mov.w	r2, #0
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004632:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004636:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800463a:	4690      	mov	r8, r2
 800463c:	4699      	mov	r9, r3
 800463e:	4623      	mov	r3, r4
 8004640:	eb18 0303 	adds.w	r3, r8, r3
 8004644:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004648:	462b      	mov	r3, r5
 800464a:	eb49 0303 	adc.w	r3, r9, r3
 800464e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800465e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004662:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004666:	460b      	mov	r3, r1
 8004668:	18db      	adds	r3, r3, r3
 800466a:	653b      	str	r3, [r7, #80]	@ 0x50
 800466c:	4613      	mov	r3, r2
 800466e:	eb42 0303 	adc.w	r3, r2, r3
 8004672:	657b      	str	r3, [r7, #84]	@ 0x54
 8004674:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004678:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800467c:	f7fb fe00 	bl	8000280 <__aeabi_uldivmod>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4b61      	ldr	r3, [pc, #388]	@ (800480c <UART_SetConfig+0x2d4>)
 8004686:	fba3 2302 	umull	r2, r3, r3, r2
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	011c      	lsls	r4, r3, #4
 800468e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004692:	2200      	movs	r2, #0
 8004694:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004698:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800469c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80046a0:	4642      	mov	r2, r8
 80046a2:	464b      	mov	r3, r9
 80046a4:	1891      	adds	r1, r2, r2
 80046a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80046a8:	415b      	adcs	r3, r3
 80046aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046b0:	4641      	mov	r1, r8
 80046b2:	eb12 0a01 	adds.w	sl, r2, r1
 80046b6:	4649      	mov	r1, r9
 80046b8:	eb43 0b01 	adc.w	fp, r3, r1
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046d0:	4692      	mov	sl, r2
 80046d2:	469b      	mov	fp, r3
 80046d4:	4643      	mov	r3, r8
 80046d6:	eb1a 0303 	adds.w	r3, sl, r3
 80046da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046de:	464b      	mov	r3, r9
 80046e0:	eb4b 0303 	adc.w	r3, fp, r3
 80046e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046fc:	460b      	mov	r3, r1
 80046fe:	18db      	adds	r3, r3, r3
 8004700:	643b      	str	r3, [r7, #64]	@ 0x40
 8004702:	4613      	mov	r3, r2
 8004704:	eb42 0303 	adc.w	r3, r2, r3
 8004708:	647b      	str	r3, [r7, #68]	@ 0x44
 800470a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800470e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004712:	f7fb fdb5 	bl	8000280 <__aeabi_uldivmod>
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	4611      	mov	r1, r2
 800471c:	4b3b      	ldr	r3, [pc, #236]	@ (800480c <UART_SetConfig+0x2d4>)
 800471e:	fba3 2301 	umull	r2, r3, r3, r1
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2264      	movs	r2, #100	@ 0x64
 8004726:	fb02 f303 	mul.w	r3, r2, r3
 800472a:	1acb      	subs	r3, r1, r3
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004732:	4b36      	ldr	r3, [pc, #216]	@ (800480c <UART_SetConfig+0x2d4>)
 8004734:	fba3 2302 	umull	r2, r3, r3, r2
 8004738:	095b      	lsrs	r3, r3, #5
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004740:	441c      	add	r4, r3
 8004742:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004746:	2200      	movs	r2, #0
 8004748:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800474c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004750:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004754:	4642      	mov	r2, r8
 8004756:	464b      	mov	r3, r9
 8004758:	1891      	adds	r1, r2, r2
 800475a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800475c:	415b      	adcs	r3, r3
 800475e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004760:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004764:	4641      	mov	r1, r8
 8004766:	1851      	adds	r1, r2, r1
 8004768:	6339      	str	r1, [r7, #48]	@ 0x30
 800476a:	4649      	mov	r1, r9
 800476c:	414b      	adcs	r3, r1
 800476e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	f04f 0300 	mov.w	r3, #0
 8004778:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800477c:	4659      	mov	r1, fp
 800477e:	00cb      	lsls	r3, r1, #3
 8004780:	4651      	mov	r1, sl
 8004782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004786:	4651      	mov	r1, sl
 8004788:	00ca      	lsls	r2, r1, #3
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	4603      	mov	r3, r0
 8004790:	4642      	mov	r2, r8
 8004792:	189b      	adds	r3, r3, r2
 8004794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004798:	464b      	mov	r3, r9
 800479a:	460a      	mov	r2, r1
 800479c:	eb42 0303 	adc.w	r3, r2, r3
 80047a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80047b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047b8:	460b      	mov	r3, r1
 80047ba:	18db      	adds	r3, r3, r3
 80047bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047be:	4613      	mov	r3, r2
 80047c0:	eb42 0303 	adc.w	r3, r2, r3
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80047ce:	f7fb fd57 	bl	8000280 <__aeabi_uldivmod>
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	4b0d      	ldr	r3, [pc, #52]	@ (800480c <UART_SetConfig+0x2d4>)
 80047d8:	fba3 1302 	umull	r1, r3, r3, r2
 80047dc:	095b      	lsrs	r3, r3, #5
 80047de:	2164      	movs	r1, #100	@ 0x64
 80047e0:	fb01 f303 	mul.w	r3, r1, r3
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	3332      	adds	r3, #50	@ 0x32
 80047ea:	4a08      	ldr	r2, [pc, #32]	@ (800480c <UART_SetConfig+0x2d4>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	f003 0207 	and.w	r2, r3, #7
 80047f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4422      	add	r2, r4
 80047fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004800:	e106      	b.n	8004a10 <UART_SetConfig+0x4d8>
 8004802:	bf00      	nop
 8004804:	40011000 	.word	0x40011000
 8004808:	40011400 	.word	0x40011400
 800480c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004814:	2200      	movs	r2, #0
 8004816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800481a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800481e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004822:	4642      	mov	r2, r8
 8004824:	464b      	mov	r3, r9
 8004826:	1891      	adds	r1, r2, r2
 8004828:	6239      	str	r1, [r7, #32]
 800482a:	415b      	adcs	r3, r3
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
 800482e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004832:	4641      	mov	r1, r8
 8004834:	1854      	adds	r4, r2, r1
 8004836:	4649      	mov	r1, r9
 8004838:	eb43 0501 	adc.w	r5, r3, r1
 800483c:	f04f 0200 	mov.w	r2, #0
 8004840:	f04f 0300 	mov.w	r3, #0
 8004844:	00eb      	lsls	r3, r5, #3
 8004846:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800484a:	00e2      	lsls	r2, r4, #3
 800484c:	4614      	mov	r4, r2
 800484e:	461d      	mov	r5, r3
 8004850:	4643      	mov	r3, r8
 8004852:	18e3      	adds	r3, r4, r3
 8004854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004858:	464b      	mov	r3, r9
 800485a:	eb45 0303 	adc.w	r3, r5, r3
 800485e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800486e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800487e:	4629      	mov	r1, r5
 8004880:	008b      	lsls	r3, r1, #2
 8004882:	4621      	mov	r1, r4
 8004884:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004888:	4621      	mov	r1, r4
 800488a:	008a      	lsls	r2, r1, #2
 800488c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004890:	f7fb fcf6 	bl	8000280 <__aeabi_uldivmod>
 8004894:	4602      	mov	r2, r0
 8004896:	460b      	mov	r3, r1
 8004898:	4b60      	ldr	r3, [pc, #384]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800489a:	fba3 2302 	umull	r2, r3, r3, r2
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	011c      	lsls	r4, r3, #4
 80048a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048a6:	2200      	movs	r2, #0
 80048a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80048b4:	4642      	mov	r2, r8
 80048b6:	464b      	mov	r3, r9
 80048b8:	1891      	adds	r1, r2, r2
 80048ba:	61b9      	str	r1, [r7, #24]
 80048bc:	415b      	adcs	r3, r3
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c4:	4641      	mov	r1, r8
 80048c6:	1851      	adds	r1, r2, r1
 80048c8:	6139      	str	r1, [r7, #16]
 80048ca:	4649      	mov	r1, r9
 80048cc:	414b      	adcs	r3, r1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	f04f 0300 	mov.w	r3, #0
 80048d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048dc:	4659      	mov	r1, fp
 80048de:	00cb      	lsls	r3, r1, #3
 80048e0:	4651      	mov	r1, sl
 80048e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048e6:	4651      	mov	r1, sl
 80048e8:	00ca      	lsls	r2, r1, #3
 80048ea:	4610      	mov	r0, r2
 80048ec:	4619      	mov	r1, r3
 80048ee:	4603      	mov	r3, r0
 80048f0:	4642      	mov	r2, r8
 80048f2:	189b      	adds	r3, r3, r2
 80048f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048f8:	464b      	mov	r3, r9
 80048fa:	460a      	mov	r2, r1
 80048fc:	eb42 0303 	adc.w	r3, r2, r3
 8004900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800490e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800491c:	4649      	mov	r1, r9
 800491e:	008b      	lsls	r3, r1, #2
 8004920:	4641      	mov	r1, r8
 8004922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004926:	4641      	mov	r1, r8
 8004928:	008a      	lsls	r2, r1, #2
 800492a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800492e:	f7fb fca7 	bl	8000280 <__aeabi_uldivmod>
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	4611      	mov	r1, r2
 8004938:	4b38      	ldr	r3, [pc, #224]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800493a:	fba3 2301 	umull	r2, r3, r3, r1
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2264      	movs	r2, #100	@ 0x64
 8004942:	fb02 f303 	mul.w	r3, r2, r3
 8004946:	1acb      	subs	r3, r1, r3
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	3332      	adds	r3, #50	@ 0x32
 800494c:	4a33      	ldr	r2, [pc, #204]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004958:	441c      	add	r4, r3
 800495a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800495e:	2200      	movs	r2, #0
 8004960:	673b      	str	r3, [r7, #112]	@ 0x70
 8004962:	677a      	str	r2, [r7, #116]	@ 0x74
 8004964:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	1891      	adds	r1, r2, r2
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	415b      	adcs	r3, r3
 8004972:	60fb      	str	r3, [r7, #12]
 8004974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004978:	4641      	mov	r1, r8
 800497a:	1851      	adds	r1, r2, r1
 800497c:	6039      	str	r1, [r7, #0]
 800497e:	4649      	mov	r1, r9
 8004980:	414b      	adcs	r3, r1
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004990:	4659      	mov	r1, fp
 8004992:	00cb      	lsls	r3, r1, #3
 8004994:	4651      	mov	r1, sl
 8004996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800499a:	4651      	mov	r1, sl
 800499c:	00ca      	lsls	r2, r1, #3
 800499e:	4610      	mov	r0, r2
 80049a0:	4619      	mov	r1, r3
 80049a2:	4603      	mov	r3, r0
 80049a4:	4642      	mov	r2, r8
 80049a6:	189b      	adds	r3, r3, r2
 80049a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049aa:	464b      	mov	r3, r9
 80049ac:	460a      	mov	r2, r1
 80049ae:	eb42 0303 	adc.w	r3, r2, r3
 80049b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80049be:	667a      	str	r2, [r7, #100]	@ 0x64
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	f04f 0300 	mov.w	r3, #0
 80049c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80049cc:	4649      	mov	r1, r9
 80049ce:	008b      	lsls	r3, r1, #2
 80049d0:	4641      	mov	r1, r8
 80049d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049d6:	4641      	mov	r1, r8
 80049d8:	008a      	lsls	r2, r1, #2
 80049da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80049de:	f7fb fc4f 	bl	8000280 <__aeabi_uldivmod>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a1c <UART_SetConfig+0x4e4>)
 80049e8:	fba3 1302 	umull	r1, r3, r3, r2
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	2164      	movs	r1, #100	@ 0x64
 80049f0:	fb01 f303 	mul.w	r3, r1, r3
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	3332      	adds	r3, #50	@ 0x32
 80049fa:	4a08      	ldr	r2, [pc, #32]	@ (8004a1c <UART_SetConfig+0x4e4>)
 80049fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	f003 020f 	and.w	r2, r3, #15
 8004a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4422      	add	r2, r4
 8004a0e:	609a      	str	r2, [r3, #8]
}
 8004a10:	bf00      	nop
 8004a12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a16:	46bd      	mov	sp, r7
 8004a18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a1c:	51eb851f 	.word	0x51eb851f

08004a20 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a32:	2b84      	cmp	r3, #132	@ 0x84
 8004a34:	d005      	beq.n	8004a42 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	3303      	adds	r3, #3
 8004a40:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a42:	68fb      	ldr	r3, [r7, #12]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a56:	f3ef 8305 	mrs	r3, IPSR
 8004a5a:	607b      	str	r3, [r7, #4]
  return(result);
 8004a5c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bf14      	ite	ne
 8004a62:	2301      	movne	r3, #1
 8004a64:	2300      	moveq	r3, #0
 8004a66:	b2db      	uxtb	r3, r3
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004a78:	f001 f9ce 	bl	8005e18 <vTaskStartScheduler>
  
  return osOK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a84:	b089      	sub	sp, #36	@ 0x24
 8004a86:	af04      	add	r7, sp, #16
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d020      	beq.n	8004ad6 <osThreadCreate+0x54>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d01c      	beq.n	8004ad6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685c      	ldr	r4, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	691e      	ldr	r6, [r3, #16]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7ff ffb6 	bl	8004a20 <makeFreeRtosPriority>
 8004ab4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004abe:	9202      	str	r2, [sp, #8]
 8004ac0:	9301      	str	r3, [sp, #4]
 8004ac2:	9100      	str	r1, [sp, #0]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	4632      	mov	r2, r6
 8004ac8:	4629      	mov	r1, r5
 8004aca:	4620      	mov	r0, r4
 8004acc:	f000 ffbe 	bl	8005a4c <xTaskCreateStatic>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	e01c      	b.n	8004b10 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685c      	ldr	r4, [r3, #4]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ae2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff ff98 	bl	8004a20 <makeFreeRtosPriority>
 8004af0:	4602      	mov	r2, r0
 8004af2:	f107 030c 	add.w	r3, r7, #12
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	9200      	str	r2, [sp, #0]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	4632      	mov	r2, r6
 8004afe:	4629      	mov	r1, r5
 8004b00:	4620      	mov	r0, r4
 8004b02:	f001 f803 	bl	8005b0c <xTaskCreate>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d001      	beq.n	8004b10 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e000      	b.n	8004b12 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004b10:	68fb      	ldr	r3, [r7, #12]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b1a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b084      	sub	sp, #16
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <osDelay+0x16>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	e000      	b.n	8004b32 <osDelay+0x18>
 8004b30:	2301      	movs	r3, #1
 8004b32:	4618      	mov	r0, r3
 8004b34:	f001 f93a 	bl	8005dac <vTaskDelay>
  
  return osOK;
 8004b38:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b086      	sub	sp, #24
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	3303      	adds	r3, #3
 8004b50:	f023 0303 	bic.w	r3, r3, #3
 8004b54:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8004b56:	2014      	movs	r0, #20
 8004b58:	f002 f8e0 	bl	8006d1c <pvPortMalloc>
 8004b5c:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d046      	beq.n	8004bf2 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	2200      	movs	r2, #0
 8004b76:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f002 f8cd 	bl	8006d1c <pvPortMalloc>
 8004b82:	4602      	mov	r2, r0
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d02b      	beq.n	8004be8 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f002 f8be 	bl	8006d1c <pvPortMalloc>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d011      	beq.n	8004bd2 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004bae:	2300      	movs	r3, #0
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	e008      	b.n	8004bc6 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	4413      	add	r3, r2
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	613b      	str	r3, [r7, #16]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d3f1      	bcc.n	8004bb4 <osPoolCreate+0x72>
 8004bd0:	e00f      	b.n	8004bf2 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f002 f96e 	bl	8006eb8 <vPortFree>
        vPortFree(thePool);
 8004bdc:	6978      	ldr	r0, [r7, #20]
 8004bde:	f002 f96b 	bl	8006eb8 <vPortFree>
        thePool = NULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	e004      	b.n	8004bf2 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8004be8:	6978      	ldr	r0, [r7, #20]
 8004bea:	f002 f965 	bl	8006eb8 <vPortFree>
      thePool = NULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <osPoolFree+0x14>
    return osErrorParameter;
 8004c0c:	2380      	movs	r3, #128	@ 0x80
 8004c0e:	e030      	b.n	8004c72 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <osPoolFree+0x1e>
    return osErrorParameter;
 8004c16:	2380      	movs	r3, #128	@ 0x80
 8004c18:	e02b      	b.n	8004c72 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d201      	bcs.n	8004c28 <osPoolFree+0x2c>
    return osErrorParameter;
 8004c24:	2380      	movs	r3, #128	@ 0x80
 8004c26:	e024      	b.n	8004c72 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c3c:	fb01 f202 	mul.w	r2, r1, r2
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <osPoolFree+0x4e>
    return osErrorParameter;
 8004c46:	2380      	movs	r3, #128	@ 0x80
 8004c48:	e013      	b.n	8004c72 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c54:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d301      	bcc.n	8004c64 <osPoolFree+0x68>
    return osErrorParameter;
 8004c60:	2380      	movs	r3, #128	@ 0x80
 8004c62:	e006      	b.n	8004c72 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004c7e:	b590      	push	{r4, r7, lr}
 8004c80:	b085      	sub	sp, #20
 8004c82:	af02      	add	r7, sp, #8
 8004c84:	6078      	str	r0, [r7, #4]
 8004c86:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d011      	beq.n	8004cb4 <osMessageCreate+0x36>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00d      	beq.n	8004cb4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6818      	ldr	r0, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6859      	ldr	r1, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	2400      	movs	r4, #0
 8004caa:	9400      	str	r4, [sp, #0]
 8004cac:	f000 f9e2 	bl	8005074 <xQueueGenericCreateStatic>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	e008      	b.n	8004cc6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6818      	ldr	r0, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	f000 fa55 	bl	800516e <xQueueGenericCreate>
 8004cc4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd90      	pop	{r4, r7, pc}
	...

08004cd0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <osMessagePut+0x1e>
    ticks = 1;
 8004cea:	2301      	movs	r3, #1
 8004cec:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004cee:	f7ff feaf 	bl	8004a50 <inHandlerMode>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d018      	beq.n	8004d2a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004cf8:	f107 0210 	add.w	r2, r7, #16
 8004cfc:	f107 0108 	add.w	r1, r7, #8
 8004d00:	2300      	movs	r3, #0
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fb90 	bl	8005428 <xQueueGenericSendFromISR>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d001      	beq.n	8004d12 <osMessagePut+0x42>
      return osErrorOS;
 8004d0e:	23ff      	movs	r3, #255	@ 0xff
 8004d10:	e018      	b.n	8004d44 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d014      	beq.n	8004d42 <osMessagePut+0x72>
 8004d18:	4b0c      	ldr	r3, [pc, #48]	@ (8004d4c <osMessagePut+0x7c>)
 8004d1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	e00b      	b.n	8004d42 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004d2a:	f107 0108 	add.w	r1, r7, #8
 8004d2e:	2300      	movs	r3, #0
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fa76 	bl	8005224 <xQueueGenericSend>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d001      	beq.n	8004d42 <osMessagePut+0x72>
      return osErrorOS;
 8004d3e:	23ff      	movs	r3, #255	@ 0xff
 8004d40:	e000      	b.n	8004d44 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	e000ed04 	.word	0xe000ed04

08004d50 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004d50:	b590      	push	{r4, r7, lr}
 8004d52:	b08b      	sub	sp, #44	@ 0x2c
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10a      	bne.n	8004d80 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004d6a:	2380      	movs	r3, #128	@ 0x80
 8004d6c:	617b      	str	r3, [r7, #20]
    return event;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	461c      	mov	r4, r3
 8004d72:	f107 0314 	add.w	r3, r7, #20
 8004d76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004d7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004d7e:	e054      	b.n	8004e2a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004d80:	2300      	movs	r3, #0
 8004d82:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004d84:	2300      	movs	r3, #0
 8004d86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8e:	d103      	bne.n	8004d98 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004d90:	f04f 33ff 	mov.w	r3, #4294967295
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d96:	e009      	b.n	8004dac <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d006      	beq.n	8004dac <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <osMessageGet+0x5c>
      ticks = 1;
 8004da8:	2301      	movs	r3, #1
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004dac:	f7ff fe50 	bl	8004a50 <inHandlerMode>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01c      	beq.n	8004df0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004db6:	f107 0220 	add.w	r2, r7, #32
 8004dba:	f107 0314 	add.w	r3, r7, #20
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	68b8      	ldr	r0, [r7, #8]
 8004dc4:	f000 fcb0 	bl	8005728 <xQueueReceiveFromISR>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d102      	bne.n	8004dd4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004dce:	2310      	movs	r3, #16
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	e001      	b.n	8004dd8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01d      	beq.n	8004e1a <osMessageGet+0xca>
 8004dde:	4b15      	ldr	r3, [pc, #84]	@ (8004e34 <osMessageGet+0xe4>)
 8004de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	f3bf 8f4f 	dsb	sy
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	e014      	b.n	8004e1a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004df0:	f107 0314 	add.w	r3, r7, #20
 8004df4:	3304      	adds	r3, #4
 8004df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df8:	4619      	mov	r1, r3
 8004dfa:	68b8      	ldr	r0, [r7, #8]
 8004dfc:	f000 fbb2 	bl	8005564 <xQueueReceive>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d102      	bne.n	8004e0c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004e06:	2310      	movs	r3, #16
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	e006      	b.n	8004e1a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <osMessageGet+0xc6>
 8004e12:	2300      	movs	r3, #0
 8004e14:	e000      	b.n	8004e18 <osMessageGet+0xc8>
 8004e16:	2340      	movs	r3, #64	@ 0x40
 8004e18:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	461c      	mov	r4, r3
 8004e1e:	f107 0314 	add.w	r3, r7, #20
 8004e22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004e26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	372c      	adds	r7, #44	@ 0x2c
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd90      	pop	{r4, r7, pc}
 8004e32:	bf00      	nop
 8004e34:	e000ed04 	.word	0xe000ed04

08004e38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f103 0208 	add.w	r2, r3, #8
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f103 0208 	add.w	r2, r3, #8
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f103 0208 	add.w	r2, r3, #8
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e92:	b480      	push	{r7}
 8004e94:	b085      	sub	sp, #20
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
 8004e9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	601a      	str	r2, [r3, #0]
}
 8004ece:	bf00      	nop
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eda:	b480      	push	{r7}
 8004edc:	b085      	sub	sp, #20
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef0:	d103      	bne.n	8004efa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	e00c      	b.n	8004f14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3308      	adds	r3, #8
 8004efe:	60fb      	str	r3, [r7, #12]
 8004f00:	e002      	b.n	8004f08 <vListInsert+0x2e>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d2f6      	bcs.n	8004f02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	685a      	ldr	r2, [r3, #4]
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	683a      	ldr	r2, [r7, #0]
 8004f22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	601a      	str	r2, [r3, #0]
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	6892      	ldr	r2, [r2, #8]
 8004f62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6852      	ldr	r2, [r2, #4]
 8004f6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d103      	bne.n	8004f80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	1e5a      	subs	r2, r3, #1
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10b      	bne.n	8004fcc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
 8004fca:	e7fd      	b.n	8004fc8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004fcc:	f001 fd84 	bl	8006ad8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	68f9      	ldr	r1, [r7, #12]
 8004fda:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004fdc:	fb01 f303 	mul.w	r3, r1, r3
 8004fe0:	441a      	add	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	68f9      	ldr	r1, [r7, #12]
 8005000:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005002:	fb01 f303 	mul.w	r3, r1, r3
 8005006:	441a      	add	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	22ff      	movs	r2, #255	@ 0xff
 8005010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	22ff      	movs	r2, #255	@ 0xff
 8005018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d114      	bne.n	800504c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d01a      	beq.n	8005060 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3310      	adds	r3, #16
 800502e:	4618      	mov	r0, r3
 8005030:	f001 f94c 	bl	80062cc <xTaskRemoveFromEventList>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d012      	beq.n	8005060 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800503a:	4b0d      	ldr	r3, [pc, #52]	@ (8005070 <xQueueGenericReset+0xd0>)
 800503c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	e009      	b.n	8005060 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3310      	adds	r3, #16
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fef1 	bl	8004e38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3324      	adds	r3, #36	@ 0x24
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff feec 	bl	8004e38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005060:	f001 fd6c 	bl	8006b3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005064:	2301      	movs	r3, #1
}
 8005066:	4618      	mov	r0, r3
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	e000ed04 	.word	0xe000ed04

08005074 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08e      	sub	sp, #56	@ 0x38
 8005078:	af02      	add	r7, sp, #8
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10b      	bne.n	80050a0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508c:	f383 8811 	msr	BASEPRI, r3
 8005090:	f3bf 8f6f 	isb	sy
 8005094:	f3bf 8f4f 	dsb	sy
 8005098:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	e7fd      	b.n	800509c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10b      	bne.n	80050be <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80050a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050aa:	f383 8811 	msr	BASEPRI, r3
 80050ae:	f3bf 8f6f 	isb	sy
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050b8:	bf00      	nop
 80050ba:	bf00      	nop
 80050bc:	e7fd      	b.n	80050ba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d002      	beq.n	80050ca <xQueueGenericCreateStatic+0x56>
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <xQueueGenericCreateStatic+0x5a>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <xQueueGenericCreateStatic+0x5c>
 80050ce:	2300      	movs	r3, #0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	623b      	str	r3, [r7, #32]
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d102      	bne.n	80050f8 <xQueueGenericCreateStatic+0x84>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d101      	bne.n	80050fc <xQueueGenericCreateStatic+0x88>
 80050f8:	2301      	movs	r3, #1
 80050fa:	e000      	b.n	80050fe <xQueueGenericCreateStatic+0x8a>
 80050fc:	2300      	movs	r3, #0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10b      	bne.n	800511a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	61fb      	str	r3, [r7, #28]
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	e7fd      	b.n	8005116 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800511a:	2348      	movs	r3, #72	@ 0x48
 800511c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b48      	cmp	r3, #72	@ 0x48
 8005122:	d00b      	beq.n	800513c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	61bb      	str	r3, [r7, #24]
}
 8005136:	bf00      	nop
 8005138:	bf00      	nop
 800513a:	e7fd      	b.n	8005138 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800513c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00d      	beq.n	8005164 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005150:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	4613      	mov	r3, r2
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	68b9      	ldr	r1, [r7, #8]
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 f840 	bl	80051e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005166:	4618      	mov	r0, r3
 8005168:	3730      	adds	r7, #48	@ 0x30
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800516e:	b580      	push	{r7, lr}
 8005170:	b08a      	sub	sp, #40	@ 0x28
 8005172:	af02      	add	r7, sp, #8
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	4613      	mov	r3, r2
 800517a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10b      	bne.n	800519a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	613b      	str	r3, [r7, #16]
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	e7fd      	b.n	8005196 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	fb02 f303 	mul.w	r3, r2, r3
 80051a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	3348      	adds	r3, #72	@ 0x48
 80051a8:	4618      	mov	r0, r3
 80051aa:	f001 fdb7 	bl	8006d1c <pvPortMalloc>
 80051ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d011      	beq.n	80051da <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	3348      	adds	r3, #72	@ 0x48
 80051be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051c8:	79fa      	ldrb	r2, [r7, #7]
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	9300      	str	r3, [sp, #0]
 80051ce:	4613      	mov	r3, r2
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f805 	bl	80051e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051da:	69bb      	ldr	r3, [r7, #24]
	}
 80051dc:	4618      	mov	r0, r3
 80051de:	3720      	adds	r7, #32
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
 80051f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d103      	bne.n	8005200 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	69ba      	ldr	r2, [r7, #24]
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	e002      	b.n	8005206 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005212:	2101      	movs	r1, #1
 8005214:	69b8      	ldr	r0, [r7, #24]
 8005216:	f7ff fec3 	bl	8004fa0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800521a:	bf00      	nop
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08e      	sub	sp, #56	@ 0x38
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
 8005230:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005232:	2300      	movs	r3, #0
 8005234:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10b      	bne.n	8005258 <xQueueGenericSend+0x34>
	__asm volatile
 8005240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005252:	bf00      	nop
 8005254:	bf00      	nop
 8005256:	e7fd      	b.n	8005254 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d103      	bne.n	8005266 <xQueueGenericSend+0x42>
 800525e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <xQueueGenericSend+0x46>
 8005266:	2301      	movs	r3, #1
 8005268:	e000      	b.n	800526c <xQueueGenericSend+0x48>
 800526a:	2300      	movs	r3, #0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10b      	bne.n	8005288 <xQueueGenericSend+0x64>
	__asm volatile
 8005270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005274:	f383 8811 	msr	BASEPRI, r3
 8005278:	f3bf 8f6f 	isb	sy
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005282:	bf00      	nop
 8005284:	bf00      	nop
 8005286:	e7fd      	b.n	8005284 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	2b02      	cmp	r3, #2
 800528c:	d103      	bne.n	8005296 <xQueueGenericSend+0x72>
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005292:	2b01      	cmp	r3, #1
 8005294:	d101      	bne.n	800529a <xQueueGenericSend+0x76>
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <xQueueGenericSend+0x78>
 800529a:	2300      	movs	r3, #0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10b      	bne.n	80052b8 <xQueueGenericSend+0x94>
	__asm volatile
 80052a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a4:	f383 8811 	msr	BASEPRI, r3
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	623b      	str	r3, [r7, #32]
}
 80052b2:	bf00      	nop
 80052b4:	bf00      	nop
 80052b6:	e7fd      	b.n	80052b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052b8:	f001 f9ce 	bl	8006658 <xTaskGetSchedulerState>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d102      	bne.n	80052c8 <xQueueGenericSend+0xa4>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <xQueueGenericSend+0xa8>
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <xQueueGenericSend+0xaa>
 80052cc:	2300      	movs	r3, #0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10b      	bne.n	80052ea <xQueueGenericSend+0xc6>
	__asm volatile
 80052d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d6:	f383 8811 	msr	BASEPRI, r3
 80052da:	f3bf 8f6f 	isb	sy
 80052de:	f3bf 8f4f 	dsb	sy
 80052e2:	61fb      	str	r3, [r7, #28]
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop
 80052e8:	e7fd      	b.n	80052e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052ea:	f001 fbf5 	bl	8006ad8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d302      	bcc.n	8005300 <xQueueGenericSend+0xdc>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d129      	bne.n	8005354 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	68b9      	ldr	r1, [r7, #8]
 8005304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005306:	f000 fa91 	bl	800582c <prvCopyDataToQueue>
 800530a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800530c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	2b00      	cmp	r3, #0
 8005312:	d010      	beq.n	8005336 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	3324      	adds	r3, #36	@ 0x24
 8005318:	4618      	mov	r0, r3
 800531a:	f000 ffd7 	bl	80062cc <xTaskRemoveFromEventList>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d013      	beq.n	800534c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005324:	4b3f      	ldr	r3, [pc, #252]	@ (8005424 <xQueueGenericSend+0x200>)
 8005326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	e00a      	b.n	800534c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d007      	beq.n	800534c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800533c:	4b39      	ldr	r3, [pc, #228]	@ (8005424 <xQueueGenericSend+0x200>)
 800533e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800534c:	f001 fbf6 	bl	8006b3c <vPortExitCritical>
				return pdPASS;
 8005350:	2301      	movs	r3, #1
 8005352:	e063      	b.n	800541c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d103      	bne.n	8005362 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800535a:	f001 fbef 	bl	8006b3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800535e:	2300      	movs	r3, #0
 8005360:	e05c      	b.n	800541c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005364:	2b00      	cmp	r3, #0
 8005366:	d106      	bne.n	8005376 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005368:	f107 0314 	add.w	r3, r7, #20
 800536c:	4618      	mov	r0, r3
 800536e:	f001 f811 	bl	8006394 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005372:	2301      	movs	r3, #1
 8005374:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005376:	f001 fbe1 	bl	8006b3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800537a:	f000 fdb7 	bl	8005eec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800537e:	f001 fbab 	bl	8006ad8 <vPortEnterCritical>
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005388:	b25b      	sxtb	r3, r3
 800538a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800538e:	d103      	bne.n	8005398 <xQueueGenericSend+0x174>
 8005390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005392:	2200      	movs	r2, #0
 8005394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800539e:	b25b      	sxtb	r3, r3
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a4:	d103      	bne.n	80053ae <xQueueGenericSend+0x18a>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053ae:	f001 fbc5 	bl	8006b3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053b2:	1d3a      	adds	r2, r7, #4
 80053b4:	f107 0314 	add.w	r3, r7, #20
 80053b8:	4611      	mov	r1, r2
 80053ba:	4618      	mov	r0, r3
 80053bc:	f001 f800 	bl	80063c0 <xTaskCheckForTimeOut>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d124      	bne.n	8005410 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80053c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053c8:	f000 fb28 	bl	8005a1c <prvIsQueueFull>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d018      	beq.n	8005404 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80053d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d4:	3310      	adds	r3, #16
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4611      	mov	r1, r2
 80053da:	4618      	mov	r0, r3
 80053dc:	f000 ff50 	bl	8006280 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80053e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053e2:	f000 fab3 	bl	800594c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80053e6:	f000 fd8f 	bl	8005f08 <xTaskResumeAll>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f47f af7c 	bne.w	80052ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80053f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005424 <xQueueGenericSend+0x200>)
 80053f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	e772      	b.n	80052ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005406:	f000 faa1 	bl	800594c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800540a:	f000 fd7d 	bl	8005f08 <xTaskResumeAll>
 800540e:	e76c      	b.n	80052ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005412:	f000 fa9b 	bl	800594c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005416:	f000 fd77 	bl	8005f08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800541a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800541c:	4618      	mov	r0, r3
 800541e:	3738      	adds	r7, #56	@ 0x38
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	e000ed04 	.word	0xe000ed04

08005428 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b090      	sub	sp, #64	@ 0x40
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800543a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543c:	2b00      	cmp	r3, #0
 800543e:	d10b      	bne.n	8005458 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005444:	f383 8811 	msr	BASEPRI, r3
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	f3bf 8f4f 	dsb	sy
 8005450:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005452:	bf00      	nop
 8005454:	bf00      	nop
 8005456:	e7fd      	b.n	8005454 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d103      	bne.n	8005466 <xQueueGenericSendFromISR+0x3e>
 800545e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <xQueueGenericSendFromISR+0x42>
 8005466:	2301      	movs	r3, #1
 8005468:	e000      	b.n	800546c <xQueueGenericSendFromISR+0x44>
 800546a:	2300      	movs	r3, #0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10b      	bne.n	8005488 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005474:	f383 8811 	msr	BASEPRI, r3
 8005478:	f3bf 8f6f 	isb	sy
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005482:	bf00      	nop
 8005484:	bf00      	nop
 8005486:	e7fd      	b.n	8005484 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2b02      	cmp	r3, #2
 800548c:	d103      	bne.n	8005496 <xQueueGenericSendFromISR+0x6e>
 800548e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005492:	2b01      	cmp	r3, #1
 8005494:	d101      	bne.n	800549a <xQueueGenericSendFromISR+0x72>
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <xQueueGenericSendFromISR+0x74>
 800549a:	2300      	movs	r3, #0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d10b      	bne.n	80054b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80054a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a4:	f383 8811 	msr	BASEPRI, r3
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	f3bf 8f4f 	dsb	sy
 80054b0:	623b      	str	r3, [r7, #32]
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	e7fd      	b.n	80054b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054b8:	f001 fbee 	bl	8006c98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80054bc:	f3ef 8211 	mrs	r2, BASEPRI
 80054c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c4:	f383 8811 	msr	BASEPRI, r3
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	61fa      	str	r2, [r7, #28]
 80054d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80054d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d302      	bcc.n	80054ea <xQueueGenericSendFromISR+0xc2>
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d12f      	bne.n	800554a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80054ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005500:	f000 f994 	bl	800582c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005504:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800550c:	d112      	bne.n	8005534 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800550e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	2b00      	cmp	r3, #0
 8005514:	d016      	beq.n	8005544 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	3324      	adds	r3, #36	@ 0x24
 800551a:	4618      	mov	r0, r3
 800551c:	f000 fed6 	bl	80062cc <xTaskRemoveFromEventList>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00e      	beq.n	8005544 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00b      	beq.n	8005544 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	e007      	b.n	8005544 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005534:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005538:	3301      	adds	r3, #1
 800553a:	b2db      	uxtb	r3, r3
 800553c:	b25a      	sxtb	r2, r3
 800553e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005544:	2301      	movs	r3, #1
 8005546:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005548:	e001      	b.n	800554e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800554a:	2300      	movs	r3, #0
 800554c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800554e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005550:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005558:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800555a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800555c:	4618      	mov	r0, r3
 800555e:	3740      	adds	r7, #64	@ 0x40
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b08c      	sub	sp, #48	@ 0x30
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005570:	2300      	movs	r3, #0
 8005572:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10b      	bne.n	8005596 <xQueueReceive+0x32>
	__asm volatile
 800557e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005582:	f383 8811 	msr	BASEPRI, r3
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	623b      	str	r3, [r7, #32]
}
 8005590:	bf00      	nop
 8005592:	bf00      	nop
 8005594:	e7fd      	b.n	8005592 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d103      	bne.n	80055a4 <xQueueReceive+0x40>
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d101      	bne.n	80055a8 <xQueueReceive+0x44>
 80055a4:	2301      	movs	r3, #1
 80055a6:	e000      	b.n	80055aa <xQueueReceive+0x46>
 80055a8:	2300      	movs	r3, #0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10b      	bne.n	80055c6 <xQueueReceive+0x62>
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b2:	f383 8811 	msr	BASEPRI, r3
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	61fb      	str	r3, [r7, #28]
}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	e7fd      	b.n	80055c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055c6:	f001 f847 	bl	8006658 <xTaskGetSchedulerState>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d102      	bne.n	80055d6 <xQueueReceive+0x72>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <xQueueReceive+0x76>
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <xQueueReceive+0x78>
 80055da:	2300      	movs	r3, #0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10b      	bne.n	80055f8 <xQueueReceive+0x94>
	__asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	61bb      	str	r3, [r7, #24]
}
 80055f2:	bf00      	nop
 80055f4:	bf00      	nop
 80055f6:	e7fd      	b.n	80055f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80055f8:	f001 fa6e 	bl	8006ad8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	2b00      	cmp	r3, #0
 8005606:	d01f      	beq.n	8005648 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005608:	68b9      	ldr	r1, [r7, #8]
 800560a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800560c:	f000 f978 	bl	8005900 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	1e5a      	subs	r2, r3, #1
 8005614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005616:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00f      	beq.n	8005640 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	3310      	adds	r3, #16
 8005624:	4618      	mov	r0, r3
 8005626:	f000 fe51 	bl	80062cc <xTaskRemoveFromEventList>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d007      	beq.n	8005640 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005630:	4b3c      	ldr	r3, [pc, #240]	@ (8005724 <xQueueReceive+0x1c0>)
 8005632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005636:	601a      	str	r2, [r3, #0]
 8005638:	f3bf 8f4f 	dsb	sy
 800563c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005640:	f001 fa7c 	bl	8006b3c <vPortExitCritical>
				return pdPASS;
 8005644:	2301      	movs	r3, #1
 8005646:	e069      	b.n	800571c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d103      	bne.n	8005656 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800564e:	f001 fa75 	bl	8006b3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005652:	2300      	movs	r3, #0
 8005654:	e062      	b.n	800571c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005658:	2b00      	cmp	r3, #0
 800565a:	d106      	bne.n	800566a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800565c:	f107 0310 	add.w	r3, r7, #16
 8005660:	4618      	mov	r0, r3
 8005662:	f000 fe97 	bl	8006394 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005666:	2301      	movs	r3, #1
 8005668:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800566a:	f001 fa67 	bl	8006b3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800566e:	f000 fc3d 	bl	8005eec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005672:	f001 fa31 	bl	8006ad8 <vPortEnterCritical>
 8005676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005678:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800567c:	b25b      	sxtb	r3, r3
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d103      	bne.n	800568c <xQueueReceive+0x128>
 8005684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005686:	2200      	movs	r2, #0
 8005688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005692:	b25b      	sxtb	r3, r3
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005698:	d103      	bne.n	80056a2 <xQueueReceive+0x13e>
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056a2:	f001 fa4b 	bl	8006b3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056a6:	1d3a      	adds	r2, r7, #4
 80056a8:	f107 0310 	add.w	r3, r7, #16
 80056ac:	4611      	mov	r1, r2
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fe86 	bl	80063c0 <xTaskCheckForTimeOut>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d123      	bne.n	8005702 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056bc:	f000 f998 	bl	80059f0 <prvIsQueueEmpty>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d017      	beq.n	80056f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c8:	3324      	adds	r3, #36	@ 0x24
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	4611      	mov	r1, r2
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fdd6 	bl	8006280 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80056d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056d6:	f000 f939 	bl	800594c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80056da:	f000 fc15 	bl	8005f08 <xTaskResumeAll>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d189      	bne.n	80055f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80056e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005724 <xQueueReceive+0x1c0>)
 80056e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	f3bf 8f4f 	dsb	sy
 80056f0:	f3bf 8f6f 	isb	sy
 80056f4:	e780      	b.n	80055f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80056f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056f8:	f000 f928 	bl	800594c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056fc:	f000 fc04 	bl	8005f08 <xTaskResumeAll>
 8005700:	e77a      	b.n	80055f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005702:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005704:	f000 f922 	bl	800594c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005708:	f000 fbfe 	bl	8005f08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800570c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800570e:	f000 f96f 	bl	80059f0 <prvIsQueueEmpty>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	f43f af6f 	beq.w	80055f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800571a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800571c:	4618      	mov	r0, r3
 800571e:	3730      	adds	r7, #48	@ 0x30
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	e000ed04 	.word	0xe000ed04

08005728 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b08e      	sub	sp, #56	@ 0x38
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10b      	bne.n	8005756 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800573e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005742:	f383 8811 	msr	BASEPRI, r3
 8005746:	f3bf 8f6f 	isb	sy
 800574a:	f3bf 8f4f 	dsb	sy
 800574e:	623b      	str	r3, [r7, #32]
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	e7fd      	b.n	8005752 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d103      	bne.n	8005764 <xQueueReceiveFromISR+0x3c>
 800575c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <xQueueReceiveFromISR+0x40>
 8005764:	2301      	movs	r3, #1
 8005766:	e000      	b.n	800576a <xQueueReceiveFromISR+0x42>
 8005768:	2300      	movs	r3, #0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10b      	bne.n	8005786 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	61fb      	str	r3, [r7, #28]
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	e7fd      	b.n	8005782 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005786:	f001 fa87 	bl	8006c98 <vPortValidateInterruptPriority>
	__asm volatile
 800578a:	f3ef 8211 	mrs	r2, BASEPRI
 800578e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	61ba      	str	r2, [r7, #24]
 80057a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80057a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d02f      	beq.n	8005812 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057c0:	f000 f89e 	bl	8005900 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c6:	1e5a      	subs	r2, r3, #1
 80057c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80057cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80057d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d4:	d112      	bne.n	80057fc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d016      	beq.n	800580c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	3310      	adds	r3, #16
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 fd72 	bl	80062cc <xTaskRemoveFromEventList>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00e      	beq.n	800580c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00b      	beq.n	800580c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	e007      	b.n	800580c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80057fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005800:	3301      	adds	r3, #1
 8005802:	b2db      	uxtb	r3, r3
 8005804:	b25a      	sxtb	r2, r3
 8005806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800580c:	2301      	movs	r3, #1
 800580e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005810:	e001      	b.n	8005816 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005812:	2300      	movs	r3, #0
 8005814:	637b      	str	r3, [r7, #52]	@ 0x34
 8005816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005818:	613b      	str	r3, [r7, #16]
	__asm volatile
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	f383 8811 	msr	BASEPRI, r3
}
 8005820:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005824:	4618      	mov	r0, r3
 8005826:	3738      	adds	r7, #56	@ 0x38
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005840:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10d      	bne.n	8005866 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d14d      	bne.n	80058ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	4618      	mov	r0, r3
 8005858:	f000 ff1c 	bl	8006694 <xTaskPriorityDisinherit>
 800585c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	609a      	str	r2, [r3, #8]
 8005864:	e043      	b.n	80058ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d119      	bne.n	80058a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6858      	ldr	r0, [r3, #4]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	461a      	mov	r2, r3
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	f001 fcf2 	bl	8007260 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005884:	441a      	add	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	429a      	cmp	r2, r3
 8005894:	d32b      	bcc.n	80058ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	605a      	str	r2, [r3, #4]
 800589e:	e026      	b.n	80058ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	68d8      	ldr	r0, [r3, #12]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	461a      	mov	r2, r3
 80058aa:	68b9      	ldr	r1, [r7, #8]
 80058ac:	f001 fcd8 	bl	8007260 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	425b      	negs	r3, r3
 80058ba:	441a      	add	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d207      	bcs.n	80058dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d4:	425b      	negs	r3, r3
 80058d6:	441a      	add	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d105      	bne.n	80058ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1c5a      	adds	r2, r3, #1
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80058f6:	697b      	ldr	r3, [r7, #20]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3718      	adds	r7, #24
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590e:	2b00      	cmp	r3, #0
 8005910:	d018      	beq.n	8005944 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591a:	441a      	add	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	d303      	bcc.n	8005934 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68d9      	ldr	r1, [r3, #12]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	461a      	mov	r2, r3
 800593e:	6838      	ldr	r0, [r7, #0]
 8005940:	f001 fc8e 	bl	8007260 <memcpy>
	}
}
 8005944:	bf00      	nop
 8005946:	3708      	adds	r7, #8
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005954:	f001 f8c0 	bl	8006ad8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800595e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005960:	e011      	b.n	8005986 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005966:	2b00      	cmp	r3, #0
 8005968:	d012      	beq.n	8005990 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	3324      	adds	r3, #36	@ 0x24
 800596e:	4618      	mov	r0, r3
 8005970:	f000 fcac 	bl	80062cc <xTaskRemoveFromEventList>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800597a:	f000 fd85 	bl	8006488 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800597e:	7bfb      	ldrb	r3, [r7, #15]
 8005980:	3b01      	subs	r3, #1
 8005982:	b2db      	uxtb	r3, r3
 8005984:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800598a:	2b00      	cmp	r3, #0
 800598c:	dce9      	bgt.n	8005962 <prvUnlockQueue+0x16>
 800598e:	e000      	b.n	8005992 <prvUnlockQueue+0x46>
					break;
 8005990:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	22ff      	movs	r2, #255	@ 0xff
 8005996:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800599a:	f001 f8cf 	bl	8006b3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800599e:	f001 f89b 	bl	8006ad8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059aa:	e011      	b.n	80059d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d012      	beq.n	80059da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3310      	adds	r3, #16
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fc87 	bl	80062cc <xTaskRemoveFromEventList>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059c4:	f000 fd60 	bl	8006488 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059c8:	7bbb      	ldrb	r3, [r7, #14]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	dce9      	bgt.n	80059ac <prvUnlockQueue+0x60>
 80059d8:	e000      	b.n	80059dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	22ff      	movs	r2, #255	@ 0xff
 80059e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80059e4:	f001 f8aa 	bl	8006b3c <vPortExitCritical>
}
 80059e8:	bf00      	nop
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059f8:	f001 f86e 	bl	8006ad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d102      	bne.n	8005a0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a04:	2301      	movs	r3, #1
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	e001      	b.n	8005a0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a0e:	f001 f895 	bl	8006b3c <vPortExitCritical>

	return xReturn;
 8005a12:	68fb      	ldr	r3, [r7, #12]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a24:	f001 f858 	bl	8006ad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d102      	bne.n	8005a3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a34:	2301      	movs	r3, #1
 8005a36:	60fb      	str	r3, [r7, #12]
 8005a38:	e001      	b.n	8005a3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a3e:	f001 f87d 	bl	8006b3c <vPortExitCritical>

	return xReturn;
 8005a42:	68fb      	ldr	r3, [r7, #12]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08e      	sub	sp, #56	@ 0x38
 8005a50:	af04      	add	r7, sp, #16
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
 8005a58:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	623b      	str	r3, [r7, #32]
}
 8005a72:	bf00      	nop
 8005a74:	bf00      	nop
 8005a76:	e7fd      	b.n	8005a74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	61fb      	str	r3, [r7, #28]
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	e7fd      	b.n	8005a92 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a96:	23a0      	movs	r3, #160	@ 0xa0
 8005a98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a9e:	d00b      	beq.n	8005ab8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	61bb      	str	r3, [r7, #24]
}
 8005ab2:	bf00      	nop
 8005ab4:	bf00      	nop
 8005ab6:	e7fd      	b.n	8005ab4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ab8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d01e      	beq.n	8005afe <xTaskCreateStatic+0xb2>
 8005ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d01b      	beq.n	8005afe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005acc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ace:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ad8:	2300      	movs	r3, #0
 8005ada:	9303      	str	r3, [sp, #12]
 8005adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ade:	9302      	str	r3, [sp, #8]
 8005ae0:	f107 0314 	add.w	r3, r7, #20
 8005ae4:	9301      	str	r3, [sp, #4]
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	9300      	str	r3, [sp, #0]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	68b9      	ldr	r1, [r7, #8]
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f851 	bl	8005b98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005af6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005af8:	f000 f8ee 	bl	8005cd8 <prvAddNewTaskToReadyList>
 8005afc:	e001      	b.n	8005b02 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b02:	697b      	ldr	r3, [r7, #20]
	}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3728      	adds	r7, #40	@ 0x28
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b08c      	sub	sp, #48	@ 0x30
 8005b10:	af04      	add	r7, sp, #16
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	603b      	str	r3, [r7, #0]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b1c:	88fb      	ldrh	r3, [r7, #6]
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f001 f8fb 	bl	8006d1c <pvPortMalloc>
 8005b26:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00e      	beq.n	8005b4c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b2e:	20a0      	movs	r0, #160	@ 0xa0
 8005b30:	f001 f8f4 	bl	8006d1c <pvPortMalloc>
 8005b34:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d003      	beq.n	8005b44 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b42:	e005      	b.n	8005b50 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b44:	6978      	ldr	r0, [r7, #20]
 8005b46:	f001 f9b7 	bl	8006eb8 <vPortFree>
 8005b4a:	e001      	b.n	8005b50 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d017      	beq.n	8005b86 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b5e:	88fa      	ldrh	r2, [r7, #6]
 8005b60:	2300      	movs	r3, #0
 8005b62:	9303      	str	r3, [sp, #12]
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	9302      	str	r3, [sp, #8]
 8005b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6a:	9301      	str	r3, [sp, #4]
 8005b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68b9      	ldr	r1, [r7, #8]
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f000 f80f 	bl	8005b98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b7a:	69f8      	ldr	r0, [r7, #28]
 8005b7c:	f000 f8ac 	bl	8005cd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b80:	2301      	movs	r3, #1
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	e002      	b.n	8005b8c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b86:	f04f 33ff 	mov.w	r3, #4294967295
 8005b8a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b8c:	69bb      	ldr	r3, [r7, #24]
	}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	f023 0307 	bic.w	r3, r3, #7
 8005bbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	f003 0307 	and.w	r3, r3, #7
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00b      	beq.n	8005be2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	617b      	str	r3, [r7, #20]
}
 8005bdc:	bf00      	nop
 8005bde:	bf00      	nop
 8005be0:	e7fd      	b.n	8005bde <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01f      	beq.n	8005c28 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005be8:	2300      	movs	r3, #0
 8005bea:	61fb      	str	r3, [r7, #28]
 8005bec:	e012      	b.n	8005c14 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	7819      	ldrb	r1, [r3, #0]
 8005bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	3334      	adds	r3, #52	@ 0x34
 8005bfe:	460a      	mov	r2, r1
 8005c00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	4413      	add	r3, r2
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d006      	beq.n	8005c1c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	3301      	adds	r3, #1
 8005c12:	61fb      	str	r3, [r7, #28]
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	2b0f      	cmp	r3, #15
 8005c18:	d9e9      	bls.n	8005bee <prvInitialiseNewTask+0x56>
 8005c1a:	e000      	b.n	8005c1e <prvInitialiseNewTask+0x86>
			{
				break;
 8005c1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c26:	e003      	b.n	8005c30 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	2b06      	cmp	r3, #6
 8005c34:	d901      	bls.n	8005c3a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c36:	2306      	movs	r3, #6
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c48:	2200      	movs	r2, #0
 8005c4a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	3304      	adds	r3, #4
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff f911 	bl	8004e78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c58:	3318      	adds	r3, #24
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7ff f90c 	bl	8004e78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c68:	f1c3 0207 	rsb	r2, r3, #7
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c74:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	334c      	adds	r3, #76	@ 0x4c
 8005c8a:	224c      	movs	r2, #76	@ 0x4c
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f001 fa54 	bl	800713c <memset>
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	4a0d      	ldr	r2, [pc, #52]	@ (8005ccc <prvInitialiseNewTask+0x134>)
 8005c98:	651a      	str	r2, [r3, #80]	@ 0x50
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd0 <prvInitialiseNewTask+0x138>)
 8005c9e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd4 <prvInitialiseNewTask+0x13c>)
 8005ca4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	68f9      	ldr	r1, [r7, #12]
 8005caa:	69b8      	ldr	r0, [r7, #24]
 8005cac:	f000 fde0 	bl	8006870 <pxPortInitialiseStack>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cc2:	bf00      	nop
 8005cc4:	3720      	adds	r7, #32
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	20004324 	.word	0x20004324
 8005cd0:	2000438c 	.word	0x2000438c
 8005cd4:	200043f4 	.word	0x200043f4

08005cd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ce0:	f000 fefa 	bl	8006ad8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d90 <prvAddNewTaskToReadyList+0xb8>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	4a29      	ldr	r2, [pc, #164]	@ (8005d90 <prvAddNewTaskToReadyList+0xb8>)
 8005cec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005cee:	4b29      	ldr	r3, [pc, #164]	@ (8005d94 <prvAddNewTaskToReadyList+0xbc>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d109      	bne.n	8005d0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005cf6:	4a27      	ldr	r2, [pc, #156]	@ (8005d94 <prvAddNewTaskToReadyList+0xbc>)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cfc:	4b24      	ldr	r3, [pc, #144]	@ (8005d90 <prvAddNewTaskToReadyList+0xb8>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d110      	bne.n	8005d26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d04:	f000 fbe4 	bl	80064d0 <prvInitialiseTaskLists>
 8005d08:	e00d      	b.n	8005d26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d0a:	4b23      	ldr	r3, [pc, #140]	@ (8005d98 <prvAddNewTaskToReadyList+0xc0>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d109      	bne.n	8005d26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d12:	4b20      	ldr	r3, [pc, #128]	@ (8005d94 <prvAddNewTaskToReadyList+0xbc>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d802      	bhi.n	8005d26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d20:	4a1c      	ldr	r2, [pc, #112]	@ (8005d94 <prvAddNewTaskToReadyList+0xbc>)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d26:	4b1d      	ldr	r3, [pc, #116]	@ (8005d9c <prvAddNewTaskToReadyList+0xc4>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005d9c <prvAddNewTaskToReadyList+0xc4>)
 8005d2e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d34:	2201      	movs	r2, #1
 8005d36:	409a      	lsls	r2, r3
 8005d38:	4b19      	ldr	r3, [pc, #100]	@ (8005da0 <prvAddNewTaskToReadyList+0xc8>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	4a18      	ldr	r2, [pc, #96]	@ (8005da0 <prvAddNewTaskToReadyList+0xc8>)
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d46:	4613      	mov	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4413      	add	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4a15      	ldr	r2, [pc, #84]	@ (8005da4 <prvAddNewTaskToReadyList+0xcc>)
 8005d50:	441a      	add	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	3304      	adds	r3, #4
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f7ff f89a 	bl	8004e92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d5e:	f000 feed 	bl	8006b3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d62:	4b0d      	ldr	r3, [pc, #52]	@ (8005d98 <prvAddNewTaskToReadyList+0xc0>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00e      	beq.n	8005d88 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d94 <prvAddNewTaskToReadyList+0xbc>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d207      	bcs.n	8005d88 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d78:	4b0b      	ldr	r3, [pc, #44]	@ (8005da8 <prvAddNewTaskToReadyList+0xd0>)
 8005d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d88:	bf00      	nop
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	200006d0 	.word	0x200006d0
 8005d94:	200005d0 	.word	0x200005d0
 8005d98:	200006dc 	.word	0x200006dc
 8005d9c:	200006ec 	.word	0x200006ec
 8005da0:	200006d8 	.word	0x200006d8
 8005da4:	200005d4 	.word	0x200005d4
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d018      	beq.n	8005df0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005dbe:	4b14      	ldr	r3, [pc, #80]	@ (8005e10 <vTaskDelay+0x64>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00b      	beq.n	8005dde <vTaskDelay+0x32>
	__asm volatile
 8005dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	60bb      	str	r3, [r7, #8]
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	e7fd      	b.n	8005dda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005dde:	f000 f885 	bl	8005eec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005de2:	2100      	movs	r1, #0
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 fcdd 	bl	80067a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005dea:	f000 f88d 	bl	8005f08 <xTaskResumeAll>
 8005dee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d107      	bne.n	8005e06 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005df6:	4b07      	ldr	r3, [pc, #28]	@ (8005e14 <vTaskDelay+0x68>)
 8005df8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dfc:	601a      	str	r2, [r3, #0]
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e06:	bf00      	nop
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	200006f8 	.word	0x200006f8
 8005e14:	e000ed04 	.word	0xe000ed04

08005e18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08a      	sub	sp, #40	@ 0x28
 8005e1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e26:	463a      	mov	r2, r7
 8005e28:	1d39      	adds	r1, r7, #4
 8005e2a:	f107 0308 	add.w	r3, r7, #8
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fa fbbc 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e34:	6839      	ldr	r1, [r7, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68ba      	ldr	r2, [r7, #8]
 8005e3a:	9202      	str	r2, [sp, #8]
 8005e3c:	9301      	str	r3, [sp, #4]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	2300      	movs	r3, #0
 8005e44:	460a      	mov	r2, r1
 8005e46:	4921      	ldr	r1, [pc, #132]	@ (8005ecc <vTaskStartScheduler+0xb4>)
 8005e48:	4821      	ldr	r0, [pc, #132]	@ (8005ed0 <vTaskStartScheduler+0xb8>)
 8005e4a:	f7ff fdff 	bl	8005a4c <xTaskCreateStatic>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	4a20      	ldr	r2, [pc, #128]	@ (8005ed4 <vTaskStartScheduler+0xbc>)
 8005e52:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e54:	4b1f      	ldr	r3, [pc, #124]	@ (8005ed4 <vTaskStartScheduler+0xbc>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	e001      	b.n	8005e66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d11b      	bne.n	8005ea4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	613b      	str	r3, [r7, #16]
}
 8005e7e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e80:	4b15      	ldr	r3, [pc, #84]	@ (8005ed8 <vTaskStartScheduler+0xc0>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	334c      	adds	r3, #76	@ 0x4c
 8005e86:	4a15      	ldr	r2, [pc, #84]	@ (8005edc <vTaskStartScheduler+0xc4>)
 8005e88:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e8a:	4b15      	ldr	r3, [pc, #84]	@ (8005ee0 <vTaskStartScheduler+0xc8>)
 8005e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e90:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e92:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <vTaskStartScheduler+0xcc>)
 8005e94:	2201      	movs	r2, #1
 8005e96:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e98:	4b13      	ldr	r3, [pc, #76]	@ (8005ee8 <vTaskStartScheduler+0xd0>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e9e:	f000 fd77 	bl	8006990 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ea2:	e00f      	b.n	8005ec4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eaa:	d10b      	bne.n	8005ec4 <vTaskStartScheduler+0xac>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	60fb      	str	r3, [r7, #12]
}
 8005ebe:	bf00      	nop
 8005ec0:	bf00      	nop
 8005ec2:	e7fd      	b.n	8005ec0 <vTaskStartScheduler+0xa8>
}
 8005ec4:	bf00      	nop
 8005ec6:	3718      	adds	r7, #24
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	08007bc0 	.word	0x08007bc0
 8005ed0:	080064a1 	.word	0x080064a1
 8005ed4:	200006f4 	.word	0x200006f4
 8005ed8:	200005d0 	.word	0x200005d0
 8005edc:	20000010 	.word	0x20000010
 8005ee0:	200006f0 	.word	0x200006f0
 8005ee4:	200006dc 	.word	0x200006dc
 8005ee8:	200006d4 	.word	0x200006d4

08005eec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005eec:	b480      	push	{r7}
 8005eee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ef0:	4b04      	ldr	r3, [pc, #16]	@ (8005f04 <vTaskSuspendAll+0x18>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	4a03      	ldr	r2, [pc, #12]	@ (8005f04 <vTaskSuspendAll+0x18>)
 8005ef8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005efa:	bf00      	nop
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr
 8005f04:	200006f8 	.word	0x200006f8

08005f08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f12:	2300      	movs	r3, #0
 8005f14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f16:	4b42      	ldr	r3, [pc, #264]	@ (8006020 <xTaskResumeAll+0x118>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10b      	bne.n	8005f36 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	603b      	str	r3, [r7, #0]
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	e7fd      	b.n	8005f32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f36:	f000 fdcf 	bl	8006ad8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f3a:	4b39      	ldr	r3, [pc, #228]	@ (8006020 <xTaskResumeAll+0x118>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	4a37      	ldr	r2, [pc, #220]	@ (8006020 <xTaskResumeAll+0x118>)
 8005f42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f44:	4b36      	ldr	r3, [pc, #216]	@ (8006020 <xTaskResumeAll+0x118>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d161      	bne.n	8006010 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f4c:	4b35      	ldr	r3, [pc, #212]	@ (8006024 <xTaskResumeAll+0x11c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d05d      	beq.n	8006010 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f54:	e02e      	b.n	8005fb4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f56:	4b34      	ldr	r3, [pc, #208]	@ (8006028 <xTaskResumeAll+0x120>)
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	3318      	adds	r3, #24
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fe fff2 	bl	8004f4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	3304      	adds	r3, #4
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fe ffed 	bl	8004f4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f76:	2201      	movs	r2, #1
 8005f78:	409a      	lsls	r2, r3
 8005f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800602c <xTaskResumeAll+0x124>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	4a2a      	ldr	r2, [pc, #168]	@ (800602c <xTaskResumeAll+0x124>)
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f88:	4613      	mov	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4a27      	ldr	r2, [pc, #156]	@ (8006030 <xTaskResumeAll+0x128>)
 8005f92:	441a      	add	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	3304      	adds	r3, #4
 8005f98:	4619      	mov	r1, r3
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	f7fe ff79 	bl	8004e92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa4:	4b23      	ldr	r3, [pc, #140]	@ (8006034 <xTaskResumeAll+0x12c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d302      	bcc.n	8005fb4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fae:	4b22      	ldr	r3, [pc, #136]	@ (8006038 <xTaskResumeAll+0x130>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8006028 <xTaskResumeAll+0x120>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1cc      	bne.n	8005f56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d001      	beq.n	8005fc6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fc2:	f000 fb29 	bl	8006618 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800603c <xTaskResumeAll+0x134>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d010      	beq.n	8005ff4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005fd2:	f000 f837 	bl	8006044 <xTaskIncrementTick>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005fdc:	4b16      	ldr	r3, [pc, #88]	@ (8006038 <xTaskResumeAll+0x130>)
 8005fde:	2201      	movs	r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1f1      	bne.n	8005fd2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005fee:	4b13      	ldr	r3, [pc, #76]	@ (800603c <xTaskResumeAll+0x134>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ff4:	4b10      	ldr	r3, [pc, #64]	@ (8006038 <xTaskResumeAll+0x130>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d009      	beq.n	8006010 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006000:	4b0f      	ldr	r3, [pc, #60]	@ (8006040 <xTaskResumeAll+0x138>)
 8006002:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006006:	601a      	str	r2, [r3, #0]
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006010:	f000 fd94 	bl	8006b3c <vPortExitCritical>

	return xAlreadyYielded;
 8006014:	68bb      	ldr	r3, [r7, #8]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	200006f8 	.word	0x200006f8
 8006024:	200006d0 	.word	0x200006d0
 8006028:	20000690 	.word	0x20000690
 800602c:	200006d8 	.word	0x200006d8
 8006030:	200005d4 	.word	0x200005d4
 8006034:	200005d0 	.word	0x200005d0
 8006038:	200006e4 	.word	0x200006e4
 800603c:	200006e0 	.word	0x200006e0
 8006040:	e000ed04 	.word	0xe000ed04

08006044 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800604e:	4b4f      	ldr	r3, [pc, #316]	@ (800618c <xTaskIncrementTick+0x148>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	f040 808f 	bne.w	8006176 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006058:	4b4d      	ldr	r3, [pc, #308]	@ (8006190 <xTaskIncrementTick+0x14c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3301      	adds	r3, #1
 800605e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006060:	4a4b      	ldr	r2, [pc, #300]	@ (8006190 <xTaskIncrementTick+0x14c>)
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d121      	bne.n	80060b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800606c:	4b49      	ldr	r3, [pc, #292]	@ (8006194 <xTaskIncrementTick+0x150>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00b      	beq.n	800608e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	603b      	str	r3, [r7, #0]
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	e7fd      	b.n	800608a <xTaskIncrementTick+0x46>
 800608e:	4b41      	ldr	r3, [pc, #260]	@ (8006194 <xTaskIncrementTick+0x150>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	4b40      	ldr	r3, [pc, #256]	@ (8006198 <xTaskIncrementTick+0x154>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a3e      	ldr	r2, [pc, #248]	@ (8006194 <xTaskIncrementTick+0x150>)
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	4a3e      	ldr	r2, [pc, #248]	@ (8006198 <xTaskIncrementTick+0x154>)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6013      	str	r3, [r2, #0]
 80060a2:	4b3e      	ldr	r3, [pc, #248]	@ (800619c <xTaskIncrementTick+0x158>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3301      	adds	r3, #1
 80060a8:	4a3c      	ldr	r2, [pc, #240]	@ (800619c <xTaskIncrementTick+0x158>)
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	f000 fab4 	bl	8006618 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060b0:	4b3b      	ldr	r3, [pc, #236]	@ (80061a0 <xTaskIncrementTick+0x15c>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d348      	bcc.n	800614c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060ba:	4b36      	ldr	r3, [pc, #216]	@ (8006194 <xTaskIncrementTick+0x150>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d104      	bne.n	80060ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060c4:	4b36      	ldr	r3, [pc, #216]	@ (80061a0 <xTaskIncrementTick+0x15c>)
 80060c6:	f04f 32ff 	mov.w	r2, #4294967295
 80060ca:	601a      	str	r2, [r3, #0]
					break;
 80060cc:	e03e      	b.n	800614c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ce:	4b31      	ldr	r3, [pc, #196]	@ (8006194 <xTaskIncrementTick+0x150>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d203      	bcs.n	80060ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060e6:	4a2e      	ldr	r2, [pc, #184]	@ (80061a0 <xTaskIncrementTick+0x15c>)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060ec:	e02e      	b.n	800614c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	3304      	adds	r3, #4
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7fe ff2a 	bl	8004f4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d004      	beq.n	800610a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	3318      	adds	r3, #24
 8006104:	4618      	mov	r0, r3
 8006106:	f7fe ff21 	bl	8004f4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610e:	2201      	movs	r2, #1
 8006110:	409a      	lsls	r2, r3
 8006112:	4b24      	ldr	r3, [pc, #144]	@ (80061a4 <xTaskIncrementTick+0x160>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4313      	orrs	r3, r2
 8006118:	4a22      	ldr	r2, [pc, #136]	@ (80061a4 <xTaskIncrementTick+0x160>)
 800611a:	6013      	str	r3, [r2, #0]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006120:	4613      	mov	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4413      	add	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4a1f      	ldr	r2, [pc, #124]	@ (80061a8 <xTaskIncrementTick+0x164>)
 800612a:	441a      	add	r2, r3
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	3304      	adds	r3, #4
 8006130:	4619      	mov	r1, r3
 8006132:	4610      	mov	r0, r2
 8006134:	f7fe fead 	bl	8004e92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800613c:	4b1b      	ldr	r3, [pc, #108]	@ (80061ac <xTaskIncrementTick+0x168>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006142:	429a      	cmp	r2, r3
 8006144:	d3b9      	bcc.n	80060ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006146:	2301      	movs	r3, #1
 8006148:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800614a:	e7b6      	b.n	80060ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800614c:	4b17      	ldr	r3, [pc, #92]	@ (80061ac <xTaskIncrementTick+0x168>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006152:	4915      	ldr	r1, [pc, #84]	@ (80061a8 <xTaskIncrementTick+0x164>)
 8006154:	4613      	mov	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	440b      	add	r3, r1
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d901      	bls.n	8006168 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006164:	2301      	movs	r3, #1
 8006166:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006168:	4b11      	ldr	r3, [pc, #68]	@ (80061b0 <xTaskIncrementTick+0x16c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d007      	beq.n	8006180 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006170:	2301      	movs	r3, #1
 8006172:	617b      	str	r3, [r7, #20]
 8006174:	e004      	b.n	8006180 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006176:	4b0f      	ldr	r3, [pc, #60]	@ (80061b4 <xTaskIncrementTick+0x170>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3301      	adds	r3, #1
 800617c:	4a0d      	ldr	r2, [pc, #52]	@ (80061b4 <xTaskIncrementTick+0x170>)
 800617e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006180:	697b      	ldr	r3, [r7, #20]
}
 8006182:	4618      	mov	r0, r3
 8006184:	3718      	adds	r7, #24
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	200006f8 	.word	0x200006f8
 8006190:	200006d4 	.word	0x200006d4
 8006194:	20000688 	.word	0x20000688
 8006198:	2000068c 	.word	0x2000068c
 800619c:	200006e8 	.word	0x200006e8
 80061a0:	200006f0 	.word	0x200006f0
 80061a4:	200006d8 	.word	0x200006d8
 80061a8:	200005d4 	.word	0x200005d4
 80061ac:	200005d0 	.word	0x200005d0
 80061b0:	200006e4 	.word	0x200006e4
 80061b4:	200006e0 	.word	0x200006e0

080061b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061b8:	b480      	push	{r7}
 80061ba:	b087      	sub	sp, #28
 80061bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061be:	4b2a      	ldr	r3, [pc, #168]	@ (8006268 <vTaskSwitchContext+0xb0>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061c6:	4b29      	ldr	r3, [pc, #164]	@ (800626c <vTaskSwitchContext+0xb4>)
 80061c8:	2201      	movs	r2, #1
 80061ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061cc:	e045      	b.n	800625a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80061ce:	4b27      	ldr	r3, [pc, #156]	@ (800626c <vTaskSwitchContext+0xb4>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061d4:	4b26      	ldr	r3, [pc, #152]	@ (8006270 <vTaskSwitchContext+0xb8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	fab3 f383 	clz	r3, r3
 80061e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80061e2:	7afb      	ldrb	r3, [r7, #11]
 80061e4:	f1c3 031f 	rsb	r3, r3, #31
 80061e8:	617b      	str	r3, [r7, #20]
 80061ea:	4922      	ldr	r1, [pc, #136]	@ (8006274 <vTaskSwitchContext+0xbc>)
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4613      	mov	r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	4413      	add	r3, r2
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	440b      	add	r3, r1
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10b      	bne.n	8006216 <vTaskSwitchContext+0x5e>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	607b      	str	r3, [r7, #4]
}
 8006210:	bf00      	nop
 8006212:	bf00      	nop
 8006214:	e7fd      	b.n	8006212 <vTaskSwitchContext+0x5a>
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4a14      	ldr	r2, [pc, #80]	@ (8006274 <vTaskSwitchContext+0xbc>)
 8006222:	4413      	add	r3, r2
 8006224:	613b      	str	r3, [r7, #16]
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	605a      	str	r2, [r3, #4]
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	3308      	adds	r3, #8
 8006238:	429a      	cmp	r2, r3
 800623a:	d104      	bne.n	8006246 <vTaskSwitchContext+0x8e>
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	605a      	str	r2, [r3, #4]
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	4a0a      	ldr	r2, [pc, #40]	@ (8006278 <vTaskSwitchContext+0xc0>)
 800624e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006250:	4b09      	ldr	r3, [pc, #36]	@ (8006278 <vTaskSwitchContext+0xc0>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	334c      	adds	r3, #76	@ 0x4c
 8006256:	4a09      	ldr	r2, [pc, #36]	@ (800627c <vTaskSwitchContext+0xc4>)
 8006258:	6013      	str	r3, [r2, #0]
}
 800625a:	bf00      	nop
 800625c:	371c      	adds	r7, #28
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	200006f8 	.word	0x200006f8
 800626c:	200006e4 	.word	0x200006e4
 8006270:	200006d8 	.word	0x200006d8
 8006274:	200005d4 	.word	0x200005d4
 8006278:	200005d0 	.word	0x200005d0
 800627c:	20000010 	.word	0x20000010

08006280 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10b      	bne.n	80062a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	60fb      	str	r3, [r7, #12]
}
 80062a2:	bf00      	nop
 80062a4:	bf00      	nop
 80062a6:	e7fd      	b.n	80062a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062a8:	4b07      	ldr	r3, [pc, #28]	@ (80062c8 <vTaskPlaceOnEventList+0x48>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3318      	adds	r3, #24
 80062ae:	4619      	mov	r1, r3
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7fe fe12 	bl	8004eda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062b6:	2101      	movs	r1, #1
 80062b8:	6838      	ldr	r0, [r7, #0]
 80062ba:	f000 fa73 	bl	80067a4 <prvAddCurrentTaskToDelayedList>
}
 80062be:	bf00      	nop
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	200005d0 	.word	0x200005d0

080062cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	60fb      	str	r3, [r7, #12]
}
 80062f4:	bf00      	nop
 80062f6:	bf00      	nop
 80062f8:	e7fd      	b.n	80062f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	3318      	adds	r3, #24
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fe fe24 	bl	8004f4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006304:	4b1d      	ldr	r3, [pc, #116]	@ (800637c <xTaskRemoveFromEventList+0xb0>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d11c      	bne.n	8006346 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	3304      	adds	r3, #4
 8006310:	4618      	mov	r0, r3
 8006312:	f7fe fe1b 	bl	8004f4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631a:	2201      	movs	r2, #1
 800631c:	409a      	lsls	r2, r3
 800631e:	4b18      	ldr	r3, [pc, #96]	@ (8006380 <xTaskRemoveFromEventList+0xb4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4313      	orrs	r3, r2
 8006324:	4a16      	ldr	r2, [pc, #88]	@ (8006380 <xTaskRemoveFromEventList+0xb4>)
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632c:	4613      	mov	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4a13      	ldr	r2, [pc, #76]	@ (8006384 <xTaskRemoveFromEventList+0xb8>)
 8006336:	441a      	add	r2, r3
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	3304      	adds	r3, #4
 800633c:	4619      	mov	r1, r3
 800633e:	4610      	mov	r0, r2
 8006340:	f7fe fda7 	bl	8004e92 <vListInsertEnd>
 8006344:	e005      	b.n	8006352 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	3318      	adds	r3, #24
 800634a:	4619      	mov	r1, r3
 800634c:	480e      	ldr	r0, [pc, #56]	@ (8006388 <xTaskRemoveFromEventList+0xbc>)
 800634e:	f7fe fda0 	bl	8004e92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006356:	4b0d      	ldr	r3, [pc, #52]	@ (800638c <xTaskRemoveFromEventList+0xc0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635c:	429a      	cmp	r2, r3
 800635e:	d905      	bls.n	800636c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006360:	2301      	movs	r3, #1
 8006362:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006364:	4b0a      	ldr	r3, [pc, #40]	@ (8006390 <xTaskRemoveFromEventList+0xc4>)
 8006366:	2201      	movs	r2, #1
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e001      	b.n	8006370 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006370:	697b      	ldr	r3, [r7, #20]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3718      	adds	r7, #24
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	200006f8 	.word	0x200006f8
 8006380:	200006d8 	.word	0x200006d8
 8006384:	200005d4 	.word	0x200005d4
 8006388:	20000690 	.word	0x20000690
 800638c:	200005d0 	.word	0x200005d0
 8006390:	200006e4 	.word	0x200006e4

08006394 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800639c:	4b06      	ldr	r3, [pc, #24]	@ (80063b8 <vTaskInternalSetTimeOutState+0x24>)
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063a4:	4b05      	ldr	r3, [pc, #20]	@ (80063bc <vTaskInternalSetTimeOutState+0x28>)
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	605a      	str	r2, [r3, #4]
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	200006e8 	.word	0x200006e8
 80063bc:	200006d4 	.word	0x200006d4

080063c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10b      	bne.n	80063e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80063d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d4:	f383 8811 	msr	BASEPRI, r3
 80063d8:	f3bf 8f6f 	isb	sy
 80063dc:	f3bf 8f4f 	dsb	sy
 80063e0:	613b      	str	r3, [r7, #16]
}
 80063e2:	bf00      	nop
 80063e4:	bf00      	nop
 80063e6:	e7fd      	b.n	80063e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10b      	bne.n	8006406 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	60fb      	str	r3, [r7, #12]
}
 8006400:	bf00      	nop
 8006402:	bf00      	nop
 8006404:	e7fd      	b.n	8006402 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006406:	f000 fb67 	bl	8006ad8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800640a:	4b1d      	ldr	r3, [pc, #116]	@ (8006480 <xTaskCheckForTimeOut+0xc0>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006422:	d102      	bne.n	800642a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006424:	2300      	movs	r3, #0
 8006426:	61fb      	str	r3, [r7, #28]
 8006428:	e023      	b.n	8006472 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	4b15      	ldr	r3, [pc, #84]	@ (8006484 <xTaskCheckForTimeOut+0xc4>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	429a      	cmp	r2, r3
 8006434:	d007      	beq.n	8006446 <xTaskCheckForTimeOut+0x86>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	429a      	cmp	r2, r3
 800643e:	d302      	bcc.n	8006446 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006440:	2301      	movs	r3, #1
 8006442:	61fb      	str	r3, [r7, #28]
 8006444:	e015      	b.n	8006472 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	429a      	cmp	r2, r3
 800644e:	d20b      	bcs.n	8006468 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	1ad2      	subs	r2, r2, r3
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7ff ff99 	bl	8006394 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006462:	2300      	movs	r3, #0
 8006464:	61fb      	str	r3, [r7, #28]
 8006466:	e004      	b.n	8006472 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	2200      	movs	r2, #0
 800646c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800646e:	2301      	movs	r3, #1
 8006470:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006472:	f000 fb63 	bl	8006b3c <vPortExitCritical>

	return xReturn;
 8006476:	69fb      	ldr	r3, [r7, #28]
}
 8006478:	4618      	mov	r0, r3
 800647a:	3720      	adds	r7, #32
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	200006d4 	.word	0x200006d4
 8006484:	200006e8 	.word	0x200006e8

08006488 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006488:	b480      	push	{r7}
 800648a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800648c:	4b03      	ldr	r3, [pc, #12]	@ (800649c <vTaskMissedYield+0x14>)
 800648e:	2201      	movs	r2, #1
 8006490:	601a      	str	r2, [r3, #0]
}
 8006492:	bf00      	nop
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	200006e4 	.word	0x200006e4

080064a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064a8:	f000 f852 	bl	8006550 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064ac:	4b06      	ldr	r3, [pc, #24]	@ (80064c8 <prvIdleTask+0x28>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d9f9      	bls.n	80064a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064b4:	4b05      	ldr	r3, [pc, #20]	@ (80064cc <prvIdleTask+0x2c>)
 80064b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064c4:	e7f0      	b.n	80064a8 <prvIdleTask+0x8>
 80064c6:	bf00      	nop
 80064c8:	200005d4 	.word	0x200005d4
 80064cc:	e000ed04 	.word	0xe000ed04

080064d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064d6:	2300      	movs	r3, #0
 80064d8:	607b      	str	r3, [r7, #4]
 80064da:	e00c      	b.n	80064f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	4613      	mov	r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4413      	add	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	4a12      	ldr	r2, [pc, #72]	@ (8006530 <prvInitialiseTaskLists+0x60>)
 80064e8:	4413      	add	r3, r2
 80064ea:	4618      	mov	r0, r3
 80064ec:	f7fe fca4 	bl	8004e38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3301      	adds	r3, #1
 80064f4:	607b      	str	r3, [r7, #4]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b06      	cmp	r3, #6
 80064fa:	d9ef      	bls.n	80064dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80064fc:	480d      	ldr	r0, [pc, #52]	@ (8006534 <prvInitialiseTaskLists+0x64>)
 80064fe:	f7fe fc9b 	bl	8004e38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006502:	480d      	ldr	r0, [pc, #52]	@ (8006538 <prvInitialiseTaskLists+0x68>)
 8006504:	f7fe fc98 	bl	8004e38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006508:	480c      	ldr	r0, [pc, #48]	@ (800653c <prvInitialiseTaskLists+0x6c>)
 800650a:	f7fe fc95 	bl	8004e38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800650e:	480c      	ldr	r0, [pc, #48]	@ (8006540 <prvInitialiseTaskLists+0x70>)
 8006510:	f7fe fc92 	bl	8004e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006514:	480b      	ldr	r0, [pc, #44]	@ (8006544 <prvInitialiseTaskLists+0x74>)
 8006516:	f7fe fc8f 	bl	8004e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800651a:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <prvInitialiseTaskLists+0x78>)
 800651c:	4a05      	ldr	r2, [pc, #20]	@ (8006534 <prvInitialiseTaskLists+0x64>)
 800651e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006520:	4b0a      	ldr	r3, [pc, #40]	@ (800654c <prvInitialiseTaskLists+0x7c>)
 8006522:	4a05      	ldr	r2, [pc, #20]	@ (8006538 <prvInitialiseTaskLists+0x68>)
 8006524:	601a      	str	r2, [r3, #0]
}
 8006526:	bf00      	nop
 8006528:	3708      	adds	r7, #8
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	200005d4 	.word	0x200005d4
 8006534:	20000660 	.word	0x20000660
 8006538:	20000674 	.word	0x20000674
 800653c:	20000690 	.word	0x20000690
 8006540:	200006a4 	.word	0x200006a4
 8006544:	200006bc 	.word	0x200006bc
 8006548:	20000688 	.word	0x20000688
 800654c:	2000068c 	.word	0x2000068c

08006550 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006556:	e019      	b.n	800658c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006558:	f000 fabe 	bl	8006ad8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655c:	4b10      	ldr	r3, [pc, #64]	@ (80065a0 <prvCheckTasksWaitingTermination+0x50>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3304      	adds	r3, #4
 8006568:	4618      	mov	r0, r3
 800656a:	f7fe fcef 	bl	8004f4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800656e:	4b0d      	ldr	r3, [pc, #52]	@ (80065a4 <prvCheckTasksWaitingTermination+0x54>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	3b01      	subs	r3, #1
 8006574:	4a0b      	ldr	r2, [pc, #44]	@ (80065a4 <prvCheckTasksWaitingTermination+0x54>)
 8006576:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006578:	4b0b      	ldr	r3, [pc, #44]	@ (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	3b01      	subs	r3, #1
 800657e:	4a0a      	ldr	r2, [pc, #40]	@ (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 8006580:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006582:	f000 fadb 	bl	8006b3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f810 	bl	80065ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800658c:	4b06      	ldr	r3, [pc, #24]	@ (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1e1      	bne.n	8006558 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006594:	bf00      	nop
 8006596:	bf00      	nop
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	200006a4 	.word	0x200006a4
 80065a4:	200006d0 	.word	0x200006d0
 80065a8:	200006b8 	.word	0x200006b8

080065ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	334c      	adds	r3, #76	@ 0x4c
 80065b8:	4618      	mov	r0, r3
 80065ba:	f000 fdc7 	bl	800714c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d108      	bne.n	80065da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fc73 	bl	8006eb8 <vPortFree>
				vPortFree( pxTCB );
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fc70 	bl	8006eb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065d8:	e019      	b.n	800660e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d103      	bne.n	80065ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 fc67 	bl	8006eb8 <vPortFree>
	}
 80065ea:	e010      	b.n	800660e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d00b      	beq.n	800660e <prvDeleteTCB+0x62>
	__asm volatile
 80065f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fa:	f383 8811 	msr	BASEPRI, r3
 80065fe:	f3bf 8f6f 	isb	sy
 8006602:	f3bf 8f4f 	dsb	sy
 8006606:	60fb      	str	r3, [r7, #12]
}
 8006608:	bf00      	nop
 800660a:	bf00      	nop
 800660c:	e7fd      	b.n	800660a <prvDeleteTCB+0x5e>
	}
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800661e:	4b0c      	ldr	r3, [pc, #48]	@ (8006650 <prvResetNextTaskUnblockTime+0x38>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d104      	bne.n	8006632 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006628:	4b0a      	ldr	r3, [pc, #40]	@ (8006654 <prvResetNextTaskUnblockTime+0x3c>)
 800662a:	f04f 32ff 	mov.w	r2, #4294967295
 800662e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006630:	e008      	b.n	8006644 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006632:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <prvResetNextTaskUnblockTime+0x38>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	4a04      	ldr	r2, [pc, #16]	@ (8006654 <prvResetNextTaskUnblockTime+0x3c>)
 8006642:	6013      	str	r3, [r2, #0]
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	20000688 	.word	0x20000688
 8006654:	200006f0 	.word	0x200006f0

08006658 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800665e:	4b0b      	ldr	r3, [pc, #44]	@ (800668c <xTaskGetSchedulerState+0x34>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d102      	bne.n	800666c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006666:	2301      	movs	r3, #1
 8006668:	607b      	str	r3, [r7, #4]
 800666a:	e008      	b.n	800667e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800666c:	4b08      	ldr	r3, [pc, #32]	@ (8006690 <xTaskGetSchedulerState+0x38>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d102      	bne.n	800667a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006674:	2302      	movs	r3, #2
 8006676:	607b      	str	r3, [r7, #4]
 8006678:	e001      	b.n	800667e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800667a:	2300      	movs	r3, #0
 800667c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800667e:	687b      	ldr	r3, [r7, #4]
	}
 8006680:	4618      	mov	r0, r3
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	200006dc 	.word	0x200006dc
 8006690:	200006f8 	.word	0x200006f8

08006694 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066a0:	2300      	movs	r3, #0
 80066a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d070      	beq.n	800678c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066aa:	4b3b      	ldr	r3, [pc, #236]	@ (8006798 <xTaskPriorityDisinherit+0x104>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d00b      	beq.n	80066cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	60fb      	str	r3, [r7, #12]
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d10b      	bne.n	80066ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d8:	f383 8811 	msr	BASEPRI, r3
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	f3bf 8f4f 	dsb	sy
 80066e4:	60bb      	str	r3, [r7, #8]
}
 80066e6:	bf00      	nop
 80066e8:	bf00      	nop
 80066ea:	e7fd      	b.n	80066e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066f0:	1e5a      	subs	r2, r3, #1
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fe:	429a      	cmp	r2, r3
 8006700:	d044      	beq.n	800678c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006706:	2b00      	cmp	r3, #0
 8006708:	d140      	bne.n	800678c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	3304      	adds	r3, #4
 800670e:	4618      	mov	r0, r3
 8006710:	f7fe fc1c 	bl	8004f4c <uxListRemove>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d115      	bne.n	8006746 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671e:	491f      	ldr	r1, [pc, #124]	@ (800679c <xTaskPriorityDisinherit+0x108>)
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10a      	bne.n	8006746 <xTaskPriorityDisinherit+0xb2>
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	2201      	movs	r2, #1
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	43da      	mvns	r2, r3
 800673c:	4b18      	ldr	r3, [pc, #96]	@ (80067a0 <xTaskPriorityDisinherit+0x10c>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4013      	ands	r3, r2
 8006742:	4a17      	ldr	r2, [pc, #92]	@ (80067a0 <xTaskPriorityDisinherit+0x10c>)
 8006744:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006752:	f1c3 0207 	rsb	r2, r3, #7
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675e:	2201      	movs	r2, #1
 8006760:	409a      	lsls	r2, r3
 8006762:	4b0f      	ldr	r3, [pc, #60]	@ (80067a0 <xTaskPriorityDisinherit+0x10c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4313      	orrs	r3, r2
 8006768:	4a0d      	ldr	r2, [pc, #52]	@ (80067a0 <xTaskPriorityDisinherit+0x10c>)
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4a08      	ldr	r2, [pc, #32]	@ (800679c <xTaskPriorityDisinherit+0x108>)
 800677a:	441a      	add	r2, r3
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	3304      	adds	r3, #4
 8006780:	4619      	mov	r1, r3
 8006782:	4610      	mov	r0, r2
 8006784:	f7fe fb85 	bl	8004e92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006788:	2301      	movs	r3, #1
 800678a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800678c:	697b      	ldr	r3, [r7, #20]
	}
 800678e:	4618      	mov	r0, r3
 8006790:	3718      	adds	r7, #24
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	200005d0 	.word	0x200005d0
 800679c:	200005d4 	.word	0x200005d4
 80067a0:	200006d8 	.word	0x200006d8

080067a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067ae:	4b29      	ldr	r3, [pc, #164]	@ (8006854 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067b4:	4b28      	ldr	r3, [pc, #160]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3304      	adds	r3, #4
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fe fbc6 	bl	8004f4c <uxListRemove>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d10b      	bne.n	80067de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067c6:	4b24      	ldr	r3, [pc, #144]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067cc:	2201      	movs	r2, #1
 80067ce:	fa02 f303 	lsl.w	r3, r2, r3
 80067d2:	43da      	mvns	r2, r3
 80067d4:	4b21      	ldr	r3, [pc, #132]	@ (800685c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4013      	ands	r3, r2
 80067da:	4a20      	ldr	r2, [pc, #128]	@ (800685c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d10a      	bne.n	80067fc <prvAddCurrentTaskToDelayedList+0x58>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d007      	beq.n	80067fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3304      	adds	r3, #4
 80067f2:	4619      	mov	r1, r3
 80067f4:	481a      	ldr	r0, [pc, #104]	@ (8006860 <prvAddCurrentTaskToDelayedList+0xbc>)
 80067f6:	f7fe fb4c 	bl	8004e92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067fa:	e026      	b.n	800684a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4413      	add	r3, r2
 8006802:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006804:	4b14      	ldr	r3, [pc, #80]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	429a      	cmp	r2, r3
 8006812:	d209      	bcs.n	8006828 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006814:	4b13      	ldr	r3, [pc, #76]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	4b0f      	ldr	r3, [pc, #60]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3304      	adds	r3, #4
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f7fe fb5a 	bl	8004eda <vListInsert>
}
 8006826:	e010      	b.n	800684a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006828:	4b0f      	ldr	r3, [pc, #60]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xc4>)
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	4b0a      	ldr	r3, [pc, #40]	@ (8006858 <prvAddCurrentTaskToDelayedList+0xb4>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	3304      	adds	r3, #4
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f7fe fb50 	bl	8004eda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800683a:	4b0c      	ldr	r3, [pc, #48]	@ (800686c <prvAddCurrentTaskToDelayedList+0xc8>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	429a      	cmp	r2, r3
 8006842:	d202      	bcs.n	800684a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006844:	4a09      	ldr	r2, [pc, #36]	@ (800686c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	6013      	str	r3, [r2, #0]
}
 800684a:	bf00      	nop
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	200006d4 	.word	0x200006d4
 8006858:	200005d0 	.word	0x200005d0
 800685c:	200006d8 	.word	0x200006d8
 8006860:	200006bc 	.word	0x200006bc
 8006864:	2000068c 	.word	0x2000068c
 8006868:	20000688 	.word	0x20000688
 800686c:	200006f0 	.word	0x200006f0

08006870 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	3b04      	subs	r3, #4
 8006880:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006888:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	3b04      	subs	r3, #4
 800688e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f023 0201 	bic.w	r2, r3, #1
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	3b04      	subs	r3, #4
 800689e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068a0:	4a0c      	ldr	r2, [pc, #48]	@ (80068d4 <pxPortInitialiseStack+0x64>)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3b14      	subs	r3, #20
 80068aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3b04      	subs	r3, #4
 80068b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f06f 0202 	mvn.w	r2, #2
 80068be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	3b20      	subs	r3, #32
 80068c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068c6:	68fb      	ldr	r3, [r7, #12]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	080068d9 	.word	0x080068d9

080068d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068de:	2300      	movs	r3, #0
 80068e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80068e2:	4b13      	ldr	r3, [pc, #76]	@ (8006930 <prvTaskExitError+0x58>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ea:	d00b      	beq.n	8006904 <prvTaskExitError+0x2c>
	__asm volatile
 80068ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	60fb      	str	r3, [r7, #12]
}
 80068fe:	bf00      	nop
 8006900:	bf00      	nop
 8006902:	e7fd      	b.n	8006900 <prvTaskExitError+0x28>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	60bb      	str	r3, [r7, #8]
}
 8006916:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006918:	bf00      	nop
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d0fc      	beq.n	800691a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	2000000c 	.word	0x2000000c
	...

08006940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006940:	4b07      	ldr	r3, [pc, #28]	@ (8006960 <pxCurrentTCBConst2>)
 8006942:	6819      	ldr	r1, [r3, #0]
 8006944:	6808      	ldr	r0, [r1, #0]
 8006946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694a:	f380 8809 	msr	PSP, r0
 800694e:	f3bf 8f6f 	isb	sy
 8006952:	f04f 0000 	mov.w	r0, #0
 8006956:	f380 8811 	msr	BASEPRI, r0
 800695a:	4770      	bx	lr
 800695c:	f3af 8000 	nop.w

08006960 <pxCurrentTCBConst2>:
 8006960:	200005d0 	.word	0x200005d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006964:	bf00      	nop
 8006966:	bf00      	nop

08006968 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006968:	4808      	ldr	r0, [pc, #32]	@ (800698c <prvPortStartFirstTask+0x24>)
 800696a:	6800      	ldr	r0, [r0, #0]
 800696c:	6800      	ldr	r0, [r0, #0]
 800696e:	f380 8808 	msr	MSP, r0
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f380 8814 	msr	CONTROL, r0
 800697a:	b662      	cpsie	i
 800697c:	b661      	cpsie	f
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	df00      	svc	0
 8006988:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800698a:	bf00      	nop
 800698c:	e000ed08 	.word	0xe000ed08

08006990 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006996:	4b47      	ldr	r3, [pc, #284]	@ (8006ab4 <xPortStartScheduler+0x124>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a47      	ldr	r2, [pc, #284]	@ (8006ab8 <xPortStartScheduler+0x128>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d10b      	bne.n	80069b8 <xPortStartScheduler+0x28>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	60fb      	str	r3, [r7, #12]
}
 80069b2:	bf00      	nop
 80069b4:	bf00      	nop
 80069b6:	e7fd      	b.n	80069b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069b8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ab4 <xPortStartScheduler+0x124>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a3f      	ldr	r2, [pc, #252]	@ (8006abc <xPortStartScheduler+0x12c>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d10b      	bne.n	80069da <xPortStartScheduler+0x4a>
	__asm volatile
 80069c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c6:	f383 8811 	msr	BASEPRI, r3
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	613b      	str	r3, [r7, #16]
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
 80069d8:	e7fd      	b.n	80069d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069da:	4b39      	ldr	r3, [pc, #228]	@ (8006ac0 <xPortStartScheduler+0x130>)
 80069dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	22ff      	movs	r2, #255	@ 0xff
 80069ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069f4:	78fb      	ldrb	r3, [r7, #3]
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069fc:	b2da      	uxtb	r2, r3
 80069fe:	4b31      	ldr	r3, [pc, #196]	@ (8006ac4 <xPortStartScheduler+0x134>)
 8006a00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a02:	4b31      	ldr	r3, [pc, #196]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a04:	2207      	movs	r2, #7
 8006a06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a08:	e009      	b.n	8006a1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	4a2d      	ldr	r2, [pc, #180]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a14:	78fb      	ldrb	r3, [r7, #3]
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a1e:	78fb      	ldrb	r3, [r7, #3]
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a26:	2b80      	cmp	r3, #128	@ 0x80
 8006a28:	d0ef      	beq.n	8006a0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a2a:	4b27      	ldr	r3, [pc, #156]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f1c3 0307 	rsb	r3, r3, #7
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	d00b      	beq.n	8006a4e <xPortStartScheduler+0xbe>
	__asm volatile
 8006a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	60bb      	str	r3, [r7, #8]
}
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	e7fd      	b.n	8006a4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	021b      	lsls	r3, r3, #8
 8006a54:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a58:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a60:	4a19      	ldr	r2, [pc, #100]	@ (8006ac8 <xPortStartScheduler+0x138>)
 8006a62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a6c:	4b17      	ldr	r3, [pc, #92]	@ (8006acc <xPortStartScheduler+0x13c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a16      	ldr	r2, [pc, #88]	@ (8006acc <xPortStartScheduler+0x13c>)
 8006a72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a78:	4b14      	ldr	r3, [pc, #80]	@ (8006acc <xPortStartScheduler+0x13c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a13      	ldr	r2, [pc, #76]	@ (8006acc <xPortStartScheduler+0x13c>)
 8006a7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a84:	f000 f8da 	bl	8006c3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a88:	4b11      	ldr	r3, [pc, #68]	@ (8006ad0 <xPortStartScheduler+0x140>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a8e:	f000 f8f9 	bl	8006c84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a92:	4b10      	ldr	r3, [pc, #64]	@ (8006ad4 <xPortStartScheduler+0x144>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a0f      	ldr	r2, [pc, #60]	@ (8006ad4 <xPortStartScheduler+0x144>)
 8006a98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a9e:	f7ff ff63 	bl	8006968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006aa2:	f7ff fb89 	bl	80061b8 <vTaskSwitchContext>
	prvTaskExitError();
 8006aa6:	f7ff ff17 	bl	80068d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	e000ed00 	.word	0xe000ed00
 8006ab8:	410fc271 	.word	0x410fc271
 8006abc:	410fc270 	.word	0x410fc270
 8006ac0:	e000e400 	.word	0xe000e400
 8006ac4:	200006fc 	.word	0x200006fc
 8006ac8:	20000700 	.word	0x20000700
 8006acc:	e000ed20 	.word	0xe000ed20
 8006ad0:	2000000c 	.word	0x2000000c
 8006ad4:	e000ef34 	.word	0xe000ef34

08006ad8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	607b      	str	r3, [r7, #4]
}
 8006af0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006af2:	4b10      	ldr	r3, [pc, #64]	@ (8006b34 <vPortEnterCritical+0x5c>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3301      	adds	r3, #1
 8006af8:	4a0e      	ldr	r2, [pc, #56]	@ (8006b34 <vPortEnterCritical+0x5c>)
 8006afa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006afc:	4b0d      	ldr	r3, [pc, #52]	@ (8006b34 <vPortEnterCritical+0x5c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d110      	bne.n	8006b26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b04:	4b0c      	ldr	r3, [pc, #48]	@ (8006b38 <vPortEnterCritical+0x60>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00b      	beq.n	8006b26 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b12:	f383 8811 	msr	BASEPRI, r3
 8006b16:	f3bf 8f6f 	isb	sy
 8006b1a:	f3bf 8f4f 	dsb	sy
 8006b1e:	603b      	str	r3, [r7, #0]
}
 8006b20:	bf00      	nop
 8006b22:	bf00      	nop
 8006b24:	e7fd      	b.n	8006b22 <vPortEnterCritical+0x4a>
	}
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	2000000c 	.word	0x2000000c
 8006b38:	e000ed04 	.word	0xe000ed04

08006b3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b42:	4b12      	ldr	r3, [pc, #72]	@ (8006b8c <vPortExitCritical+0x50>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10b      	bne.n	8006b62 <vPortExitCritical+0x26>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	607b      	str	r3, [r7, #4]
}
 8006b5c:	bf00      	nop
 8006b5e:	bf00      	nop
 8006b60:	e7fd      	b.n	8006b5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b62:	4b0a      	ldr	r3, [pc, #40]	@ (8006b8c <vPortExitCritical+0x50>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	4a08      	ldr	r2, [pc, #32]	@ (8006b8c <vPortExitCritical+0x50>)
 8006b6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b6c:	4b07      	ldr	r3, [pc, #28]	@ (8006b8c <vPortExitCritical+0x50>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d105      	bne.n	8006b80 <vPortExitCritical+0x44>
 8006b74:	2300      	movs	r3, #0
 8006b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	f383 8811 	msr	BASEPRI, r3
}
 8006b7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	2000000c 	.word	0x2000000c

08006b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b90:	f3ef 8009 	mrs	r0, PSP
 8006b94:	f3bf 8f6f 	isb	sy
 8006b98:	4b15      	ldr	r3, [pc, #84]	@ (8006bf0 <pxCurrentTCBConst>)
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	f01e 0f10 	tst.w	lr, #16
 8006ba0:	bf08      	it	eq
 8006ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006baa:	6010      	str	r0, [r2, #0]
 8006bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006bb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006bb4:	f380 8811 	msr	BASEPRI, r0
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	f3bf 8f6f 	isb	sy
 8006bc0:	f7ff fafa 	bl	80061b8 <vTaskSwitchContext>
 8006bc4:	f04f 0000 	mov.w	r0, #0
 8006bc8:	f380 8811 	msr	BASEPRI, r0
 8006bcc:	bc09      	pop	{r0, r3}
 8006bce:	6819      	ldr	r1, [r3, #0]
 8006bd0:	6808      	ldr	r0, [r1, #0]
 8006bd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd6:	f01e 0f10 	tst.w	lr, #16
 8006bda:	bf08      	it	eq
 8006bdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006be0:	f380 8809 	msr	PSP, r0
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	f3af 8000 	nop.w

08006bf0 <pxCurrentTCBConst>:
 8006bf0:	200005d0 	.word	0x200005d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006bf4:	bf00      	nop
 8006bf6:	bf00      	nop

08006bf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8006bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	607b      	str	r3, [r7, #4]
}
 8006c10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c12:	f7ff fa17 	bl	8006044 <xTaskIncrementTick>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d003      	beq.n	8006c24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c1c:	4b06      	ldr	r3, [pc, #24]	@ (8006c38 <SysTick_Handler+0x40>)
 8006c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c22:	601a      	str	r2, [r3, #0]
 8006c24:	2300      	movs	r3, #0
 8006c26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	f383 8811 	msr	BASEPRI, r3
}
 8006c2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c30:	bf00      	nop
 8006c32:	3708      	adds	r7, #8
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	e000ed04 	.word	0xe000ed04

08006c3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c40:	4b0b      	ldr	r3, [pc, #44]	@ (8006c70 <vPortSetupTimerInterrupt+0x34>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c46:	4b0b      	ldr	r3, [pc, #44]	@ (8006c74 <vPortSetupTimerInterrupt+0x38>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c78 <vPortSetupTimerInterrupt+0x3c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a0a      	ldr	r2, [pc, #40]	@ (8006c7c <vPortSetupTimerInterrupt+0x40>)
 8006c52:	fba2 2303 	umull	r2, r3, r2, r3
 8006c56:	099b      	lsrs	r3, r3, #6
 8006c58:	4a09      	ldr	r2, [pc, #36]	@ (8006c80 <vPortSetupTimerInterrupt+0x44>)
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c5e:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <vPortSetupTimerInterrupt+0x34>)
 8006c60:	2207      	movs	r2, #7
 8006c62:	601a      	str	r2, [r3, #0]
}
 8006c64:	bf00      	nop
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop
 8006c70:	e000e010 	.word	0xe000e010
 8006c74:	e000e018 	.word	0xe000e018
 8006c78:	20000000 	.word	0x20000000
 8006c7c:	10624dd3 	.word	0x10624dd3
 8006c80:	e000e014 	.word	0xe000e014

08006c84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c94 <vPortEnableVFP+0x10>
 8006c88:	6801      	ldr	r1, [r0, #0]
 8006c8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c8e:	6001      	str	r1, [r0, #0]
 8006c90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c92:	bf00      	nop
 8006c94:	e000ed88 	.word	0xe000ed88

08006c98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c9e:	f3ef 8305 	mrs	r3, IPSR
 8006ca2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2b0f      	cmp	r3, #15
 8006ca8:	d915      	bls.n	8006cd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006caa:	4a18      	ldr	r2, [pc, #96]	@ (8006d0c <vPortValidateInterruptPriority+0x74>)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4413      	add	r3, r2
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006cb4:	4b16      	ldr	r3, [pc, #88]	@ (8006d10 <vPortValidateInterruptPriority+0x78>)
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	7afa      	ldrb	r2, [r7, #11]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d20b      	bcs.n	8006cd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	607b      	str	r3, [r7, #4]
}
 8006cd0:	bf00      	nop
 8006cd2:	bf00      	nop
 8006cd4:	e7fd      	b.n	8006cd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d14 <vPortValidateInterruptPriority+0x7c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cde:	4b0e      	ldr	r3, [pc, #56]	@ (8006d18 <vPortValidateInterruptPriority+0x80>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d90b      	bls.n	8006cfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cea:	f383 8811 	msr	BASEPRI, r3
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f3bf 8f4f 	dsb	sy
 8006cf6:	603b      	str	r3, [r7, #0]
}
 8006cf8:	bf00      	nop
 8006cfa:	bf00      	nop
 8006cfc:	e7fd      	b.n	8006cfa <vPortValidateInterruptPriority+0x62>
	}
 8006cfe:	bf00      	nop
 8006d00:	3714      	adds	r7, #20
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	e000e3f0 	.word	0xe000e3f0
 8006d10:	200006fc 	.word	0x200006fc
 8006d14:	e000ed0c 	.word	0xe000ed0c
 8006d18:	20000700 	.word	0x20000700

08006d1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08a      	sub	sp, #40	@ 0x28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d28:	f7ff f8e0 	bl	8005eec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d2c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ea0 <pvPortMalloc+0x184>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d34:	f000 f924 	bl	8006f80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d38:	4b5a      	ldr	r3, [pc, #360]	@ (8006ea4 <pvPortMalloc+0x188>)
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f040 8095 	bne.w	8006e70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01e      	beq.n	8006d8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d4c:	2208      	movs	r2, #8
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4413      	add	r3, r2
 8006d52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d015      	beq.n	8006d8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f023 0307 	bic.w	r3, r3, #7
 8006d64:	3308      	adds	r3, #8
 8006d66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00b      	beq.n	8006d8a <pvPortMalloc+0x6e>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	617b      	str	r3, [r7, #20]
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop
 8006d88:	e7fd      	b.n	8006d86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d06f      	beq.n	8006e70 <pvPortMalloc+0x154>
 8006d90:	4b45      	ldr	r3, [pc, #276]	@ (8006ea8 <pvPortMalloc+0x18c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d86a      	bhi.n	8006e70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d9a:	4b44      	ldr	r3, [pc, #272]	@ (8006eac <pvPortMalloc+0x190>)
 8006d9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d9e:	4b43      	ldr	r3, [pc, #268]	@ (8006eac <pvPortMalloc+0x190>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006da4:	e004      	b.n	8006db0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d903      	bls.n	8006dc2 <pvPortMalloc+0xa6>
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1f1      	bne.n	8006da6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dc2:	4b37      	ldr	r3, [pc, #220]	@ (8006ea0 <pvPortMalloc+0x184>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d051      	beq.n	8006e70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dcc:	6a3b      	ldr	r3, [r7, #32]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	4413      	add	r3, r2
 8006dd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	1ad2      	subs	r2, r2, r3
 8006de6:	2308      	movs	r3, #8
 8006de8:	005b      	lsls	r3, r3, #1
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d920      	bls.n	8006e30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4413      	add	r3, r2
 8006df4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00b      	beq.n	8006e18 <pvPortMalloc+0xfc>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	613b      	str	r3, [r7, #16]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	685a      	ldr	r2, [r3, #4]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	1ad2      	subs	r2, r2, r3
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e2a:	69b8      	ldr	r0, [r7, #24]
 8006e2c:	f000 f90a 	bl	8007044 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e30:	4b1d      	ldr	r3, [pc, #116]	@ (8006ea8 <pvPortMalloc+0x18c>)
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea8 <pvPortMalloc+0x18c>)
 8006e3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea8 <pvPortMalloc+0x18c>)
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	4b1b      	ldr	r3, [pc, #108]	@ (8006eb0 <pvPortMalloc+0x194>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d203      	bcs.n	8006e52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e4a:	4b17      	ldr	r3, [pc, #92]	@ (8006ea8 <pvPortMalloc+0x18c>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	@ (8006eb0 <pvPortMalloc+0x194>)
 8006e50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	4b13      	ldr	r3, [pc, #76]	@ (8006ea4 <pvPortMalloc+0x188>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e66:	4b13      	ldr	r3, [pc, #76]	@ (8006eb4 <pvPortMalloc+0x198>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	4a11      	ldr	r2, [pc, #68]	@ (8006eb4 <pvPortMalloc+0x198>)
 8006e6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e70:	f7ff f84a 	bl	8005f08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	f003 0307 	and.w	r3, r3, #7
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00b      	beq.n	8006e96 <pvPortMalloc+0x17a>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	60fb      	str	r3, [r7, #12]
}
 8006e90:	bf00      	nop
 8006e92:	bf00      	nop
 8006e94:	e7fd      	b.n	8006e92 <pvPortMalloc+0x176>
	return pvReturn;
 8006e96:	69fb      	ldr	r3, [r7, #28]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3728      	adds	r7, #40	@ 0x28
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	2000430c 	.word	0x2000430c
 8006ea4:	20004320 	.word	0x20004320
 8006ea8:	20004310 	.word	0x20004310
 8006eac:	20004304 	.word	0x20004304
 8006eb0:	20004314 	.word	0x20004314
 8006eb4:	20004318 	.word	0x20004318

08006eb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b086      	sub	sp, #24
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d04f      	beq.n	8006f6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eca:	2308      	movs	r3, #8
 8006ecc:	425b      	negs	r3, r3
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	4b25      	ldr	r3, [pc, #148]	@ (8006f74 <vPortFree+0xbc>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10b      	bne.n	8006efe <vPortFree+0x46>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	60fb      	str	r3, [r7, #12]
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	e7fd      	b.n	8006efa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00b      	beq.n	8006f1e <vPortFree+0x66>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	60bb      	str	r3, [r7, #8]
}
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	e7fd      	b.n	8006f1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	4b14      	ldr	r3, [pc, #80]	@ (8006f74 <vPortFree+0xbc>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4013      	ands	r3, r2
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d01e      	beq.n	8006f6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d11a      	bne.n	8006f6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	4b0e      	ldr	r3, [pc, #56]	@ (8006f74 <vPortFree+0xbc>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	43db      	mvns	r3, r3
 8006f3e:	401a      	ands	r2, r3
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f44:	f7fe ffd2 	bl	8005eec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f78 <vPortFree+0xc0>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4413      	add	r3, r2
 8006f52:	4a09      	ldr	r2, [pc, #36]	@ (8006f78 <vPortFree+0xc0>)
 8006f54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f56:	6938      	ldr	r0, [r7, #16]
 8006f58:	f000 f874 	bl	8007044 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f5c:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <vPortFree+0xc4>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3301      	adds	r3, #1
 8006f62:	4a06      	ldr	r2, [pc, #24]	@ (8006f7c <vPortFree+0xc4>)
 8006f64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f66:	f7fe ffcf 	bl	8005f08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f6a:	bf00      	nop
 8006f6c:	3718      	adds	r7, #24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	20004320 	.word	0x20004320
 8006f78:	20004310 	.word	0x20004310
 8006f7c:	2000431c 	.word	0x2000431c

08006f80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006f8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f8c:	4b27      	ldr	r3, [pc, #156]	@ (800702c <prvHeapInit+0xac>)
 8006f8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f003 0307 	and.w	r3, r3, #7
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00c      	beq.n	8006fb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	3307      	adds	r3, #7
 8006f9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f023 0307 	bic.w	r3, r3, #7
 8006fa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	4a1f      	ldr	r2, [pc, #124]	@ (800702c <prvHeapInit+0xac>)
 8006fb0:	4413      	add	r3, r2
 8006fb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8007030 <prvHeapInit+0xb0>)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8007030 <prvHeapInit+0xb0>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	4413      	add	r3, r2
 8006fca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fcc:	2208      	movs	r2, #8
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	1a9b      	subs	r3, r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0307 	bic.w	r3, r3, #7
 8006fda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	4a15      	ldr	r2, [pc, #84]	@ (8007034 <prvHeapInit+0xb4>)
 8006fe0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fe2:	4b14      	ldr	r3, [pc, #80]	@ (8007034 <prvHeapInit+0xb4>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fea:	4b12      	ldr	r3, [pc, #72]	@ (8007034 <prvHeapInit+0xb4>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	1ad2      	subs	r2, r2, r3
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007000:	4b0c      	ldr	r3, [pc, #48]	@ (8007034 <prvHeapInit+0xb4>)
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	4a0a      	ldr	r2, [pc, #40]	@ (8007038 <prvHeapInit+0xb8>)
 800700e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	4a09      	ldr	r2, [pc, #36]	@ (800703c <prvHeapInit+0xbc>)
 8007016:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007018:	4b09      	ldr	r3, [pc, #36]	@ (8007040 <prvHeapInit+0xc0>)
 800701a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800701e:	601a      	str	r2, [r3, #0]
}
 8007020:	bf00      	nop
 8007022:	3714      	adds	r7, #20
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	20000704 	.word	0x20000704
 8007030:	20004304 	.word	0x20004304
 8007034:	2000430c 	.word	0x2000430c
 8007038:	20004314 	.word	0x20004314
 800703c:	20004310 	.word	0x20004310
 8007040:	20004320 	.word	0x20004320

08007044 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800704c:	4b28      	ldr	r3, [pc, #160]	@ (80070f0 <prvInsertBlockIntoFreeList+0xac>)
 800704e:	60fb      	str	r3, [r7, #12]
 8007050:	e002      	b.n	8007058 <prvInsertBlockIntoFreeList+0x14>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	429a      	cmp	r2, r3
 8007060:	d8f7      	bhi.n	8007052 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	4413      	add	r3, r2
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	429a      	cmp	r2, r3
 8007072:	d108      	bne.n	8007086 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	441a      	add	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	441a      	add	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	429a      	cmp	r2, r3
 8007098:	d118      	bne.n	80070cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	4b15      	ldr	r3, [pc, #84]	@ (80070f4 <prvInsertBlockIntoFreeList+0xb0>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d00d      	beq.n	80070c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	441a      	add	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	601a      	str	r2, [r3, #0]
 80070c0:	e008      	b.n	80070d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070c2:	4b0c      	ldr	r3, [pc, #48]	@ (80070f4 <prvInsertBlockIntoFreeList+0xb0>)
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	e003      	b.n	80070d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	429a      	cmp	r2, r3
 80070da:	d002      	beq.n	80070e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070e2:	bf00      	nop
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	20004304 	.word	0x20004304
 80070f4:	2000430c 	.word	0x2000430c

080070f8 <siprintf>:
 80070f8:	b40e      	push	{r1, r2, r3}
 80070fa:	b510      	push	{r4, lr}
 80070fc:	b09d      	sub	sp, #116	@ 0x74
 80070fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007100:	9002      	str	r0, [sp, #8]
 8007102:	9006      	str	r0, [sp, #24]
 8007104:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007108:	480a      	ldr	r0, [pc, #40]	@ (8007134 <siprintf+0x3c>)
 800710a:	9107      	str	r1, [sp, #28]
 800710c:	9104      	str	r1, [sp, #16]
 800710e:	490a      	ldr	r1, [pc, #40]	@ (8007138 <siprintf+0x40>)
 8007110:	f853 2b04 	ldr.w	r2, [r3], #4
 8007114:	9105      	str	r1, [sp, #20]
 8007116:	2400      	movs	r4, #0
 8007118:	a902      	add	r1, sp, #8
 800711a:	6800      	ldr	r0, [r0, #0]
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007120:	f000 fa00 	bl	8007524 <_svfiprintf_r>
 8007124:	9b02      	ldr	r3, [sp, #8]
 8007126:	701c      	strb	r4, [r3, #0]
 8007128:	b01d      	add	sp, #116	@ 0x74
 800712a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800712e:	b003      	add	sp, #12
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	20000010 	.word	0x20000010
 8007138:	ffff0208 	.word	0xffff0208

0800713c <memset>:
 800713c:	4402      	add	r2, r0
 800713e:	4603      	mov	r3, r0
 8007140:	4293      	cmp	r3, r2
 8007142:	d100      	bne.n	8007146 <memset+0xa>
 8007144:	4770      	bx	lr
 8007146:	f803 1b01 	strb.w	r1, [r3], #1
 800714a:	e7f9      	b.n	8007140 <memset+0x4>

0800714c <_reclaim_reent>:
 800714c:	4b2d      	ldr	r3, [pc, #180]	@ (8007204 <_reclaim_reent+0xb8>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4283      	cmp	r3, r0
 8007152:	b570      	push	{r4, r5, r6, lr}
 8007154:	4604      	mov	r4, r0
 8007156:	d053      	beq.n	8007200 <_reclaim_reent+0xb4>
 8007158:	69c3      	ldr	r3, [r0, #28]
 800715a:	b31b      	cbz	r3, 80071a4 <_reclaim_reent+0x58>
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	b163      	cbz	r3, 800717a <_reclaim_reent+0x2e>
 8007160:	2500      	movs	r5, #0
 8007162:	69e3      	ldr	r3, [r4, #28]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	5959      	ldr	r1, [r3, r5]
 8007168:	b9b1      	cbnz	r1, 8007198 <_reclaim_reent+0x4c>
 800716a:	3504      	adds	r5, #4
 800716c:	2d80      	cmp	r5, #128	@ 0x80
 800716e:	d1f8      	bne.n	8007162 <_reclaim_reent+0x16>
 8007170:	69e3      	ldr	r3, [r4, #28]
 8007172:	4620      	mov	r0, r4
 8007174:	68d9      	ldr	r1, [r3, #12]
 8007176:	f000 f881 	bl	800727c <_free_r>
 800717a:	69e3      	ldr	r3, [r4, #28]
 800717c:	6819      	ldr	r1, [r3, #0]
 800717e:	b111      	cbz	r1, 8007186 <_reclaim_reent+0x3a>
 8007180:	4620      	mov	r0, r4
 8007182:	f000 f87b 	bl	800727c <_free_r>
 8007186:	69e3      	ldr	r3, [r4, #28]
 8007188:	689d      	ldr	r5, [r3, #8]
 800718a:	b15d      	cbz	r5, 80071a4 <_reclaim_reent+0x58>
 800718c:	4629      	mov	r1, r5
 800718e:	4620      	mov	r0, r4
 8007190:	682d      	ldr	r5, [r5, #0]
 8007192:	f000 f873 	bl	800727c <_free_r>
 8007196:	e7f8      	b.n	800718a <_reclaim_reent+0x3e>
 8007198:	680e      	ldr	r6, [r1, #0]
 800719a:	4620      	mov	r0, r4
 800719c:	f000 f86e 	bl	800727c <_free_r>
 80071a0:	4631      	mov	r1, r6
 80071a2:	e7e1      	b.n	8007168 <_reclaim_reent+0x1c>
 80071a4:	6961      	ldr	r1, [r4, #20]
 80071a6:	b111      	cbz	r1, 80071ae <_reclaim_reent+0x62>
 80071a8:	4620      	mov	r0, r4
 80071aa:	f000 f867 	bl	800727c <_free_r>
 80071ae:	69e1      	ldr	r1, [r4, #28]
 80071b0:	b111      	cbz	r1, 80071b8 <_reclaim_reent+0x6c>
 80071b2:	4620      	mov	r0, r4
 80071b4:	f000 f862 	bl	800727c <_free_r>
 80071b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80071ba:	b111      	cbz	r1, 80071c2 <_reclaim_reent+0x76>
 80071bc:	4620      	mov	r0, r4
 80071be:	f000 f85d 	bl	800727c <_free_r>
 80071c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071c4:	b111      	cbz	r1, 80071cc <_reclaim_reent+0x80>
 80071c6:	4620      	mov	r0, r4
 80071c8:	f000 f858 	bl	800727c <_free_r>
 80071cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80071ce:	b111      	cbz	r1, 80071d6 <_reclaim_reent+0x8a>
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 f853 	bl	800727c <_free_r>
 80071d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80071d8:	b111      	cbz	r1, 80071e0 <_reclaim_reent+0x94>
 80071da:	4620      	mov	r0, r4
 80071dc:	f000 f84e 	bl	800727c <_free_r>
 80071e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80071e2:	b111      	cbz	r1, 80071ea <_reclaim_reent+0x9e>
 80071e4:	4620      	mov	r0, r4
 80071e6:	f000 f849 	bl	800727c <_free_r>
 80071ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80071ec:	b111      	cbz	r1, 80071f4 <_reclaim_reent+0xa8>
 80071ee:	4620      	mov	r0, r4
 80071f0:	f000 f844 	bl	800727c <_free_r>
 80071f4:	6a23      	ldr	r3, [r4, #32]
 80071f6:	b11b      	cbz	r3, 8007200 <_reclaim_reent+0xb4>
 80071f8:	4620      	mov	r0, r4
 80071fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071fe:	4718      	bx	r3
 8007200:	bd70      	pop	{r4, r5, r6, pc}
 8007202:	bf00      	nop
 8007204:	20000010 	.word	0x20000010

08007208 <__errno>:
 8007208:	4b01      	ldr	r3, [pc, #4]	@ (8007210 <__errno+0x8>)
 800720a:	6818      	ldr	r0, [r3, #0]
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	20000010 	.word	0x20000010

08007214 <__libc_init_array>:
 8007214:	b570      	push	{r4, r5, r6, lr}
 8007216:	4d0d      	ldr	r5, [pc, #52]	@ (800724c <__libc_init_array+0x38>)
 8007218:	4c0d      	ldr	r4, [pc, #52]	@ (8007250 <__libc_init_array+0x3c>)
 800721a:	1b64      	subs	r4, r4, r5
 800721c:	10a4      	asrs	r4, r4, #2
 800721e:	2600      	movs	r6, #0
 8007220:	42a6      	cmp	r6, r4
 8007222:	d109      	bne.n	8007238 <__libc_init_array+0x24>
 8007224:	4d0b      	ldr	r5, [pc, #44]	@ (8007254 <__libc_init_array+0x40>)
 8007226:	4c0c      	ldr	r4, [pc, #48]	@ (8007258 <__libc_init_array+0x44>)
 8007228:	f000 fc64 	bl	8007af4 <_init>
 800722c:	1b64      	subs	r4, r4, r5
 800722e:	10a4      	asrs	r4, r4, #2
 8007230:	2600      	movs	r6, #0
 8007232:	42a6      	cmp	r6, r4
 8007234:	d105      	bne.n	8007242 <__libc_init_array+0x2e>
 8007236:	bd70      	pop	{r4, r5, r6, pc}
 8007238:	f855 3b04 	ldr.w	r3, [r5], #4
 800723c:	4798      	blx	r3
 800723e:	3601      	adds	r6, #1
 8007240:	e7ee      	b.n	8007220 <__libc_init_array+0xc>
 8007242:	f855 3b04 	ldr.w	r3, [r5], #4
 8007246:	4798      	blx	r3
 8007248:	3601      	adds	r6, #1
 800724a:	e7f2      	b.n	8007232 <__libc_init_array+0x1e>
 800724c:	08007c54 	.word	0x08007c54
 8007250:	08007c54 	.word	0x08007c54
 8007254:	08007c54 	.word	0x08007c54
 8007258:	08007c58 	.word	0x08007c58

0800725c <__retarget_lock_acquire_recursive>:
 800725c:	4770      	bx	lr

0800725e <__retarget_lock_release_recursive>:
 800725e:	4770      	bx	lr

08007260 <memcpy>:
 8007260:	440a      	add	r2, r1
 8007262:	4291      	cmp	r1, r2
 8007264:	f100 33ff 	add.w	r3, r0, #4294967295
 8007268:	d100      	bne.n	800726c <memcpy+0xc>
 800726a:	4770      	bx	lr
 800726c:	b510      	push	{r4, lr}
 800726e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007272:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007276:	4291      	cmp	r1, r2
 8007278:	d1f9      	bne.n	800726e <memcpy+0xe>
 800727a:	bd10      	pop	{r4, pc}

0800727c <_free_r>:
 800727c:	b538      	push	{r3, r4, r5, lr}
 800727e:	4605      	mov	r5, r0
 8007280:	2900      	cmp	r1, #0
 8007282:	d041      	beq.n	8007308 <_free_r+0x8c>
 8007284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007288:	1f0c      	subs	r4, r1, #4
 800728a:	2b00      	cmp	r3, #0
 800728c:	bfb8      	it	lt
 800728e:	18e4      	addlt	r4, r4, r3
 8007290:	f000 f8e0 	bl	8007454 <__malloc_lock>
 8007294:	4a1d      	ldr	r2, [pc, #116]	@ (800730c <_free_r+0x90>)
 8007296:	6813      	ldr	r3, [r2, #0]
 8007298:	b933      	cbnz	r3, 80072a8 <_free_r+0x2c>
 800729a:	6063      	str	r3, [r4, #4]
 800729c:	6014      	str	r4, [r2, #0]
 800729e:	4628      	mov	r0, r5
 80072a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072a4:	f000 b8dc 	b.w	8007460 <__malloc_unlock>
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	d908      	bls.n	80072be <_free_r+0x42>
 80072ac:	6820      	ldr	r0, [r4, #0]
 80072ae:	1821      	adds	r1, r4, r0
 80072b0:	428b      	cmp	r3, r1
 80072b2:	bf01      	itttt	eq
 80072b4:	6819      	ldreq	r1, [r3, #0]
 80072b6:	685b      	ldreq	r3, [r3, #4]
 80072b8:	1809      	addeq	r1, r1, r0
 80072ba:	6021      	streq	r1, [r4, #0]
 80072bc:	e7ed      	b.n	800729a <_free_r+0x1e>
 80072be:	461a      	mov	r2, r3
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	b10b      	cbz	r3, 80072c8 <_free_r+0x4c>
 80072c4:	42a3      	cmp	r3, r4
 80072c6:	d9fa      	bls.n	80072be <_free_r+0x42>
 80072c8:	6811      	ldr	r1, [r2, #0]
 80072ca:	1850      	adds	r0, r2, r1
 80072cc:	42a0      	cmp	r0, r4
 80072ce:	d10b      	bne.n	80072e8 <_free_r+0x6c>
 80072d0:	6820      	ldr	r0, [r4, #0]
 80072d2:	4401      	add	r1, r0
 80072d4:	1850      	adds	r0, r2, r1
 80072d6:	4283      	cmp	r3, r0
 80072d8:	6011      	str	r1, [r2, #0]
 80072da:	d1e0      	bne.n	800729e <_free_r+0x22>
 80072dc:	6818      	ldr	r0, [r3, #0]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	6053      	str	r3, [r2, #4]
 80072e2:	4408      	add	r0, r1
 80072e4:	6010      	str	r0, [r2, #0]
 80072e6:	e7da      	b.n	800729e <_free_r+0x22>
 80072e8:	d902      	bls.n	80072f0 <_free_r+0x74>
 80072ea:	230c      	movs	r3, #12
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	e7d6      	b.n	800729e <_free_r+0x22>
 80072f0:	6820      	ldr	r0, [r4, #0]
 80072f2:	1821      	adds	r1, r4, r0
 80072f4:	428b      	cmp	r3, r1
 80072f6:	bf04      	itt	eq
 80072f8:	6819      	ldreq	r1, [r3, #0]
 80072fa:	685b      	ldreq	r3, [r3, #4]
 80072fc:	6063      	str	r3, [r4, #4]
 80072fe:	bf04      	itt	eq
 8007300:	1809      	addeq	r1, r1, r0
 8007302:	6021      	streq	r1, [r4, #0]
 8007304:	6054      	str	r4, [r2, #4]
 8007306:	e7ca      	b.n	800729e <_free_r+0x22>
 8007308:	bd38      	pop	{r3, r4, r5, pc}
 800730a:	bf00      	nop
 800730c:	20004468 	.word	0x20004468

08007310 <sbrk_aligned>:
 8007310:	b570      	push	{r4, r5, r6, lr}
 8007312:	4e0f      	ldr	r6, [pc, #60]	@ (8007350 <sbrk_aligned+0x40>)
 8007314:	460c      	mov	r4, r1
 8007316:	6831      	ldr	r1, [r6, #0]
 8007318:	4605      	mov	r5, r0
 800731a:	b911      	cbnz	r1, 8007322 <sbrk_aligned+0x12>
 800731c:	f000 fba4 	bl	8007a68 <_sbrk_r>
 8007320:	6030      	str	r0, [r6, #0]
 8007322:	4621      	mov	r1, r4
 8007324:	4628      	mov	r0, r5
 8007326:	f000 fb9f 	bl	8007a68 <_sbrk_r>
 800732a:	1c43      	adds	r3, r0, #1
 800732c:	d103      	bne.n	8007336 <sbrk_aligned+0x26>
 800732e:	f04f 34ff 	mov.w	r4, #4294967295
 8007332:	4620      	mov	r0, r4
 8007334:	bd70      	pop	{r4, r5, r6, pc}
 8007336:	1cc4      	adds	r4, r0, #3
 8007338:	f024 0403 	bic.w	r4, r4, #3
 800733c:	42a0      	cmp	r0, r4
 800733e:	d0f8      	beq.n	8007332 <sbrk_aligned+0x22>
 8007340:	1a21      	subs	r1, r4, r0
 8007342:	4628      	mov	r0, r5
 8007344:	f000 fb90 	bl	8007a68 <_sbrk_r>
 8007348:	3001      	adds	r0, #1
 800734a:	d1f2      	bne.n	8007332 <sbrk_aligned+0x22>
 800734c:	e7ef      	b.n	800732e <sbrk_aligned+0x1e>
 800734e:	bf00      	nop
 8007350:	20004464 	.word	0x20004464

08007354 <_malloc_r>:
 8007354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007358:	1ccd      	adds	r5, r1, #3
 800735a:	f025 0503 	bic.w	r5, r5, #3
 800735e:	3508      	adds	r5, #8
 8007360:	2d0c      	cmp	r5, #12
 8007362:	bf38      	it	cc
 8007364:	250c      	movcc	r5, #12
 8007366:	2d00      	cmp	r5, #0
 8007368:	4606      	mov	r6, r0
 800736a:	db01      	blt.n	8007370 <_malloc_r+0x1c>
 800736c:	42a9      	cmp	r1, r5
 800736e:	d904      	bls.n	800737a <_malloc_r+0x26>
 8007370:	230c      	movs	r3, #12
 8007372:	6033      	str	r3, [r6, #0]
 8007374:	2000      	movs	r0, #0
 8007376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800737a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007450 <_malloc_r+0xfc>
 800737e:	f000 f869 	bl	8007454 <__malloc_lock>
 8007382:	f8d8 3000 	ldr.w	r3, [r8]
 8007386:	461c      	mov	r4, r3
 8007388:	bb44      	cbnz	r4, 80073dc <_malloc_r+0x88>
 800738a:	4629      	mov	r1, r5
 800738c:	4630      	mov	r0, r6
 800738e:	f7ff ffbf 	bl	8007310 <sbrk_aligned>
 8007392:	1c43      	adds	r3, r0, #1
 8007394:	4604      	mov	r4, r0
 8007396:	d158      	bne.n	800744a <_malloc_r+0xf6>
 8007398:	f8d8 4000 	ldr.w	r4, [r8]
 800739c:	4627      	mov	r7, r4
 800739e:	2f00      	cmp	r7, #0
 80073a0:	d143      	bne.n	800742a <_malloc_r+0xd6>
 80073a2:	2c00      	cmp	r4, #0
 80073a4:	d04b      	beq.n	800743e <_malloc_r+0xea>
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	4639      	mov	r1, r7
 80073aa:	4630      	mov	r0, r6
 80073ac:	eb04 0903 	add.w	r9, r4, r3
 80073b0:	f000 fb5a 	bl	8007a68 <_sbrk_r>
 80073b4:	4581      	cmp	r9, r0
 80073b6:	d142      	bne.n	800743e <_malloc_r+0xea>
 80073b8:	6821      	ldr	r1, [r4, #0]
 80073ba:	1a6d      	subs	r5, r5, r1
 80073bc:	4629      	mov	r1, r5
 80073be:	4630      	mov	r0, r6
 80073c0:	f7ff ffa6 	bl	8007310 <sbrk_aligned>
 80073c4:	3001      	adds	r0, #1
 80073c6:	d03a      	beq.n	800743e <_malloc_r+0xea>
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	442b      	add	r3, r5
 80073cc:	6023      	str	r3, [r4, #0]
 80073ce:	f8d8 3000 	ldr.w	r3, [r8]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	bb62      	cbnz	r2, 8007430 <_malloc_r+0xdc>
 80073d6:	f8c8 7000 	str.w	r7, [r8]
 80073da:	e00f      	b.n	80073fc <_malloc_r+0xa8>
 80073dc:	6822      	ldr	r2, [r4, #0]
 80073de:	1b52      	subs	r2, r2, r5
 80073e0:	d420      	bmi.n	8007424 <_malloc_r+0xd0>
 80073e2:	2a0b      	cmp	r2, #11
 80073e4:	d917      	bls.n	8007416 <_malloc_r+0xc2>
 80073e6:	1961      	adds	r1, r4, r5
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	6025      	str	r5, [r4, #0]
 80073ec:	bf18      	it	ne
 80073ee:	6059      	strne	r1, [r3, #4]
 80073f0:	6863      	ldr	r3, [r4, #4]
 80073f2:	bf08      	it	eq
 80073f4:	f8c8 1000 	streq.w	r1, [r8]
 80073f8:	5162      	str	r2, [r4, r5]
 80073fa:	604b      	str	r3, [r1, #4]
 80073fc:	4630      	mov	r0, r6
 80073fe:	f000 f82f 	bl	8007460 <__malloc_unlock>
 8007402:	f104 000b 	add.w	r0, r4, #11
 8007406:	1d23      	adds	r3, r4, #4
 8007408:	f020 0007 	bic.w	r0, r0, #7
 800740c:	1ac2      	subs	r2, r0, r3
 800740e:	bf1c      	itt	ne
 8007410:	1a1b      	subne	r3, r3, r0
 8007412:	50a3      	strne	r3, [r4, r2]
 8007414:	e7af      	b.n	8007376 <_malloc_r+0x22>
 8007416:	6862      	ldr	r2, [r4, #4]
 8007418:	42a3      	cmp	r3, r4
 800741a:	bf0c      	ite	eq
 800741c:	f8c8 2000 	streq.w	r2, [r8]
 8007420:	605a      	strne	r2, [r3, #4]
 8007422:	e7eb      	b.n	80073fc <_malloc_r+0xa8>
 8007424:	4623      	mov	r3, r4
 8007426:	6864      	ldr	r4, [r4, #4]
 8007428:	e7ae      	b.n	8007388 <_malloc_r+0x34>
 800742a:	463c      	mov	r4, r7
 800742c:	687f      	ldr	r7, [r7, #4]
 800742e:	e7b6      	b.n	800739e <_malloc_r+0x4a>
 8007430:	461a      	mov	r2, r3
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	42a3      	cmp	r3, r4
 8007436:	d1fb      	bne.n	8007430 <_malloc_r+0xdc>
 8007438:	2300      	movs	r3, #0
 800743a:	6053      	str	r3, [r2, #4]
 800743c:	e7de      	b.n	80073fc <_malloc_r+0xa8>
 800743e:	230c      	movs	r3, #12
 8007440:	6033      	str	r3, [r6, #0]
 8007442:	4630      	mov	r0, r6
 8007444:	f000 f80c 	bl	8007460 <__malloc_unlock>
 8007448:	e794      	b.n	8007374 <_malloc_r+0x20>
 800744a:	6005      	str	r5, [r0, #0]
 800744c:	e7d6      	b.n	80073fc <_malloc_r+0xa8>
 800744e:	bf00      	nop
 8007450:	20004468 	.word	0x20004468

08007454 <__malloc_lock>:
 8007454:	4801      	ldr	r0, [pc, #4]	@ (800745c <__malloc_lock+0x8>)
 8007456:	f7ff bf01 	b.w	800725c <__retarget_lock_acquire_recursive>
 800745a:	bf00      	nop
 800745c:	20004460 	.word	0x20004460

08007460 <__malloc_unlock>:
 8007460:	4801      	ldr	r0, [pc, #4]	@ (8007468 <__malloc_unlock+0x8>)
 8007462:	f7ff befc 	b.w	800725e <__retarget_lock_release_recursive>
 8007466:	bf00      	nop
 8007468:	20004460 	.word	0x20004460

0800746c <__ssputs_r>:
 800746c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007470:	688e      	ldr	r6, [r1, #8]
 8007472:	461f      	mov	r7, r3
 8007474:	42be      	cmp	r6, r7
 8007476:	680b      	ldr	r3, [r1, #0]
 8007478:	4682      	mov	sl, r0
 800747a:	460c      	mov	r4, r1
 800747c:	4690      	mov	r8, r2
 800747e:	d82d      	bhi.n	80074dc <__ssputs_r+0x70>
 8007480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007484:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007488:	d026      	beq.n	80074d8 <__ssputs_r+0x6c>
 800748a:	6965      	ldr	r5, [r4, #20]
 800748c:	6909      	ldr	r1, [r1, #16]
 800748e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007492:	eba3 0901 	sub.w	r9, r3, r1
 8007496:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800749a:	1c7b      	adds	r3, r7, #1
 800749c:	444b      	add	r3, r9
 800749e:	106d      	asrs	r5, r5, #1
 80074a0:	429d      	cmp	r5, r3
 80074a2:	bf38      	it	cc
 80074a4:	461d      	movcc	r5, r3
 80074a6:	0553      	lsls	r3, r2, #21
 80074a8:	d527      	bpl.n	80074fa <__ssputs_r+0x8e>
 80074aa:	4629      	mov	r1, r5
 80074ac:	f7ff ff52 	bl	8007354 <_malloc_r>
 80074b0:	4606      	mov	r6, r0
 80074b2:	b360      	cbz	r0, 800750e <__ssputs_r+0xa2>
 80074b4:	6921      	ldr	r1, [r4, #16]
 80074b6:	464a      	mov	r2, r9
 80074b8:	f7ff fed2 	bl	8007260 <memcpy>
 80074bc:	89a3      	ldrh	r3, [r4, #12]
 80074be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c6:	81a3      	strh	r3, [r4, #12]
 80074c8:	6126      	str	r6, [r4, #16]
 80074ca:	6165      	str	r5, [r4, #20]
 80074cc:	444e      	add	r6, r9
 80074ce:	eba5 0509 	sub.w	r5, r5, r9
 80074d2:	6026      	str	r6, [r4, #0]
 80074d4:	60a5      	str	r5, [r4, #8]
 80074d6:	463e      	mov	r6, r7
 80074d8:	42be      	cmp	r6, r7
 80074da:	d900      	bls.n	80074de <__ssputs_r+0x72>
 80074dc:	463e      	mov	r6, r7
 80074de:	6820      	ldr	r0, [r4, #0]
 80074e0:	4632      	mov	r2, r6
 80074e2:	4641      	mov	r1, r8
 80074e4:	f000 faa6 	bl	8007a34 <memmove>
 80074e8:	68a3      	ldr	r3, [r4, #8]
 80074ea:	1b9b      	subs	r3, r3, r6
 80074ec:	60a3      	str	r3, [r4, #8]
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	4433      	add	r3, r6
 80074f2:	6023      	str	r3, [r4, #0]
 80074f4:	2000      	movs	r0, #0
 80074f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fa:	462a      	mov	r2, r5
 80074fc:	f000 fac4 	bl	8007a88 <_realloc_r>
 8007500:	4606      	mov	r6, r0
 8007502:	2800      	cmp	r0, #0
 8007504:	d1e0      	bne.n	80074c8 <__ssputs_r+0x5c>
 8007506:	6921      	ldr	r1, [r4, #16]
 8007508:	4650      	mov	r0, sl
 800750a:	f7ff feb7 	bl	800727c <_free_r>
 800750e:	230c      	movs	r3, #12
 8007510:	f8ca 3000 	str.w	r3, [sl]
 8007514:	89a3      	ldrh	r3, [r4, #12]
 8007516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	f04f 30ff 	mov.w	r0, #4294967295
 8007520:	e7e9      	b.n	80074f6 <__ssputs_r+0x8a>
	...

08007524 <_svfiprintf_r>:
 8007524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007528:	4698      	mov	r8, r3
 800752a:	898b      	ldrh	r3, [r1, #12]
 800752c:	061b      	lsls	r3, r3, #24
 800752e:	b09d      	sub	sp, #116	@ 0x74
 8007530:	4607      	mov	r7, r0
 8007532:	460d      	mov	r5, r1
 8007534:	4614      	mov	r4, r2
 8007536:	d510      	bpl.n	800755a <_svfiprintf_r+0x36>
 8007538:	690b      	ldr	r3, [r1, #16]
 800753a:	b973      	cbnz	r3, 800755a <_svfiprintf_r+0x36>
 800753c:	2140      	movs	r1, #64	@ 0x40
 800753e:	f7ff ff09 	bl	8007354 <_malloc_r>
 8007542:	6028      	str	r0, [r5, #0]
 8007544:	6128      	str	r0, [r5, #16]
 8007546:	b930      	cbnz	r0, 8007556 <_svfiprintf_r+0x32>
 8007548:	230c      	movs	r3, #12
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	f04f 30ff 	mov.w	r0, #4294967295
 8007550:	b01d      	add	sp, #116	@ 0x74
 8007552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007556:	2340      	movs	r3, #64	@ 0x40
 8007558:	616b      	str	r3, [r5, #20]
 800755a:	2300      	movs	r3, #0
 800755c:	9309      	str	r3, [sp, #36]	@ 0x24
 800755e:	2320      	movs	r3, #32
 8007560:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007564:	f8cd 800c 	str.w	r8, [sp, #12]
 8007568:	2330      	movs	r3, #48	@ 0x30
 800756a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007708 <_svfiprintf_r+0x1e4>
 800756e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007572:	f04f 0901 	mov.w	r9, #1
 8007576:	4623      	mov	r3, r4
 8007578:	469a      	mov	sl, r3
 800757a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800757e:	b10a      	cbz	r2, 8007584 <_svfiprintf_r+0x60>
 8007580:	2a25      	cmp	r2, #37	@ 0x25
 8007582:	d1f9      	bne.n	8007578 <_svfiprintf_r+0x54>
 8007584:	ebba 0b04 	subs.w	fp, sl, r4
 8007588:	d00b      	beq.n	80075a2 <_svfiprintf_r+0x7e>
 800758a:	465b      	mov	r3, fp
 800758c:	4622      	mov	r2, r4
 800758e:	4629      	mov	r1, r5
 8007590:	4638      	mov	r0, r7
 8007592:	f7ff ff6b 	bl	800746c <__ssputs_r>
 8007596:	3001      	adds	r0, #1
 8007598:	f000 80a7 	beq.w	80076ea <_svfiprintf_r+0x1c6>
 800759c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800759e:	445a      	add	r2, fp
 80075a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80075a2:	f89a 3000 	ldrb.w	r3, [sl]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f000 809f 	beq.w	80076ea <_svfiprintf_r+0x1c6>
 80075ac:	2300      	movs	r3, #0
 80075ae:	f04f 32ff 	mov.w	r2, #4294967295
 80075b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075b6:	f10a 0a01 	add.w	sl, sl, #1
 80075ba:	9304      	str	r3, [sp, #16]
 80075bc:	9307      	str	r3, [sp, #28]
 80075be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80075c4:	4654      	mov	r4, sl
 80075c6:	2205      	movs	r2, #5
 80075c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075cc:	484e      	ldr	r0, [pc, #312]	@ (8007708 <_svfiprintf_r+0x1e4>)
 80075ce:	f7f8 fe07 	bl	80001e0 <memchr>
 80075d2:	9a04      	ldr	r2, [sp, #16]
 80075d4:	b9d8      	cbnz	r0, 800760e <_svfiprintf_r+0xea>
 80075d6:	06d0      	lsls	r0, r2, #27
 80075d8:	bf44      	itt	mi
 80075da:	2320      	movmi	r3, #32
 80075dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075e0:	0711      	lsls	r1, r2, #28
 80075e2:	bf44      	itt	mi
 80075e4:	232b      	movmi	r3, #43	@ 0x2b
 80075e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075ea:	f89a 3000 	ldrb.w	r3, [sl]
 80075ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80075f0:	d015      	beq.n	800761e <_svfiprintf_r+0xfa>
 80075f2:	9a07      	ldr	r2, [sp, #28]
 80075f4:	4654      	mov	r4, sl
 80075f6:	2000      	movs	r0, #0
 80075f8:	f04f 0c0a 	mov.w	ip, #10
 80075fc:	4621      	mov	r1, r4
 80075fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007602:	3b30      	subs	r3, #48	@ 0x30
 8007604:	2b09      	cmp	r3, #9
 8007606:	d94b      	bls.n	80076a0 <_svfiprintf_r+0x17c>
 8007608:	b1b0      	cbz	r0, 8007638 <_svfiprintf_r+0x114>
 800760a:	9207      	str	r2, [sp, #28]
 800760c:	e014      	b.n	8007638 <_svfiprintf_r+0x114>
 800760e:	eba0 0308 	sub.w	r3, r0, r8
 8007612:	fa09 f303 	lsl.w	r3, r9, r3
 8007616:	4313      	orrs	r3, r2
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	46a2      	mov	sl, r4
 800761c:	e7d2      	b.n	80075c4 <_svfiprintf_r+0xa0>
 800761e:	9b03      	ldr	r3, [sp, #12]
 8007620:	1d19      	adds	r1, r3, #4
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	9103      	str	r1, [sp, #12]
 8007626:	2b00      	cmp	r3, #0
 8007628:	bfbb      	ittet	lt
 800762a:	425b      	neglt	r3, r3
 800762c:	f042 0202 	orrlt.w	r2, r2, #2
 8007630:	9307      	strge	r3, [sp, #28]
 8007632:	9307      	strlt	r3, [sp, #28]
 8007634:	bfb8      	it	lt
 8007636:	9204      	strlt	r2, [sp, #16]
 8007638:	7823      	ldrb	r3, [r4, #0]
 800763a:	2b2e      	cmp	r3, #46	@ 0x2e
 800763c:	d10a      	bne.n	8007654 <_svfiprintf_r+0x130>
 800763e:	7863      	ldrb	r3, [r4, #1]
 8007640:	2b2a      	cmp	r3, #42	@ 0x2a
 8007642:	d132      	bne.n	80076aa <_svfiprintf_r+0x186>
 8007644:	9b03      	ldr	r3, [sp, #12]
 8007646:	1d1a      	adds	r2, r3, #4
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	9203      	str	r2, [sp, #12]
 800764c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007650:	3402      	adds	r4, #2
 8007652:	9305      	str	r3, [sp, #20]
 8007654:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007718 <_svfiprintf_r+0x1f4>
 8007658:	7821      	ldrb	r1, [r4, #0]
 800765a:	2203      	movs	r2, #3
 800765c:	4650      	mov	r0, sl
 800765e:	f7f8 fdbf 	bl	80001e0 <memchr>
 8007662:	b138      	cbz	r0, 8007674 <_svfiprintf_r+0x150>
 8007664:	9b04      	ldr	r3, [sp, #16]
 8007666:	eba0 000a 	sub.w	r0, r0, sl
 800766a:	2240      	movs	r2, #64	@ 0x40
 800766c:	4082      	lsls	r2, r0
 800766e:	4313      	orrs	r3, r2
 8007670:	3401      	adds	r4, #1
 8007672:	9304      	str	r3, [sp, #16]
 8007674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007678:	4824      	ldr	r0, [pc, #144]	@ (800770c <_svfiprintf_r+0x1e8>)
 800767a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800767e:	2206      	movs	r2, #6
 8007680:	f7f8 fdae 	bl	80001e0 <memchr>
 8007684:	2800      	cmp	r0, #0
 8007686:	d036      	beq.n	80076f6 <_svfiprintf_r+0x1d2>
 8007688:	4b21      	ldr	r3, [pc, #132]	@ (8007710 <_svfiprintf_r+0x1ec>)
 800768a:	bb1b      	cbnz	r3, 80076d4 <_svfiprintf_r+0x1b0>
 800768c:	9b03      	ldr	r3, [sp, #12]
 800768e:	3307      	adds	r3, #7
 8007690:	f023 0307 	bic.w	r3, r3, #7
 8007694:	3308      	adds	r3, #8
 8007696:	9303      	str	r3, [sp, #12]
 8007698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800769a:	4433      	add	r3, r6
 800769c:	9309      	str	r3, [sp, #36]	@ 0x24
 800769e:	e76a      	b.n	8007576 <_svfiprintf_r+0x52>
 80076a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076a4:	460c      	mov	r4, r1
 80076a6:	2001      	movs	r0, #1
 80076a8:	e7a8      	b.n	80075fc <_svfiprintf_r+0xd8>
 80076aa:	2300      	movs	r3, #0
 80076ac:	3401      	adds	r4, #1
 80076ae:	9305      	str	r3, [sp, #20]
 80076b0:	4619      	mov	r1, r3
 80076b2:	f04f 0c0a 	mov.w	ip, #10
 80076b6:	4620      	mov	r0, r4
 80076b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076bc:	3a30      	subs	r2, #48	@ 0x30
 80076be:	2a09      	cmp	r2, #9
 80076c0:	d903      	bls.n	80076ca <_svfiprintf_r+0x1a6>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0c6      	beq.n	8007654 <_svfiprintf_r+0x130>
 80076c6:	9105      	str	r1, [sp, #20]
 80076c8:	e7c4      	b.n	8007654 <_svfiprintf_r+0x130>
 80076ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80076ce:	4604      	mov	r4, r0
 80076d0:	2301      	movs	r3, #1
 80076d2:	e7f0      	b.n	80076b6 <_svfiprintf_r+0x192>
 80076d4:	ab03      	add	r3, sp, #12
 80076d6:	9300      	str	r3, [sp, #0]
 80076d8:	462a      	mov	r2, r5
 80076da:	4b0e      	ldr	r3, [pc, #56]	@ (8007714 <_svfiprintf_r+0x1f0>)
 80076dc:	a904      	add	r1, sp, #16
 80076de:	4638      	mov	r0, r7
 80076e0:	f3af 8000 	nop.w
 80076e4:	1c42      	adds	r2, r0, #1
 80076e6:	4606      	mov	r6, r0
 80076e8:	d1d6      	bne.n	8007698 <_svfiprintf_r+0x174>
 80076ea:	89ab      	ldrh	r3, [r5, #12]
 80076ec:	065b      	lsls	r3, r3, #25
 80076ee:	f53f af2d 	bmi.w	800754c <_svfiprintf_r+0x28>
 80076f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076f4:	e72c      	b.n	8007550 <_svfiprintf_r+0x2c>
 80076f6:	ab03      	add	r3, sp, #12
 80076f8:	9300      	str	r3, [sp, #0]
 80076fa:	462a      	mov	r2, r5
 80076fc:	4b05      	ldr	r3, [pc, #20]	@ (8007714 <_svfiprintf_r+0x1f0>)
 80076fe:	a904      	add	r1, sp, #16
 8007700:	4638      	mov	r0, r7
 8007702:	f000 f879 	bl	80077f8 <_printf_i>
 8007706:	e7ed      	b.n	80076e4 <_svfiprintf_r+0x1c0>
 8007708:	08007c18 	.word	0x08007c18
 800770c:	08007c22 	.word	0x08007c22
 8007710:	00000000 	.word	0x00000000
 8007714:	0800746d 	.word	0x0800746d
 8007718:	08007c1e 	.word	0x08007c1e

0800771c <_printf_common>:
 800771c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007720:	4616      	mov	r6, r2
 8007722:	4698      	mov	r8, r3
 8007724:	688a      	ldr	r2, [r1, #8]
 8007726:	690b      	ldr	r3, [r1, #16]
 8007728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800772c:	4293      	cmp	r3, r2
 800772e:	bfb8      	it	lt
 8007730:	4613      	movlt	r3, r2
 8007732:	6033      	str	r3, [r6, #0]
 8007734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007738:	4607      	mov	r7, r0
 800773a:	460c      	mov	r4, r1
 800773c:	b10a      	cbz	r2, 8007742 <_printf_common+0x26>
 800773e:	3301      	adds	r3, #1
 8007740:	6033      	str	r3, [r6, #0]
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	0699      	lsls	r1, r3, #26
 8007746:	bf42      	ittt	mi
 8007748:	6833      	ldrmi	r3, [r6, #0]
 800774a:	3302      	addmi	r3, #2
 800774c:	6033      	strmi	r3, [r6, #0]
 800774e:	6825      	ldr	r5, [r4, #0]
 8007750:	f015 0506 	ands.w	r5, r5, #6
 8007754:	d106      	bne.n	8007764 <_printf_common+0x48>
 8007756:	f104 0a19 	add.w	sl, r4, #25
 800775a:	68e3      	ldr	r3, [r4, #12]
 800775c:	6832      	ldr	r2, [r6, #0]
 800775e:	1a9b      	subs	r3, r3, r2
 8007760:	42ab      	cmp	r3, r5
 8007762:	dc26      	bgt.n	80077b2 <_printf_common+0x96>
 8007764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007768:	6822      	ldr	r2, [r4, #0]
 800776a:	3b00      	subs	r3, #0
 800776c:	bf18      	it	ne
 800776e:	2301      	movne	r3, #1
 8007770:	0692      	lsls	r2, r2, #26
 8007772:	d42b      	bmi.n	80077cc <_printf_common+0xb0>
 8007774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007778:	4641      	mov	r1, r8
 800777a:	4638      	mov	r0, r7
 800777c:	47c8      	blx	r9
 800777e:	3001      	adds	r0, #1
 8007780:	d01e      	beq.n	80077c0 <_printf_common+0xa4>
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	6922      	ldr	r2, [r4, #16]
 8007786:	f003 0306 	and.w	r3, r3, #6
 800778a:	2b04      	cmp	r3, #4
 800778c:	bf02      	ittt	eq
 800778e:	68e5      	ldreq	r5, [r4, #12]
 8007790:	6833      	ldreq	r3, [r6, #0]
 8007792:	1aed      	subeq	r5, r5, r3
 8007794:	68a3      	ldr	r3, [r4, #8]
 8007796:	bf0c      	ite	eq
 8007798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800779c:	2500      	movne	r5, #0
 800779e:	4293      	cmp	r3, r2
 80077a0:	bfc4      	itt	gt
 80077a2:	1a9b      	subgt	r3, r3, r2
 80077a4:	18ed      	addgt	r5, r5, r3
 80077a6:	2600      	movs	r6, #0
 80077a8:	341a      	adds	r4, #26
 80077aa:	42b5      	cmp	r5, r6
 80077ac:	d11a      	bne.n	80077e4 <_printf_common+0xc8>
 80077ae:	2000      	movs	r0, #0
 80077b0:	e008      	b.n	80077c4 <_printf_common+0xa8>
 80077b2:	2301      	movs	r3, #1
 80077b4:	4652      	mov	r2, sl
 80077b6:	4641      	mov	r1, r8
 80077b8:	4638      	mov	r0, r7
 80077ba:	47c8      	blx	r9
 80077bc:	3001      	adds	r0, #1
 80077be:	d103      	bne.n	80077c8 <_printf_common+0xac>
 80077c0:	f04f 30ff 	mov.w	r0, #4294967295
 80077c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c8:	3501      	adds	r5, #1
 80077ca:	e7c6      	b.n	800775a <_printf_common+0x3e>
 80077cc:	18e1      	adds	r1, r4, r3
 80077ce:	1c5a      	adds	r2, r3, #1
 80077d0:	2030      	movs	r0, #48	@ 0x30
 80077d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077d6:	4422      	add	r2, r4
 80077d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077e0:	3302      	adds	r3, #2
 80077e2:	e7c7      	b.n	8007774 <_printf_common+0x58>
 80077e4:	2301      	movs	r3, #1
 80077e6:	4622      	mov	r2, r4
 80077e8:	4641      	mov	r1, r8
 80077ea:	4638      	mov	r0, r7
 80077ec:	47c8      	blx	r9
 80077ee:	3001      	adds	r0, #1
 80077f0:	d0e6      	beq.n	80077c0 <_printf_common+0xa4>
 80077f2:	3601      	adds	r6, #1
 80077f4:	e7d9      	b.n	80077aa <_printf_common+0x8e>
	...

080077f8 <_printf_i>:
 80077f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077fc:	7e0f      	ldrb	r7, [r1, #24]
 80077fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007800:	2f78      	cmp	r7, #120	@ 0x78
 8007802:	4691      	mov	r9, r2
 8007804:	4680      	mov	r8, r0
 8007806:	460c      	mov	r4, r1
 8007808:	469a      	mov	sl, r3
 800780a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800780e:	d807      	bhi.n	8007820 <_printf_i+0x28>
 8007810:	2f62      	cmp	r7, #98	@ 0x62
 8007812:	d80a      	bhi.n	800782a <_printf_i+0x32>
 8007814:	2f00      	cmp	r7, #0
 8007816:	f000 80d1 	beq.w	80079bc <_printf_i+0x1c4>
 800781a:	2f58      	cmp	r7, #88	@ 0x58
 800781c:	f000 80b8 	beq.w	8007990 <_printf_i+0x198>
 8007820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007828:	e03a      	b.n	80078a0 <_printf_i+0xa8>
 800782a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800782e:	2b15      	cmp	r3, #21
 8007830:	d8f6      	bhi.n	8007820 <_printf_i+0x28>
 8007832:	a101      	add	r1, pc, #4	@ (adr r1, 8007838 <_printf_i+0x40>)
 8007834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007838:	08007891 	.word	0x08007891
 800783c:	080078a5 	.word	0x080078a5
 8007840:	08007821 	.word	0x08007821
 8007844:	08007821 	.word	0x08007821
 8007848:	08007821 	.word	0x08007821
 800784c:	08007821 	.word	0x08007821
 8007850:	080078a5 	.word	0x080078a5
 8007854:	08007821 	.word	0x08007821
 8007858:	08007821 	.word	0x08007821
 800785c:	08007821 	.word	0x08007821
 8007860:	08007821 	.word	0x08007821
 8007864:	080079a3 	.word	0x080079a3
 8007868:	080078cf 	.word	0x080078cf
 800786c:	0800795d 	.word	0x0800795d
 8007870:	08007821 	.word	0x08007821
 8007874:	08007821 	.word	0x08007821
 8007878:	080079c5 	.word	0x080079c5
 800787c:	08007821 	.word	0x08007821
 8007880:	080078cf 	.word	0x080078cf
 8007884:	08007821 	.word	0x08007821
 8007888:	08007821 	.word	0x08007821
 800788c:	08007965 	.word	0x08007965
 8007890:	6833      	ldr	r3, [r6, #0]
 8007892:	1d1a      	adds	r2, r3, #4
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6032      	str	r2, [r6, #0]
 8007898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800789c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078a0:	2301      	movs	r3, #1
 80078a2:	e09c      	b.n	80079de <_printf_i+0x1e6>
 80078a4:	6833      	ldr	r3, [r6, #0]
 80078a6:	6820      	ldr	r0, [r4, #0]
 80078a8:	1d19      	adds	r1, r3, #4
 80078aa:	6031      	str	r1, [r6, #0]
 80078ac:	0606      	lsls	r6, r0, #24
 80078ae:	d501      	bpl.n	80078b4 <_printf_i+0xbc>
 80078b0:	681d      	ldr	r5, [r3, #0]
 80078b2:	e003      	b.n	80078bc <_printf_i+0xc4>
 80078b4:	0645      	lsls	r5, r0, #25
 80078b6:	d5fb      	bpl.n	80078b0 <_printf_i+0xb8>
 80078b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078bc:	2d00      	cmp	r5, #0
 80078be:	da03      	bge.n	80078c8 <_printf_i+0xd0>
 80078c0:	232d      	movs	r3, #45	@ 0x2d
 80078c2:	426d      	negs	r5, r5
 80078c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078c8:	4858      	ldr	r0, [pc, #352]	@ (8007a2c <_printf_i+0x234>)
 80078ca:	230a      	movs	r3, #10
 80078cc:	e011      	b.n	80078f2 <_printf_i+0xfa>
 80078ce:	6821      	ldr	r1, [r4, #0]
 80078d0:	6833      	ldr	r3, [r6, #0]
 80078d2:	0608      	lsls	r0, r1, #24
 80078d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80078d8:	d402      	bmi.n	80078e0 <_printf_i+0xe8>
 80078da:	0649      	lsls	r1, r1, #25
 80078dc:	bf48      	it	mi
 80078de:	b2ad      	uxthmi	r5, r5
 80078e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80078e2:	4852      	ldr	r0, [pc, #328]	@ (8007a2c <_printf_i+0x234>)
 80078e4:	6033      	str	r3, [r6, #0]
 80078e6:	bf14      	ite	ne
 80078e8:	230a      	movne	r3, #10
 80078ea:	2308      	moveq	r3, #8
 80078ec:	2100      	movs	r1, #0
 80078ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078f2:	6866      	ldr	r6, [r4, #4]
 80078f4:	60a6      	str	r6, [r4, #8]
 80078f6:	2e00      	cmp	r6, #0
 80078f8:	db05      	blt.n	8007906 <_printf_i+0x10e>
 80078fa:	6821      	ldr	r1, [r4, #0]
 80078fc:	432e      	orrs	r6, r5
 80078fe:	f021 0104 	bic.w	r1, r1, #4
 8007902:	6021      	str	r1, [r4, #0]
 8007904:	d04b      	beq.n	800799e <_printf_i+0x1a6>
 8007906:	4616      	mov	r6, r2
 8007908:	fbb5 f1f3 	udiv	r1, r5, r3
 800790c:	fb03 5711 	mls	r7, r3, r1, r5
 8007910:	5dc7      	ldrb	r7, [r0, r7]
 8007912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007916:	462f      	mov	r7, r5
 8007918:	42bb      	cmp	r3, r7
 800791a:	460d      	mov	r5, r1
 800791c:	d9f4      	bls.n	8007908 <_printf_i+0x110>
 800791e:	2b08      	cmp	r3, #8
 8007920:	d10b      	bne.n	800793a <_printf_i+0x142>
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	07df      	lsls	r7, r3, #31
 8007926:	d508      	bpl.n	800793a <_printf_i+0x142>
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	6861      	ldr	r1, [r4, #4]
 800792c:	4299      	cmp	r1, r3
 800792e:	bfde      	ittt	le
 8007930:	2330      	movle	r3, #48	@ 0x30
 8007932:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007936:	f106 36ff 	addle.w	r6, r6, #4294967295
 800793a:	1b92      	subs	r2, r2, r6
 800793c:	6122      	str	r2, [r4, #16]
 800793e:	f8cd a000 	str.w	sl, [sp]
 8007942:	464b      	mov	r3, r9
 8007944:	aa03      	add	r2, sp, #12
 8007946:	4621      	mov	r1, r4
 8007948:	4640      	mov	r0, r8
 800794a:	f7ff fee7 	bl	800771c <_printf_common>
 800794e:	3001      	adds	r0, #1
 8007950:	d14a      	bne.n	80079e8 <_printf_i+0x1f0>
 8007952:	f04f 30ff 	mov.w	r0, #4294967295
 8007956:	b004      	add	sp, #16
 8007958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	f043 0320 	orr.w	r3, r3, #32
 8007962:	6023      	str	r3, [r4, #0]
 8007964:	4832      	ldr	r0, [pc, #200]	@ (8007a30 <_printf_i+0x238>)
 8007966:	2778      	movs	r7, #120	@ 0x78
 8007968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	6831      	ldr	r1, [r6, #0]
 8007970:	061f      	lsls	r7, r3, #24
 8007972:	f851 5b04 	ldr.w	r5, [r1], #4
 8007976:	d402      	bmi.n	800797e <_printf_i+0x186>
 8007978:	065f      	lsls	r7, r3, #25
 800797a:	bf48      	it	mi
 800797c:	b2ad      	uxthmi	r5, r5
 800797e:	6031      	str	r1, [r6, #0]
 8007980:	07d9      	lsls	r1, r3, #31
 8007982:	bf44      	itt	mi
 8007984:	f043 0320 	orrmi.w	r3, r3, #32
 8007988:	6023      	strmi	r3, [r4, #0]
 800798a:	b11d      	cbz	r5, 8007994 <_printf_i+0x19c>
 800798c:	2310      	movs	r3, #16
 800798e:	e7ad      	b.n	80078ec <_printf_i+0xf4>
 8007990:	4826      	ldr	r0, [pc, #152]	@ (8007a2c <_printf_i+0x234>)
 8007992:	e7e9      	b.n	8007968 <_printf_i+0x170>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	f023 0320 	bic.w	r3, r3, #32
 800799a:	6023      	str	r3, [r4, #0]
 800799c:	e7f6      	b.n	800798c <_printf_i+0x194>
 800799e:	4616      	mov	r6, r2
 80079a0:	e7bd      	b.n	800791e <_printf_i+0x126>
 80079a2:	6833      	ldr	r3, [r6, #0]
 80079a4:	6825      	ldr	r5, [r4, #0]
 80079a6:	6961      	ldr	r1, [r4, #20]
 80079a8:	1d18      	adds	r0, r3, #4
 80079aa:	6030      	str	r0, [r6, #0]
 80079ac:	062e      	lsls	r6, r5, #24
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	d501      	bpl.n	80079b6 <_printf_i+0x1be>
 80079b2:	6019      	str	r1, [r3, #0]
 80079b4:	e002      	b.n	80079bc <_printf_i+0x1c4>
 80079b6:	0668      	lsls	r0, r5, #25
 80079b8:	d5fb      	bpl.n	80079b2 <_printf_i+0x1ba>
 80079ba:	8019      	strh	r1, [r3, #0]
 80079bc:	2300      	movs	r3, #0
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	4616      	mov	r6, r2
 80079c2:	e7bc      	b.n	800793e <_printf_i+0x146>
 80079c4:	6833      	ldr	r3, [r6, #0]
 80079c6:	1d1a      	adds	r2, r3, #4
 80079c8:	6032      	str	r2, [r6, #0]
 80079ca:	681e      	ldr	r6, [r3, #0]
 80079cc:	6862      	ldr	r2, [r4, #4]
 80079ce:	2100      	movs	r1, #0
 80079d0:	4630      	mov	r0, r6
 80079d2:	f7f8 fc05 	bl	80001e0 <memchr>
 80079d6:	b108      	cbz	r0, 80079dc <_printf_i+0x1e4>
 80079d8:	1b80      	subs	r0, r0, r6
 80079da:	6060      	str	r0, [r4, #4]
 80079dc:	6863      	ldr	r3, [r4, #4]
 80079de:	6123      	str	r3, [r4, #16]
 80079e0:	2300      	movs	r3, #0
 80079e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079e6:	e7aa      	b.n	800793e <_printf_i+0x146>
 80079e8:	6923      	ldr	r3, [r4, #16]
 80079ea:	4632      	mov	r2, r6
 80079ec:	4649      	mov	r1, r9
 80079ee:	4640      	mov	r0, r8
 80079f0:	47d0      	blx	sl
 80079f2:	3001      	adds	r0, #1
 80079f4:	d0ad      	beq.n	8007952 <_printf_i+0x15a>
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	079b      	lsls	r3, r3, #30
 80079fa:	d413      	bmi.n	8007a24 <_printf_i+0x22c>
 80079fc:	68e0      	ldr	r0, [r4, #12]
 80079fe:	9b03      	ldr	r3, [sp, #12]
 8007a00:	4298      	cmp	r0, r3
 8007a02:	bfb8      	it	lt
 8007a04:	4618      	movlt	r0, r3
 8007a06:	e7a6      	b.n	8007956 <_printf_i+0x15e>
 8007a08:	2301      	movs	r3, #1
 8007a0a:	4632      	mov	r2, r6
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	4640      	mov	r0, r8
 8007a10:	47d0      	blx	sl
 8007a12:	3001      	adds	r0, #1
 8007a14:	d09d      	beq.n	8007952 <_printf_i+0x15a>
 8007a16:	3501      	adds	r5, #1
 8007a18:	68e3      	ldr	r3, [r4, #12]
 8007a1a:	9903      	ldr	r1, [sp, #12]
 8007a1c:	1a5b      	subs	r3, r3, r1
 8007a1e:	42ab      	cmp	r3, r5
 8007a20:	dcf2      	bgt.n	8007a08 <_printf_i+0x210>
 8007a22:	e7eb      	b.n	80079fc <_printf_i+0x204>
 8007a24:	2500      	movs	r5, #0
 8007a26:	f104 0619 	add.w	r6, r4, #25
 8007a2a:	e7f5      	b.n	8007a18 <_printf_i+0x220>
 8007a2c:	08007c29 	.word	0x08007c29
 8007a30:	08007c3a 	.word	0x08007c3a

08007a34 <memmove>:
 8007a34:	4288      	cmp	r0, r1
 8007a36:	b510      	push	{r4, lr}
 8007a38:	eb01 0402 	add.w	r4, r1, r2
 8007a3c:	d902      	bls.n	8007a44 <memmove+0x10>
 8007a3e:	4284      	cmp	r4, r0
 8007a40:	4623      	mov	r3, r4
 8007a42:	d807      	bhi.n	8007a54 <memmove+0x20>
 8007a44:	1e43      	subs	r3, r0, #1
 8007a46:	42a1      	cmp	r1, r4
 8007a48:	d008      	beq.n	8007a5c <memmove+0x28>
 8007a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a52:	e7f8      	b.n	8007a46 <memmove+0x12>
 8007a54:	4402      	add	r2, r0
 8007a56:	4601      	mov	r1, r0
 8007a58:	428a      	cmp	r2, r1
 8007a5a:	d100      	bne.n	8007a5e <memmove+0x2a>
 8007a5c:	bd10      	pop	{r4, pc}
 8007a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a66:	e7f7      	b.n	8007a58 <memmove+0x24>

08007a68 <_sbrk_r>:
 8007a68:	b538      	push	{r3, r4, r5, lr}
 8007a6a:	4d06      	ldr	r5, [pc, #24]	@ (8007a84 <_sbrk_r+0x1c>)
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4604      	mov	r4, r0
 8007a70:	4608      	mov	r0, r1
 8007a72:	602b      	str	r3, [r5, #0]
 8007a74:	f7f9 f90a 	bl	8000c8c <_sbrk>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d102      	bne.n	8007a82 <_sbrk_r+0x1a>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b103      	cbz	r3, 8007a82 <_sbrk_r+0x1a>
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	bd38      	pop	{r3, r4, r5, pc}
 8007a84:	2000445c 	.word	0x2000445c

08007a88 <_realloc_r>:
 8007a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8c:	4607      	mov	r7, r0
 8007a8e:	4614      	mov	r4, r2
 8007a90:	460d      	mov	r5, r1
 8007a92:	b921      	cbnz	r1, 8007a9e <_realloc_r+0x16>
 8007a94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a98:	4611      	mov	r1, r2
 8007a9a:	f7ff bc5b 	b.w	8007354 <_malloc_r>
 8007a9e:	b92a      	cbnz	r2, 8007aac <_realloc_r+0x24>
 8007aa0:	f7ff fbec 	bl	800727c <_free_r>
 8007aa4:	4625      	mov	r5, r4
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aac:	f000 f81a 	bl	8007ae4 <_malloc_usable_size_r>
 8007ab0:	4284      	cmp	r4, r0
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	d802      	bhi.n	8007abc <_realloc_r+0x34>
 8007ab6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007aba:	d8f4      	bhi.n	8007aa6 <_realloc_r+0x1e>
 8007abc:	4621      	mov	r1, r4
 8007abe:	4638      	mov	r0, r7
 8007ac0:	f7ff fc48 	bl	8007354 <_malloc_r>
 8007ac4:	4680      	mov	r8, r0
 8007ac6:	b908      	cbnz	r0, 8007acc <_realloc_r+0x44>
 8007ac8:	4645      	mov	r5, r8
 8007aca:	e7ec      	b.n	8007aa6 <_realloc_r+0x1e>
 8007acc:	42b4      	cmp	r4, r6
 8007ace:	4622      	mov	r2, r4
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	bf28      	it	cs
 8007ad4:	4632      	movcs	r2, r6
 8007ad6:	f7ff fbc3 	bl	8007260 <memcpy>
 8007ada:	4629      	mov	r1, r5
 8007adc:	4638      	mov	r0, r7
 8007ade:	f7ff fbcd 	bl	800727c <_free_r>
 8007ae2:	e7f1      	b.n	8007ac8 <_realloc_r+0x40>

08007ae4 <_malloc_usable_size_r>:
 8007ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ae8:	1f18      	subs	r0, r3, #4
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	bfbc      	itt	lt
 8007aee:	580b      	ldrlt	r3, [r1, r0]
 8007af0:	18c0      	addlt	r0, r0, r3
 8007af2:	4770      	bx	lr

08007af4 <_init>:
 8007af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af6:	bf00      	nop
 8007af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007afa:	bc08      	pop	{r3}
 8007afc:	469e      	mov	lr, r3
 8007afe:	4770      	bx	lr

08007b00 <_fini>:
 8007b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b02:	bf00      	nop
 8007b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b06:	bc08      	pop	{r3}
 8007b08:	469e      	mov	lr, r3
 8007b0a:	4770      	bx	lr
