\subsection{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test Entity Reference}
\label{classsingl__clk__with__ref__test}\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}


Inheritance diagram for singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{d8/ddf/classsingl__clk__with__ref__test__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{da/d36/classsingl__clk__with__ref__test__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf refclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+pass\+\_\+fail}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!clk0@{clk0}}
\index{clk0@{clk0}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a33d06d61ee0866ec1b46baeea077be1b}


Definition at line {\bf 20} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!ieee@{ieee}}
\index{ieee@{ieee}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsingl__clk__with__ref__test_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsingl__clk__with__ref__test_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!refclk@{refclk}}
\index{refclk@{refclk}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{refclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a30d34c133554a47d16210f4e8cad49ec}


Definition at line {\bf 18} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsingl__clk__with__ref__test_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt0@{test\+\_\+cnt0}}
\index{test\+\_\+cnt0@{test\+\_\+cnt0}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a237d7baae95f870806e0887bdcd472e8}


Definition at line {\bf 23} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_acf1984f76c7a6676510f3d7774e724cd}


Definition at line {\bf 24} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+en@{test\+\_\+en}}
\index{test\+\_\+en@{test\+\_\+en}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a4b3cbe4c35cbc762687ca6f1f8d45f6f}


Definition at line {\bf 22} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+pass\+\_\+fail@{test\+\_\+pass\+\_\+fail}}
\index{test\+\_\+pass\+\_\+fail@{test\+\_\+pass\+\_\+fail}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+pass\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+pass\+\_\+fail} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsingl__clk__with__ref__test_a1bba60b74f318713ff472903c86e248c}


Definition at line {\bf 27} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}\end{DoxyCompactItemize}
