FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2000, 2001 Keith M Wesolowski
 */
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/types.h>
#include <asm/ip32/mace.h>

#if 0
# define DPRINTK(args...) printk(args);
#else
# define DPRINTK(args...)
#endif

/*
 * O2 has up to 5 PCI devices connected into the MACE bridge.  The device
 * map looks like this:
 *
 * 0  aic7xxx 0
 * 1  aic7xxx 1
 * 2  expansion slot
 * 3  N/C
 * 4  N/C
 */

static inline int mkaddr(struct pci_bus *bus, unsigned int devfn,
	unsigned int reg)
{
/* bench 19599.2.0 be8b986f587b */
/* bench 19599.2.1 6216f1411000 */
/* bench 19599.2.2 0832ea876f6f */
/* bench 19599.2.3 0bfa7aa6ea34 */
/* bench 19599.2.4 ffe7e360f023 */
/* bench 19599.2.5 3d3883a43353 */
/* bench 19599.2.6 7fb9bdc8dc35 */
/* bench 19599.2.7 efc963005d6a */
}


static int
mace_pci_read_config(struct pci_bus *bus, unsigned int devfn,
/* bench 7743.1.0 2a87390c9a9c */
/* bench 7743.1.1 ebd01ac16369 */
/* bench 7743.1.2 c89f9b871c65 */
/* bench 7743.1.3 c3a5a0917204 */
/* bench 7743.1.4 8ba685a9e3fa */
/* bench 7743.1.5 7bd2973b7d91 */
/* bench 7743.1.6 bbe7af441140 */
		     int reg, int size, u32 *val)
{
	u32 control = mace->pci.control;

	/* disable master aborts interrupts during config read */
	mace->pci.control = control & ~MACEPCI_CONTROL_MAR_INT;
	mace->pci.config_addr = mkaddr(bus, devfn, reg);
	switch (size) {
	case 1:
		*val = mace->pci.config_data.b[(reg & 3) ^ 3];
		break;
	case 2:
		*val = mace->pci.config_data.w[((reg >> 1) & 1) ^ 1];
		break;
	case 4:
		*val = mace->pci.config_data.l;
		break;
	}
	/* ack possible master abort */
	mace->pci.error &= ~MACEPCI_ERROR_MASTER_ABORT;
	mace->pci.control = control;
	/*
	 * someone forgot to set the ultra bit for the onboard
/* bench 20047.1.0 6a9e4de11ce7 */
/* bench 20047.1.1 babcd55ff4cb */
/* bench 20047.1.2 4805941982b1 */
/* bench 20047.1.3 92677ab97d8b */
/* bench 20047.1.4 b65d7ef69fa3 */
/* bench 20047.1.5 e7a7d9e2c058 */
/* bench 20047.1.6 83120cbc6100 */
/* bench 20047.1.7 8cbf0780c45c */
/* bench 20047.1.8 ba7502377fe2 */
/* bench 20047.1.9 dcc6fd7fad29 */
/* bench 20047.1.10 4ff0ce3cc66d */
	 * scsi chips; we fake it here
	 */
	if (bus->number == 0 && reg == 0x40 && size == 4 &&
	    (devfn == (1 << 3) || devfn == (2 << 3)))
		*val |= 0x1000;

	DPRINTK("read%d: reg=%08x,val=%02x\n", size * 8, reg, *val);
/* bench 4607.1.0 f4bf2c52899d */
/* bench 4607.1.1 82464357426d */
/* bench 4607.1.2 222018c3fefc */
/* bench 4607.1.3 c5580c463a93 */
/* bench 4607.1.4 e02cde4b68d7 */
/* bench 4607.1.5 36210d1d4f09 */
/* bench 4607.1.6 034f9830e305 */
/* bench 4607.1.7 c264d03990dd */
/* bench 4607.1.8 761e11a63422 */
/* bench 4607.1.9 08139588e2dd */
/* bench 4607.1.10 c03c5ba89b4c */
/* bench 4607.1.11 95d8e2949207 */
/* bench 4607.1.12 31b00cde12ce */
/* bench 4607.1.13 ae37ccc5aa29 */
}

static int
mace_pci_write_config(struct pci_bus *bus, unsigned int devfn,
		      int reg, int size, u32 val)
{
	mace->pci.config_addr = mkaddr(bus, devfn, reg);
	switch (size) {
	case 1:
		mace->pci.config_data.b[(reg & 3) ^ 3] = val;
		break;
	case 2:
		mace->pci.config_data.w[((reg >> 1) & 1) ^ 1] = val;
		break;
	case 4:
		mace->pci.config_data.l = val;
		break;
	}

	DPRINTK("write%d: reg=%08x,val=%02x\n", size * 8, reg, val);

	return PCIBIOS_SUCCESSFUL;
}

struct pci_ops mace_pci_ops = {
	.read = mace_pci_read_config,
	.write = mace_pci_write_config,
};
