# modelsim_testbench
used to verify the verilog code
one is verilog project just in the root directory, it includes rtl code and simulation code
and the other is vhdl project in the exam1 directory, it also includes rtl code and simulation code
