#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x235d070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x235d200 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x234e2d0 .functor NOT 1, L_0x23b8c60, C4<0>, C4<0>, C4<0>;
L_0x23b8a40 .functor XOR 2, L_0x23b8900, L_0x23b89a0, C4<00>, C4<00>;
L_0x23b8b50 .functor XOR 2, L_0x23b8a40, L_0x23b8ab0, C4<00>, C4<00>;
v0x23b1220_0 .net *"_ivl_10", 1 0, L_0x23b8ab0;  1 drivers
v0x23b1320_0 .net *"_ivl_12", 1 0, L_0x23b8b50;  1 drivers
v0x23b1400_0 .net *"_ivl_2", 1 0, L_0x23b8860;  1 drivers
v0x23b14c0_0 .net *"_ivl_4", 1 0, L_0x23b8900;  1 drivers
v0x23b15a0_0 .net *"_ivl_6", 1 0, L_0x23b89a0;  1 drivers
v0x23b16d0_0 .net *"_ivl_8", 1 0, L_0x23b8a40;  1 drivers
v0x23b17b0_0 .net "a", 0 0, v0x23ac0e0_0;  1 drivers
v0x23b1850_0 .net "b", 0 0, v0x23ac180_0;  1 drivers
v0x23b18f0_0 .net "c", 0 0, v0x23ac220_0;  1 drivers
v0x23b1990_0 .var "clk", 0 0;
v0x23b1a30_0 .net "d", 0 0, v0x23ac360_0;  1 drivers
v0x23b1ad0_0 .net "out_pos_dut", 0 0, L_0x23b8580;  1 drivers
v0x23b1b70_0 .net "out_pos_ref", 0 0, L_0x23b30a0;  1 drivers
v0x23b1c10_0 .net "out_sop_dut", 0 0, L_0x23b4390;  1 drivers
v0x23b1cb0_0 .net "out_sop_ref", 0 0, L_0x2386890;  1 drivers
v0x23b1d50_0 .var/2u "stats1", 223 0;
v0x23b1df0_0 .var/2u "strobe", 0 0;
v0x23b1e90_0 .net "tb_match", 0 0, L_0x23b8c60;  1 drivers
v0x23b1f60_0 .net "tb_mismatch", 0 0, L_0x234e2d0;  1 drivers
v0x23b2000_0 .net "wavedrom_enable", 0 0, v0x23ac630_0;  1 drivers
v0x23b20d0_0 .net "wavedrom_title", 511 0, v0x23ac6d0_0;  1 drivers
L_0x23b8860 .concat [ 1 1 0 0], L_0x23b30a0, L_0x2386890;
L_0x23b8900 .concat [ 1 1 0 0], L_0x23b30a0, L_0x2386890;
L_0x23b89a0 .concat [ 1 1 0 0], L_0x23b8580, L_0x23b4390;
L_0x23b8ab0 .concat [ 1 1 0 0], L_0x23b30a0, L_0x2386890;
L_0x23b8c60 .cmp/eeq 2, L_0x23b8860, L_0x23b8b50;
S_0x235d390 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x235d200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x234e6b0 .functor AND 1, v0x23ac220_0, v0x23ac360_0, C4<1>, C4<1>;
L_0x234ea90 .functor NOT 1, v0x23ac0e0_0, C4<0>, C4<0>, C4<0>;
L_0x234ee70 .functor NOT 1, v0x23ac180_0, C4<0>, C4<0>, C4<0>;
L_0x234f0f0 .functor AND 1, L_0x234ea90, L_0x234ee70, C4<1>, C4<1>;
L_0x2367c00 .functor AND 1, L_0x234f0f0, v0x23ac220_0, C4<1>, C4<1>;
L_0x2386890 .functor OR 1, L_0x234e6b0, L_0x2367c00, C4<0>, C4<0>;
L_0x23b2520 .functor NOT 1, v0x23ac180_0, C4<0>, C4<0>, C4<0>;
L_0x23b2590 .functor OR 1, L_0x23b2520, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b26a0 .functor AND 1, v0x23ac220_0, L_0x23b2590, C4<1>, C4<1>;
L_0x23b2760 .functor NOT 1, v0x23ac0e0_0, C4<0>, C4<0>, C4<0>;
L_0x23b2830 .functor OR 1, L_0x23b2760, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b28a0 .functor AND 1, L_0x23b26a0, L_0x23b2830, C4<1>, C4<1>;
L_0x23b2a20 .functor NOT 1, v0x23ac180_0, C4<0>, C4<0>, C4<0>;
L_0x23b2a90 .functor OR 1, L_0x23b2a20, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b29b0 .functor AND 1, v0x23ac220_0, L_0x23b2a90, C4<1>, C4<1>;
L_0x23b2c20 .functor NOT 1, v0x23ac0e0_0, C4<0>, C4<0>, C4<0>;
L_0x23b2d20 .functor OR 1, L_0x23b2c20, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b2de0 .functor AND 1, L_0x23b29b0, L_0x23b2d20, C4<1>, C4<1>;
L_0x23b2f90 .functor XNOR 1, L_0x23b28a0, L_0x23b2de0, C4<0>, C4<0>;
v0x234dc00_0 .net *"_ivl_0", 0 0, L_0x234e6b0;  1 drivers
v0x234e000_0 .net *"_ivl_12", 0 0, L_0x23b2520;  1 drivers
v0x234e3e0_0 .net *"_ivl_14", 0 0, L_0x23b2590;  1 drivers
v0x234e7c0_0 .net *"_ivl_16", 0 0, L_0x23b26a0;  1 drivers
v0x234eba0_0 .net *"_ivl_18", 0 0, L_0x23b2760;  1 drivers
v0x234ef80_0 .net *"_ivl_2", 0 0, L_0x234ea90;  1 drivers
v0x234f200_0 .net *"_ivl_20", 0 0, L_0x23b2830;  1 drivers
v0x23aa650_0 .net *"_ivl_24", 0 0, L_0x23b2a20;  1 drivers
v0x23aa730_0 .net *"_ivl_26", 0 0, L_0x23b2a90;  1 drivers
v0x23aa810_0 .net *"_ivl_28", 0 0, L_0x23b29b0;  1 drivers
v0x23aa8f0_0 .net *"_ivl_30", 0 0, L_0x23b2c20;  1 drivers
v0x23aa9d0_0 .net *"_ivl_32", 0 0, L_0x23b2d20;  1 drivers
v0x23aaab0_0 .net *"_ivl_36", 0 0, L_0x23b2f90;  1 drivers
L_0x7f9b0b615018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23aab70_0 .net *"_ivl_38", 0 0, L_0x7f9b0b615018;  1 drivers
v0x23aac50_0 .net *"_ivl_4", 0 0, L_0x234ee70;  1 drivers
v0x23aad30_0 .net *"_ivl_6", 0 0, L_0x234f0f0;  1 drivers
v0x23aae10_0 .net *"_ivl_8", 0 0, L_0x2367c00;  1 drivers
v0x23aaef0_0 .net "a", 0 0, v0x23ac0e0_0;  alias, 1 drivers
v0x23aafb0_0 .net "b", 0 0, v0x23ac180_0;  alias, 1 drivers
v0x23ab070_0 .net "c", 0 0, v0x23ac220_0;  alias, 1 drivers
v0x23ab130_0 .net "d", 0 0, v0x23ac360_0;  alias, 1 drivers
v0x23ab1f0_0 .net "out_pos", 0 0, L_0x23b30a0;  alias, 1 drivers
v0x23ab2b0_0 .net "out_sop", 0 0, L_0x2386890;  alias, 1 drivers
v0x23ab370_0 .net "pos0", 0 0, L_0x23b28a0;  1 drivers
v0x23ab430_0 .net "pos1", 0 0, L_0x23b2de0;  1 drivers
L_0x23b30a0 .functor MUXZ 1, L_0x7f9b0b615018, L_0x23b28a0, L_0x23b2f90, C4<>;
S_0x23ab5b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x235d200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23ac0e0_0 .var "a", 0 0;
v0x23ac180_0 .var "b", 0 0;
v0x23ac220_0 .var "c", 0 0;
v0x23ac2c0_0 .net "clk", 0 0, v0x23b1990_0;  1 drivers
v0x23ac360_0 .var "d", 0 0;
v0x23ac450_0 .var/2u "fail", 0 0;
v0x23ac4f0_0 .var/2u "fail1", 0 0;
v0x23ac590_0 .net "tb_match", 0 0, L_0x23b8c60;  alias, 1 drivers
v0x23ac630_0 .var "wavedrom_enable", 0 0;
v0x23ac6d0_0 .var "wavedrom_title", 511 0;
E_0x235b9e0/0 .event negedge, v0x23ac2c0_0;
E_0x235b9e0/1 .event posedge, v0x23ac2c0_0;
E_0x235b9e0 .event/or E_0x235b9e0/0, E_0x235b9e0/1;
S_0x23ab8e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23ab5b0;
 .timescale -12 -12;
v0x23abb20_0 .var/2s "i", 31 0;
E_0x235b880 .event posedge, v0x23ac2c0_0;
S_0x23abc20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23ab5b0;
 .timescale -12 -12;
v0x23abe20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23abf00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23ab5b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23ac8b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x235d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23b3400 .functor AND 1, v0x23ac0e0_0, L_0x23b3250, C4<1>, C4<1>;
L_0x23b3690 .functor AND 1, L_0x23b3400, L_0x23b34e0, C4<1>, C4<1>;
L_0x23b3950 .functor AND 1, L_0x23b3690, L_0x23b37a0, C4<1>, C4<1>;
L_0x23b3c40 .functor AND 1, L_0x23b3a60, v0x23ac180_0, C4<1>, C4<1>;
L_0x23b3d30 .functor AND 1, L_0x23b3c40, v0x23ac180_0, C4<1>, C4<1>;
L_0x23b3e90 .functor AND 1, L_0x23b3d30, L_0x23b3df0, C4<1>, C4<1>;
L_0x23b3fe0 .functor OR 1, L_0x23b3950, L_0x23b3e90, C4<0>, C4<0>;
L_0x23b40f0 .functor AND 1, v0x23ac0e0_0, v0x23ac180_0, C4<1>, C4<1>;
L_0x23b41b0 .functor AND 1, L_0x23b40f0, v0x23ac220_0, C4<1>, C4<1>;
L_0x23b4270 .functor AND 1, L_0x23b41b0, v0x23ac360_0, C4<1>, C4<1>;
L_0x23b4390 .functor OR 1, L_0x23b3fe0, L_0x23b4270, C4<0>, C4<0>;
L_0x23b44a0 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b4580 .functor OR 1, L_0x23b44a0, v0x23ac220_0, C4<0>, C4<0>;
L_0x23b4640 .functor OR 1, L_0x23b4580, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b4510 .functor OR 1, v0x23ac0e0_0, L_0x23b48b0, C4<0>, C4<0>;
L_0x23b49a0 .functor OR 1, L_0x23b4510, v0x23ac220_0, C4<0>, C4<0>;
L_0x23b4af0 .functor OR 1, L_0x23b49a0, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b4cf0 .functor AND 1, L_0x23b4780, L_0x23b4bb0, C4<1>, C4<1>;
L_0x23b4ea0 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b4fb0 .functor OR 1, L_0x23b4ea0, L_0x23b4f10, C4<0>, C4<0>;
L_0x23b5170 .functor OR 1, L_0x23b4fb0, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b52e0 .functor AND 1, L_0x23b4cf0, L_0x23b4e00, C4<1>, C4<1>;
L_0x23b5460 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b54d0 .functor OR 1, L_0x23b5460, v0x23ac220_0, C4<0>, C4<0>;
L_0x23b5700 .functor OR 1, L_0x23b54d0, L_0x23b5660, C4<0>, C4<0>;
L_0x23b5970 .functor AND 1, L_0x23b52e0, L_0x23b5810, C4<1>, C4<1>;
L_0x23b5b60 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b5bd0 .functor OR 1, L_0x23b5b60, v0x23ac220_0, C4<0>, C4<0>;
L_0x23b5d80 .functor OR 1, L_0x23b5bd0, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b5f30 .functor AND 1, L_0x23b5970, L_0x23b5e40, C4<1>, C4<1>;
L_0x23b5900 .functor OR 1, v0x23ac0e0_0, L_0x23b6140, C4<0>, C4<0>;
L_0x23b6350 .functor OR 1, L_0x23b5900, L_0x23b62b0, C4<0>, C4<0>;
L_0x23b6570 .functor OR 1, L_0x23b6350, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b69c0 .functor AND 1, L_0x23b5f30, L_0x23b6840, C4<1>, C4<1>;
L_0x23b6c90 .functor OR 1, v0x23ac0e0_0, L_0x23b6bf0, C4<0>, C4<0>;
L_0x23b6f60 .functor OR 1, L_0x23b6c90, v0x23ac220_0, C4<0>, C4<0>;
L_0x23b7360 .functor OR 1, L_0x23b6f60, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b75b0 .functor AND 1, L_0x23b69c0, L_0x23b7420, C4<1>, C4<1>;
L_0x23b7230 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b7800 .functor OR 1, L_0x23b7230, L_0x23b72a0, C4<0>, C4<0>;
L_0x23b7bb0 .functor OR 1, L_0x23b7800, L_0x23b7a60, C4<0>, C4<0>;
L_0x23b7d10 .functor AND 1, L_0x23b75b0, L_0x23b7510, C4<1>, C4<1>;
L_0x23b7f80 .functor OR 1, v0x23ac0e0_0, v0x23ac180_0, C4<0>, C4<0>;
L_0x23b8150 .functor OR 1, L_0x23b7f80, L_0x23b7ff0, C4<0>, C4<0>;
L_0x23b83d0 .functor OR 1, L_0x23b8150, v0x23ac360_0, C4<0>, C4<0>;
L_0x23b8580 .functor AND 1, L_0x23b7d10, L_0x23b8490, C4<1>, C4<1>;
v0x23aca70_0 .net *"_ivl_1", 0 0, L_0x23b3250;  1 drivers
v0x23acb30_0 .net *"_ivl_10", 0 0, L_0x23b3950;  1 drivers
v0x23acc10_0 .net *"_ivl_101", 0 0, L_0x23b6bf0;  1 drivers
v0x23acce0_0 .net *"_ivl_102", 0 0, L_0x23b6c90;  1 drivers
v0x23acdc0_0 .net *"_ivl_104", 0 0, L_0x23b6f60;  1 drivers
v0x23acef0_0 .net *"_ivl_106", 0 0, L_0x23b7360;  1 drivers
v0x23acfd0_0 .net *"_ivl_109", 0 0, L_0x23b7420;  1 drivers
v0x23ad090_0 .net *"_ivl_110", 0 0, L_0x23b75b0;  1 drivers
v0x23ad170_0 .net *"_ivl_112", 0 0, L_0x23b7230;  1 drivers
v0x23ad2e0_0 .net *"_ivl_115", 0 0, L_0x23b72a0;  1 drivers
v0x23ad3a0_0 .net *"_ivl_116", 0 0, L_0x23b7800;  1 drivers
v0x23ad480_0 .net *"_ivl_119", 0 0, L_0x23b7a60;  1 drivers
v0x23ad540_0 .net *"_ivl_120", 0 0, L_0x23b7bb0;  1 drivers
v0x23ad620_0 .net *"_ivl_123", 0 0, L_0x23b7510;  1 drivers
v0x23ad6e0_0 .net *"_ivl_124", 0 0, L_0x23b7d10;  1 drivers
v0x23ad7c0_0 .net *"_ivl_126", 0 0, L_0x23b7f80;  1 drivers
v0x23ad8a0_0 .net *"_ivl_129", 0 0, L_0x23b7ff0;  1 drivers
v0x23ada70_0 .net *"_ivl_13", 0 0, L_0x23b3a60;  1 drivers
v0x23adb30_0 .net *"_ivl_130", 0 0, L_0x23b8150;  1 drivers
v0x23adc10_0 .net *"_ivl_132", 0 0, L_0x23b83d0;  1 drivers
v0x23adcf0_0 .net *"_ivl_135", 0 0, L_0x23b8490;  1 drivers
v0x23addb0_0 .net *"_ivl_14", 0 0, L_0x23b3c40;  1 drivers
v0x23ade90_0 .net *"_ivl_16", 0 0, L_0x23b3d30;  1 drivers
v0x23adf70_0 .net *"_ivl_19", 0 0, L_0x23b3df0;  1 drivers
v0x23ae030_0 .net *"_ivl_2", 0 0, L_0x23b3400;  1 drivers
v0x23ae110_0 .net *"_ivl_20", 0 0, L_0x23b3e90;  1 drivers
v0x23ae1f0_0 .net *"_ivl_22", 0 0, L_0x23b3fe0;  1 drivers
v0x23ae2d0_0 .net *"_ivl_24", 0 0, L_0x23b40f0;  1 drivers
v0x23ae3b0_0 .net *"_ivl_26", 0 0, L_0x23b41b0;  1 drivers
v0x23ae490_0 .net *"_ivl_28", 0 0, L_0x23b4270;  1 drivers
v0x23ae570_0 .net *"_ivl_32", 0 0, L_0x23b44a0;  1 drivers
v0x23ae650_0 .net *"_ivl_34", 0 0, L_0x23b4580;  1 drivers
v0x23ae730_0 .net *"_ivl_36", 0 0, L_0x23b4640;  1 drivers
v0x23aea20_0 .net *"_ivl_39", 0 0, L_0x23b4780;  1 drivers
v0x23aeae0_0 .net *"_ivl_41", 0 0, L_0x23b48b0;  1 drivers
v0x23aeba0_0 .net *"_ivl_42", 0 0, L_0x23b4510;  1 drivers
v0x23aec80_0 .net *"_ivl_44", 0 0, L_0x23b49a0;  1 drivers
v0x23aed60_0 .net *"_ivl_46", 0 0, L_0x23b4af0;  1 drivers
v0x23aee40_0 .net *"_ivl_49", 0 0, L_0x23b4bb0;  1 drivers
v0x23aef00_0 .net *"_ivl_5", 0 0, L_0x23b34e0;  1 drivers
v0x23aefc0_0 .net *"_ivl_50", 0 0, L_0x23b4cf0;  1 drivers
v0x23af0a0_0 .net *"_ivl_52", 0 0, L_0x23b4ea0;  1 drivers
v0x23af180_0 .net *"_ivl_55", 0 0, L_0x23b4f10;  1 drivers
v0x23af240_0 .net *"_ivl_56", 0 0, L_0x23b4fb0;  1 drivers
v0x23af320_0 .net *"_ivl_58", 0 0, L_0x23b5170;  1 drivers
v0x23af400_0 .net *"_ivl_6", 0 0, L_0x23b3690;  1 drivers
v0x23af4e0_0 .net *"_ivl_61", 0 0, L_0x23b4e00;  1 drivers
v0x23af5a0_0 .net *"_ivl_62", 0 0, L_0x23b52e0;  1 drivers
v0x23af680_0 .net *"_ivl_64", 0 0, L_0x23b5460;  1 drivers
v0x23af760_0 .net *"_ivl_66", 0 0, L_0x23b54d0;  1 drivers
v0x23af840_0 .net *"_ivl_69", 0 0, L_0x23b5660;  1 drivers
v0x23af900_0 .net *"_ivl_70", 0 0, L_0x23b5700;  1 drivers
v0x23af9e0_0 .net *"_ivl_73", 0 0, L_0x23b5810;  1 drivers
v0x23afaa0_0 .net *"_ivl_74", 0 0, L_0x23b5970;  1 drivers
v0x23afb80_0 .net *"_ivl_76", 0 0, L_0x23b5b60;  1 drivers
v0x23afc60_0 .net *"_ivl_78", 0 0, L_0x23b5bd0;  1 drivers
v0x23afd40_0 .net *"_ivl_80", 0 0, L_0x23b5d80;  1 drivers
v0x23afe20_0 .net *"_ivl_83", 0 0, L_0x23b5e40;  1 drivers
v0x23afee0_0 .net *"_ivl_84", 0 0, L_0x23b5f30;  1 drivers
v0x23affc0_0 .net *"_ivl_87", 0 0, L_0x23b6140;  1 drivers
v0x23b0080_0 .net *"_ivl_88", 0 0, L_0x23b5900;  1 drivers
v0x23b0160_0 .net *"_ivl_9", 0 0, L_0x23b37a0;  1 drivers
v0x23b0220_0 .net *"_ivl_91", 0 0, L_0x23b62b0;  1 drivers
v0x23b02e0_0 .net *"_ivl_92", 0 0, L_0x23b6350;  1 drivers
v0x23b03c0_0 .net *"_ivl_94", 0 0, L_0x23b6570;  1 drivers
v0x23b08b0_0 .net *"_ivl_97", 0 0, L_0x23b6840;  1 drivers
v0x23b0970_0 .net *"_ivl_98", 0 0, L_0x23b69c0;  1 drivers
v0x23b0a50_0 .net "a", 0 0, v0x23ac0e0_0;  alias, 1 drivers
v0x23b0af0_0 .net "b", 0 0, v0x23ac180_0;  alias, 1 drivers
v0x23b0be0_0 .net "c", 0 0, v0x23ac220_0;  alias, 1 drivers
v0x23b0cd0_0 .net "d", 0 0, v0x23ac360_0;  alias, 1 drivers
v0x23b0dc0_0 .net "out_pos", 0 0, L_0x23b8580;  alias, 1 drivers
v0x23b0e80_0 .net "out_sop", 0 0, L_0x23b4390;  alias, 1 drivers
L_0x23b3250 .reduce/nor v0x23ac180_0;
L_0x23b34e0 .reduce/nor v0x23ac220_0;
L_0x23b37a0 .reduce/nor v0x23ac360_0;
L_0x23b3a60 .reduce/nor v0x23ac0e0_0;
L_0x23b3df0 .reduce/nor v0x23ac360_0;
L_0x23b4780 .reduce/nor L_0x23b4640;
L_0x23b48b0 .reduce/nor v0x23ac180_0;
L_0x23b4bb0 .reduce/nor L_0x23b4af0;
L_0x23b4f10 .reduce/nor v0x23ac220_0;
L_0x23b4e00 .reduce/nor L_0x23b5170;
L_0x23b5660 .reduce/nor v0x23ac360_0;
L_0x23b5810 .reduce/nor L_0x23b5700;
L_0x23b5e40 .reduce/nor L_0x23b5d80;
L_0x23b6140 .reduce/nor v0x23ac180_0;
L_0x23b62b0 .reduce/nor v0x23ac220_0;
L_0x23b6840 .reduce/nor L_0x23b6570;
L_0x23b6bf0 .reduce/nor v0x23ac180_0;
L_0x23b7420 .reduce/nor L_0x23b7360;
L_0x23b72a0 .reduce/nor v0x23ac220_0;
L_0x23b7a60 .reduce/nor v0x23ac360_0;
L_0x23b7510 .reduce/nor L_0x23b7bb0;
L_0x23b7ff0 .reduce/nor v0x23ac220_0;
L_0x23b8490 .reduce/nor L_0x23b83d0;
S_0x23b1000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x235d200;
 .timescale -12 -12;
E_0x23439f0 .event anyedge, v0x23b1df0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23b1df0_0;
    %nor/r;
    %assign/vec4 v0x23b1df0_0, 0;
    %wait E_0x23439f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ab5b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23ac450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23ac4f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23ab5b0;
T_4 ;
    %wait E_0x235b9e0;
    %load/vec4 v0x23ac590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23ac450_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23ab5b0;
T_5 ;
    %wait E_0x235b880;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %wait E_0x235b880;
    %load/vec4 v0x23ac450_0;
    %store/vec4 v0x23ac4f0_0, 0, 1;
    %fork t_1, S_0x23ab8e0;
    %jmp t_0;
    .scope S_0x23ab8e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23abb20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23abb20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x235b880;
    %load/vec4 v0x23abb20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23abb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23abb20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23ab5b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x235b9e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23ac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ac180_0, 0;
    %assign/vec4 v0x23ac0e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23ac450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23ac4f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x235d200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b1df0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x235d200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23b1990_0;
    %inv;
    %store/vec4 v0x23b1990_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x235d200;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23ac2c0_0, v0x23b1f60_0, v0x23b17b0_0, v0x23b1850_0, v0x23b18f0_0, v0x23b1a30_0, v0x23b1cb0_0, v0x23b1c10_0, v0x23b1b70_0, v0x23b1ad0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x235d200;
T_9 ;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x235d200;
T_10 ;
    %wait E_0x235b9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b1d50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
    %load/vec4 v0x23b1e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b1d50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23b1cb0_0;
    %load/vec4 v0x23b1cb0_0;
    %load/vec4 v0x23b1c10_0;
    %xor;
    %load/vec4 v0x23b1cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23b1b70_0;
    %load/vec4 v0x23b1b70_0;
    %load/vec4 v0x23b1ad0_0;
    %xor;
    %load/vec4 v0x23b1b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23b1d50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b1d50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response46/top_module.sv";
