{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/51-openroad-fillinsertion/SARSA_RUIDO_e9_1.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/51-openroad-fillinsertion/SARSA_RUIDO_e9_1.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/52-odb-cellfrequencytables/SARSA_RUIDO_e9_1.def",
    "lef": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/58-magic-writelef/SARSA_RUIDO_e9_1.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/52-odb-cellfrequencytables/SARSA_RUIDO_e9_1.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/51-openroad-fillinsertion/SARSA_RUIDO_e9_1.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_tt_025C_1v80/SARSA_RUIDO_e9_1__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_ss_100C_1v60/SARSA_RUIDO_e9_1__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_ff_n40C_1v95/SARSA_RUIDO_e9_1__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_tt_025C_1v80/SARSA_RUIDO_e9_1__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_ss_100C_1v60/SARSA_RUIDO_e9_1__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_ff_n40C_1v95/SARSA_RUIDO_e9_1__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_tt_025C_1v80/SARSA_RUIDO_e9_1__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_ss_100C_1v60/SARSA_RUIDO_e9_1__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_ff_n40C_1v95/SARSA_RUIDO_e9_1__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/53-openroad-rcx/nom/SARSA_RUIDO_e9_1.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/53-openroad-rcx/min/SARSA_RUIDO_e9_1.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/53-openroad-rcx/max/SARSA_RUIDO_e9_1.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_tt_025C_1v80/SARSA_RUIDO_e9_1__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_ss_100C_1v60/SARSA_RUIDO_e9_1__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/nom_ff_n40C_1v95/SARSA_RUIDO_e9_1__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_tt_025C_1v80/SARSA_RUIDO_e9_1__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_ss_100C_1v60/SARSA_RUIDO_e9_1__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/min_ff_n40C_1v95/SARSA_RUIDO_e9_1__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_tt_025C_1v80/SARSA_RUIDO_e9_1__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_ss_100C_1v60/SARSA_RUIDO_e9_1__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/54-openroad-stapostpnr/max_ff_n40C_1v95/SARSA_RUIDO_e9_1__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/56-magic-streamout/SARSA_RUIDO_e9_1.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/56-magic-streamout/SARSA_RUIDO_e9_1.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/56-magic-streamout/SARSA_RUIDO_e9_1.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/57-klayout-streamout/SARSA_RUIDO_e9_1.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/05-yosys-jsonheader/SARSA_RUIDO_e9_1.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_RUIDO_e9_1/28-odb-writeverilogheader/SARSA_RUIDO_e9_1.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 447,
        "design__inferred_latch__count": 0,
        "design__instance__count": 26,
        "design__instance__area": 92.5888,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.7246172774321167e-06,
        "power__switching__total": 4.044647994305706e-06,
        "power__leakage__total": 2.1278967476945354e-10,
        "power__total": 5.769477866124362e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.18338620030489,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.072232555314921,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.618538571202879,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.42089977139397,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.030617731439041,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.305421141466954,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.028327119229852,
        "timing__setup__ws": 4.414421397817457,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 10,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 26,
        "design__instance__area__stdcell": 92.5888,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0880952,
        "design__instance__utilization__stdcell": 0.0880952,
        "design__instance__count__class:multi_input_combinational_cell": 6,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 102,
        "design__instance__count__class:tap_cell": 12,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 202806,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 199.834,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 18,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 2,
        "route__wirelength__iter:1": 187,
        "route__drc_errors__iter:2": 1,
        "route__wirelength__iter:2": 190,
        "route__drc_errors__iter:3": 0,
        "route__wirelength__iter:3": 190,
        "route__drc_errors": 0,
        "route__wirelength": 190,
        "route__vias": 81,
        "route__vias__singlecut": 81,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 28.04,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.1799693778276685,
        "timing__setup__ws__corner:min_tt_025C_1v80": 5.0771521757207765,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.612042434057469,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.429804204392509,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.028327119229852,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.308738487958355,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.185246045968341,
        "timing__setup__ws__corner:max_tt_025C_1v80": 5.068432927927983,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.621901214794966,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.414421397817457,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.032036152415418,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.302626043901106,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 5.59335e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 3.13861e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.14867e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 3.13861e-06,
        "design_powergrid__voltage__worst": 3.13861e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 5.59335e-06,
        "design_powergrid__drop__worst__net:VPWR": 5.59335e-06,
        "design_powergrid__voltage__worst__net:VGND": 3.13861e-06,
        "design_powergrid__drop__worst__net:VGND": 3.13861e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.53e-06,
        "ir__drop__worst": 5.59e-06
    }
}