<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="adders_prj" solutionName="solution2" date="2022-10-14T21:33:49.259+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="adders_prj" solutionName="solution2" date="2022-10-14T21:33:48.841+0800"/>
        <logs message="ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports." projectName="adders_prj" solutionName="solution2" date="2022-10-14T21:33:48.824+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_return -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in7 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in6 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in5 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in4 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_adders_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/in7 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in6 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in5 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in4 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in3 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in2 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in1 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config adders.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 5 [0.00%] @ &quot;109000&quot;&#xD;&#xA;// RTL Simulation : 1 / 5 [100.00%] @ &quot;119000&quot;&#xD;&#xA;// RTL Simulation : 2 / 5 [100.00%] @ &quot;126000&quot;&#xD;&#xA;// RTL Simulation : 3 / 5 [100.00%] @ &quot;132000&quot;&#xD;&#xA;// RTL Simulation : 4 / 5 [100.00%] @ &quot;139000&quot;&#xD;&#xA;// RTL Simulation : 5 / 5 [100.00%] @ &quot;145000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 164630 ps : File &quot;D:/Vivado_HLS_Tutorial/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/adders.autotb.v&quot; Line 620&#xD;&#xA;## quit" projectName="adders_prj" solutionName="solution1" date="2022-10-14T21:28:47.631+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
