
Loading design for application trce from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed Jun 05 07:10:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/FPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            3555 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i7  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i7  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i6

   Delay:               8.232ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      8.232ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_508 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.181ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_363 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 CIC1Cos/SLICE_363 (from osc_clk)
ROUTE         2     0.993     R18C20A.Q0 to     R19C20C.A1 CIC1Cos/count_7
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12D.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.232   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i7  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i1  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i0

   Delay:               8.232ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      8.232ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_505 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.181ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_363 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 CIC1Cos/SLICE_363 (from osc_clk)
ROUTE         2     0.993     R18C20A.Q0 to     R19C20C.A1 CIC1Cos/count_7
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12B.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.232   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.155ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i7  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/v_comb_64  (to osc_clk +)

   Delay:               8.140ns  (29.9% logic, 70.1% route), 5 logic levels.

 Constraint Details:

      8.140ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_515 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.985ns) by 0.155ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_363 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 CIC1Cos/SLICE_363 (from osc_clk)
ROUTE         2     0.993     R18C20A.Q0 to     R19C20C.A1 CIC1Cos/count_7
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.613     R21C20A.F0 to     R11C12A.M0 CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.140   (29.9% logic, 70.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i15  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i1  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i0

   Delay:               8.204ns  (29.6% logic, 70.4% route), 5 logic levels.

 Constraint Details:

      8.204ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_505 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.153ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_450 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 CIC1Cos/SLICE_450 (from osc_clk)
ROUTE         2     0.965     R18C21A.Q0 to     R19C20C.D1 CIC1Cos/count_15
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12B.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.204   (29.6% logic, 70.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C21A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i15  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i7  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i6

   Delay:               8.204ns  (29.6% logic, 70.4% route), 5 logic levels.

 Constraint Details:

      8.204ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_508 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.153ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_450 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 CIC1Cos/SLICE_450 (from osc_clk)
ROUTE         2     0.965     R18C21A.Q0 to     R19C20C.D1 CIC1Cos/count_15
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12D.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.204   (29.6% logic, 70.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C21A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i15  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/v_comb_64  (to osc_clk +)

   Delay:               8.112ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      8.112ns physical path delay CIC1Cos/SLICE_450 to CIC1Cos/SLICE_515 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.985ns) by 0.127ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_450 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21A.CLK to     R18C21A.Q0 CIC1Cos/SLICE_450 (from osc_clk)
ROUTE         2     0.965     R18C21A.Q0 to     R19C20C.D1 CIC1Cos/count_15
CTOF_DEL    ---     0.495     R19C20C.D1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.613     R21C20A.F0 to     R11C12A.M0 CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    8.112   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C21A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i14  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i7  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i6

   Delay:               7.906ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.906ns physical path delay CIC1Cos/SLICE_452 to CIC1Cos/SLICE_508 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.145ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_452 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 CIC1Cos/SLICE_452 (from osc_clk)
ROUTE         2     1.789     R18C20D.Q1 to     R19C20A.D0 CIC1Cos/count_14
CTOF_DEL    ---     0.495     R19C20A.D0 to     R19C20A.F0 CIC1Cos/SLICE_820
ROUTE         2     0.840     R19C20A.F0 to     R21C20A.C1 CIC1Cos/n24
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12D.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    7.906   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i14  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i1  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i0

   Delay:               7.906ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.906ns physical path delay CIC1Cos/SLICE_452 to CIC1Cos/SLICE_505 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.145ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_452 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 CIC1Cos/SLICE_452 (from osc_clk)
ROUTE         2     1.789     R18C20D.Q1 to     R19C20A.D0 CIC1Cos/count_14
CTOF_DEL    ---     0.495     R19C20A.D0 to     R19C20A.F0 CIC1Cos/SLICE_820
ROUTE         2     0.840     R19C20A.F0 to     R21C20A.C1 CIC1Cos/n24
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12B.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    7.906   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.152ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i7  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i11  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i10

   Delay:               7.899ns  (30.8% logic, 69.2% route), 5 logic levels.

 Constraint Details:

      7.899ns physical path delay CIC1Cos/SLICE_363 to CIC1Cos/SLICE_510 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.152ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_363 to CIC1Cos/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 CIC1Cos/SLICE_363 (from osc_clk)
ROUTE         2     0.993     R18C20A.Q0 to     R19C20C.A1 CIC1Cos/count_7
CTOF_DEL    ---     0.495     R19C20C.A1 to     R19C20C.F1 CIC1Cos/SLICE_817
ROUTE         1     0.436     R19C20C.F1 to     R19C20C.C0 CIC1Cos/n2794
CTOF_DEL    ---     0.495     R19C20C.C0 to     R19C20C.F0 CIC1Cos/SLICE_817
ROUTE         2     1.031     R19C20C.F0 to     R21C20A.D1 CIC1Cos/n25
CTOF_DEL    ---     0.495     R21C20A.D1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.372     R21C20A.F0 to     R14C11C.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    7.899   (30.8% logic, 69.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C20A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R14C11C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.164ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/count__i5  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i1  (to osc_clk +)
                   FF                        CIC1Cos/d_tmp_i0_i0

   Delay:               7.887ns  (24.6% logic, 75.4% route), 4 logic levels.

 Constraint Details:

      7.887ns physical path delay CIC1Cos/SLICE_364 to CIC1Cos/SLICE_505 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 8.051ns) by 0.164ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_364 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19D.CLK to     R18C19D.Q0 CIC1Cos/SLICE_364 (from osc_clk)
ROUTE         2     1.770     R18C19D.Q0 to     R19C20A.B0 CIC1Cos/count_5
CTOF_DEL    ---     0.495     R19C20A.B0 to     R19C20A.F0 CIC1Cos/SLICE_820
ROUTE         2     0.840     R19C20A.F0 to     R21C20A.C1 CIC1Cos/n24
CTOF_DEL    ---     0.495     R21C20A.C1 to     R21C20A.F1 CIC1Cos/SLICE_513
ROUTE         4     0.635     R21C20A.F1 to     R21C20A.D0 CIC1Cos/n1046
CTOF_DEL    ---     0.495     R21C20A.D0 to     R21C20A.F0 CIC1Cos/SLICE_513
ROUTE        14     2.705     R21C20A.F0 to     R11C12B.CE CIC1Cos/d_clk_tmp_N_478 (to osc_clk)
                  --------
                    7.887   (24.6% logic, 75.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R18C19D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to    R11C12B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 117.454MHz is the maximum frequency for this preference.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 9.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     9.107ns  (42.8% logic, 57.2% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to PWM1/SLICE_759 and
      9.107ns delay PWM1/SLICE_759 to PWMOut (totaling 10.987ns) meets
     20.000ns offset PLL1/PLLInst_0 to PWMOut by 9.013ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to PWM1/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to     R6C32B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_759 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C32B.CLK to      R6C32B.Q0 PWM1/SLICE_759 (from osc_clk)
ROUTE         1     5.207      R6C32B.Q0 to       43.PADDO PWMOut_c
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD PWMOut
                  --------
                    9.107   (42.8% logic, 57.2% route), 2 logic levels.


Passed:  The following path meets requirements by 12.892ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR_14  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     5.228ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to Mixer1/SLICE_749 and
      5.228ns delay Mixer1/SLICE_749 to DiffOut (totaling 7.108ns) meets
     20.000ns offset PLL1/PLLInst_0 to DiffOut by 12.892ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     1.880     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_749 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 Mixer1/SLICE_749 (from osc_clk)
ROUTE         9     1.328      R2C17A.Q1 to      127.PADDO DiffOut_c
DOPAD_DEL   ---     3.448      127.PADDO to        127.PAD DiffOut
                  --------
                    5.228   (74.6% logic, 25.4% route), 2 logic levels.

Report:   10.987ns is the minimum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |  120.000 MHz|  117.454 MHz|   5 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|    10.987 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
CIC1Cos/n2794                           |       1|       6|    100.00%
                                        |        |        |
CIC1Cos/n25                             |       2|       6|    100.00%
                                        |        |        |
CIC1Cos/n1046                           |       4|       6|    100.00%
                                        |        |        |
CIC1Cos/d_clk_tmp_N_478                 |      14|       6|    100.00%
                                        |        |        |
CIC1Cos/count_15                        |       2|       3|     50.00%
                                        |        |        |
CIC1Cos/count_7                         |       2|       3|     50.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_0.Q1   Loads: 43
   No transfer within this clock domain is found

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 181
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

   Data transfers from:
   Clock Domain: osc_clk_derived_989   Source: CIC1Cos/SLICE_771.Q0
      Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;   Transfers: 8

Clock Domain: osc_clk_derived_989   Source: CIC1Cos/SLICE_771.Q0   Loads: 523
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 6  Score: 950
Cumulative negative slack: 950

Constraints cover 3557 paths, 2 nets, and 1757 connections (33.54% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed Jun 05 07:10:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/FPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            3555 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to osc_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay Mixer1/SLICE_749 to Mixer1/SLICE_749 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path Mixer1/SLICE_749 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q0 Mixer1/SLICE_749 (from osc_clk)
ROUTE         1     0.152      R2C17A.Q0 to      R2C17A.M1 Mixer1/RFInR1 (to osc_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i14  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i14  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13B.CLK to     R12C13B.Q0 CIC1Cos/SLICE_512 (from osc_clk)
ROUTE         2     0.154     R12C13B.Q0 to     R12C13C.M0 CIC1Cos/d_tmp_14 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i15  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i15  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13B.CLK to     R12C13B.Q1 CIC1Cos/SLICE_512 (from osc_clk)
ROUTE         2     0.154     R12C13B.Q1 to     R12C13C.M1 CIC1Cos/d_tmp_15 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i13  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i13  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q1 CIC1Cos/SLICE_511 (from osc_clk)
ROUTE         2     0.154     R12C13A.Q1 to     R12C13D.M1 CIC1Cos/d_tmp_13 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i12  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i12  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q0 CIC1Cos/SLICE_511 (from osc_clk)
ROUTE         2     0.154     R12C13A.Q0 to     R12C13D.M0 CIC1Cos/d_tmp_12 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C13D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d5_281__i4  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i4  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_407 to CIC1Cos/SLICE_507 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_407 to CIC1Cos/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14C.CLK to     R12C14C.Q0 CIC1Cos/SLICE_407 (from osc_clk)
ROUTE         2     0.156     R12C14C.Q0 to     R12C12C.M0 CIC1Cos/d5_4 (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C14C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C12C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i6  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i6  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_508 to CIC1Cos/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_508 to CIC1Cos/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12D.CLK to     R11C12D.Q0 CIC1Cos/SLICE_508 (from osc_clk)
ROUTE         2     0.156     R11C12D.Q0 to     R11C11D.M0 CIC1Cos/d_tmp_6 (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R11C12D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R11C11D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d5_281__i2  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_tmp_i0_i2  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_408 to CIC1Cos/SLICE_506 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_408 to CIC1Cos/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q0 CIC1Cos/SLICE_408 (from osc_clk)
ROUTE         2     0.156     R12C14B.Q0 to     R12C12B.M0 CIC1Cos/d5_2 (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C14B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698     LPLL.CLKOP to    R12C12B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/UartClk_286_298__i0  (from osc_clk +)
   Destination:    FF         Data in        uart_tx1/UartClk_286_298__i0  (to osc_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_1 to uart_tx1/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path uart_tx1/SLICE_1 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2A.CLK to      R21C2A.Q1 uart_tx1/SLICE_1 (from osc_clk)
ROUTE         1     0.130      R21C2A.Q1 to      R21C2A.A1 uart_tx1/n3_adj_2157
CTOF_DEL    ---     0.101      R21C2A.A1 to      R21C2A.F1 uart_tx1/SLICE_1
ROUTE         1     0.000      R21C2A.F1 to     R21C2A.DI1 uart_tx1/n20 (to osc_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680     LPLL.CLKOP to     R21C2A.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680     LPLL.CLKOP to     R21C2A.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/UartClk_286_298__i1  (from osc_clk +)
   Destination:    FF         Data in        uart_tx1/UartClk_286_298__i1  (to osc_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_0 to uart_tx1/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path uart_tx1/SLICE_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2B.CLK to      R21C2B.Q0 uart_tx1/SLICE_0 (from osc_clk)
ROUTE         1     0.130      R21C2B.Q0 to      R21C2B.A0 uart_tx1/n2
CTOF_DEL    ---     0.101      R21C2B.A0 to      R21C2B.F0 uart_tx1/SLICE_0
ROUTE         1     0.000      R21C2B.F0 to     R21C2B.DI0 uart_tx1/n19 (to osc_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680     LPLL.CLKOP to     R21C2B.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680     LPLL.CLKOP to     R21C2B.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR_14  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     1.531ns  (79.5% logic, 20.5% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to Mixer1/SLICE_749 and
      1.531ns delay Mixer1/SLICE_749 to DiffOut (totaling 2.136ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 2.136ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.605     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_749 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q1 Mixer1/SLICE_749 (from osc_clk)
ROUTE         9     0.314      R2C17A.Q1 to      127.PADDO DiffOut_c
DOPAD_DEL   ---     1.084      127.PADDO to        127.PAD DiffOut
                  --------
                    1.531   (79.5% logic, 20.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     2.606ns  (46.7% logic, 53.3% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to PWM1/SLICE_759 and
      2.606ns delay PWM1/SLICE_759 to PWMOut (totaling 3.211ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 3.211ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to PWM1/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.605     LPLL.CLKOP to     R6C32B.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_759 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C32B.CLK to      R6C32B.Q0 PWM1/SLICE_759 (from osc_clk)
ROUTE         1     1.389      R6C32B.Q0 to       43.PADDO PWMOut_c
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD PWMOut
                  --------
                    2.606   (46.7% logic, 53.3% route), 2 logic levels.

Report:    2.136ns is the maximum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.136 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_0.Q1   Loads: 43
   No transfer within this clock domain is found

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 181
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

   Data transfers from:
   Clock Domain: osc_clk_derived_989   Source: CIC1Cos/SLICE_771.Q0
      Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;   Transfers: 8

Clock Domain: osc_clk_derived_989   Source: CIC1Cos/SLICE_771.Q0   Loads: 523
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3557 paths, 2 nets, and 1757 connections (33.54% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 6 (setup), 0 (hold)
Score: 950 (setup), 0 (hold)
Cumulative negative slack: 950 (950+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

