=====
SETUP
5.864
9.430
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_8_s1
9.430
=====
SETUP
5.864
9.430
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_14_s1
9.430
=====
SETUP
5.925
9.370
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n182_s1
8.821
9.370
uart_inst/baud_counter_11_s1
9.370
=====
SETUP
5.930
9.364
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n188_s3
8.794
9.364
uart_inst/baud_counter_5_s1
9.364
=====
SETUP
5.951
9.343
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n185_s1
8.794
9.343
uart_inst/baud_counter_8_s1
9.343
=====
SETUP
5.953
9.342
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n183_s1
8.971
9.342
uart_inst/baud_counter_10_s1
9.342
=====
SETUP
6.012
9.283
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n178_s1
8.821
9.283
uart_inst/baud_counter_15_s1
9.283
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_4_s1
9.246
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_6_s1
9.246
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_7_s1
9.246
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_9_s1
9.246
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_12_s1
9.246
=====
SETUP
6.048
9.246
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_13_s1
9.246
=====
SETUP
6.052
9.243
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_17_s1
9.243
=====
SETUP
6.052
9.243
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_18_s1
9.243
=====
SETUP
6.055
9.239
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.301
n121_s93
6.560
7.077
n121_s102
7.324
7.841
uart_counter_31_s5
8.304
8.874
uart_counter_15_s1
9.239
=====
SETUP
6.087
9.207
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/n189_s2
5.825
6.380
uart_inst/n184_s2
6.632
7.003
uart_inst/n181_s3
7.665
8.220
uart_inst/n181_s1
8.637
9.207
uart_inst/baud_counter_12_s1
9.207
=====
SETUP
6.103
9.191
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/n189_s2
5.825
6.380
uart_inst/n184_s2
6.632
7.003
uart_inst/n181_s3
7.665
8.220
uart_inst/n180_s1
8.621
9.191
uart_inst/baud_counter_13_s1
9.191
=====
SETUP
6.173
9.121
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
5.825
6.395
uart_inst/tx_s5
6.568
7.138
uart_inst/tx_s10
7.313
7.766
uart_inst/n334_s0
8.214
8.763
uart_inst/transmitting_s0
9.121
=====
SETUP
6.184
9.110
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n192_s1
8.648
9.110
uart_inst/baud_counter_1_s1
9.110
=====
SETUP
6.184
9.110
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n191_s1
8.648
9.110
uart_inst/baud_counter_2_s1
9.110
=====
SETUP
6.184
9.110
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n189_s1
8.648
9.110
uart_inst/baud_counter_4_s1
9.110
=====
SETUP
6.184
9.110
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n187_s1
8.648
9.110
uart_inst/baud_counter_6_s1
9.110
=====
SETUP
6.184
9.110
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n186_s1
8.648
9.110
uart_inst/baud_counter_7_s1
9.110
=====
SETUP
6.190
9.104
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
6.462
6.833
uart_inst/n32_s3
7.026
7.479
uart_inst/shift_reg_0_s4
7.988
8.359
uart_inst/n193_s2
8.642
9.104
uart_inst/baud_counter_0_s1
9.104
=====
HOLD
0.319
3.912
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_1_s2
3.583
3.785
uart_inst/fifo_fifo_0_0_s
3.912
=====
HOLD
0.319
3.912
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_3_s0
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.912
=====
HOLD
0.323
3.916
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_2_s0
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.916
=====
HOLD
0.323
3.916
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_1_s2
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.916
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_12_s1
3.583
3.785
uart_inst/n181_s1
3.787
4.019
uart_inst/baud_counter_12_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_0_s0
3.583
3.785
uart_inst/n137_s2
3.787
4.019
uart_inst/bit_index_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_3_s1
3.583
3.785
n204_s1
3.787
4.019
uart_counter_3_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n30_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n26_s
3.787
4.019
count_value_reg_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n24_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n20_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n18_s
3.787
4.019
count_value_reg_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n14_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_0_s2
3.583
3.785
uart_inst/n12_s3
3.789
4.021
uart_inst/fifo_tail_0_s2
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_8_s1
3.583
3.785
uart_inst/n185_s1
3.789
4.021
uart_inst/baud_counter_8_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_9_s1
3.583
3.785
uart_inst/n184_s1
3.789
4.021
uart_inst/baud_counter_9_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_11_s1
3.583
3.785
uart_inst/n182_s1
3.789
4.021
uart_inst/baud_counter_11_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/fifo_head_3_s0
3.583
3.785
uart_inst/n42_s0
3.789
4.021
uart_inst/fifo_head_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
direction_s6
3.583
3.785
n51_s4
3.789
4.021
direction_s6
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_counter_1_s1
3.583
3.785
n206_s1
3.789
4.021
uart_counter_1_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_counter_15_s1
3.583
3.785
n192_s1
3.789
4.021
uart_counter_15_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_counter_16_s1
3.583
3.785
n191_s1
3.789
4.021
uart_counter_16_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n32_s2
3.789
4.021
count_value_reg_0_s0
4.021
=====
HOLD
0.428
4.022
3.594
Clock_ibuf
0.000
1.392
uart_inst/fifo_head_0_s2
3.583
3.785
uart_inst/n45_s3
3.790
4.022
uart_inst/fifo_head_0_s2
4.022
