// Seed: 1050147866
module module_0;
  logic module_0;
  ;
endmodule
module module_1;
  wire  id_1;
  uwire id_2;
  module_0 modCall_1 ();
  for (id_3 = 1; id_2; id_3 = !id_3) begin : LABEL_0
    assign id_2 = -1 + 1'b0 ? -1 : id_2;
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_1 = id_3;
  localparam id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    output logic id_5,
    input wor id_6
);
  assign id_4 = 1 ? -1'b0 : -1;
  always @(posedge -1'b0) id_5 = id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
