/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Greta Zhang <greta.zhang@mediatek.com>
 */

#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8169
#define _DT_BINDINGS_RESET_CONTROLLER_MT8169

#define MT8169_TOPRGU_INFRASYS_SW_RST     0
#define MT8169_TOPRGU_MMSYS_SW_RST        1
#define MT8169_TOPRGU_MFGSYS_SW_RST       2
#define MT8169_TOPRGU_VENC_SW_RST         3
#define MT8169_TOPRGU_VDEC_SW_RST         4
#define MT8169_TOPRGU_IMGSYS1_SW_RST      5
#define MT8169_TOPRGU_DDRPHY_SW_RST       6
#define MT8169_TOPRGU_INFRA_AO_SW_RST     8
#define MT8169_TOPRGU_CONN_SYS_SW_RST     9
#define MT8169_TOPRGU_APMIXED_SW_RST      10
#define MT8169_TOPRGU_PWRAP_SPICTL_SW_RST 11
#define MT8169_TOPRGU_CONN_MCU_SW_RST     12
#define MT8169_TOPRGU_IPNNA_SW_RST        13
#define MT8169_TOPRGU_WPESYS_SW_RST       14
#define MT8169_TOPRGU_ADSP_SW_RST         15
#define MT8169_TOPRGU_AUDIO_SW_RST        17
#define MT8169_TOPRGU_CAMSYS_MAIN_SW_RST  18
#define MT8169_TOPRGU_CAMSYS_RAWA_SW_RST  19
#define MT8169_TOPRGU_CAMSYS_RAWB_SW_RST  20
#define MT8169_TOPRGU_IPESYS_SW_RST       21
#define MT8169_TOPRGU_IMGSYS2_SW_RST      22

#define MT8169_TOPRGU_SW_RST_NUM          21

#endif  /* _DT_BINDINGS_RESET_CONTROLLER_MT8169 */
