
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# vse16.v_LMUL2.S
#-----------------------------------------------------------------------------
#
# Test vse16.v insnructions.
# With LMUL=2
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN


  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 16
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 16
  vsetvli t1, t0, e16,m2,tu,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m2,ta,mu
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 31
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 31
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 31
  vsetvli t1, t0, e16,m2,tu,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 31
  vsetvli t1, t0, e16,m2,ta,mu
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 32
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e16,m2,ta,ma
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, 32
  vsetvli t1, t0, e16,m2,tu,ma
  vse16.v v2, (a1)

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4
  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v2, (a2)
  la a1, res
  vse16.v v2, (a1)
  vle16.v v2, (s1)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 32
  vsetvli t1, t0, e16,m2,ta,mu
  vse16.v v2, (a1), v0.t

  li t0, -1
  vsetvli t1, t0, e16,m2,ta,ma
  vle16.v v2, (a1)

  addi x0, x2, 4

  TEST_CASE(2, x0, 0x0)
  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 72

tdat:
  .quad 0xbf8003044003b0f0
  .quad 0x40400000c0800000
  .quad 0xdeadbeefcafebabe
  .quad 0xabad1dea1337d00d
  .quad 0xbf8003044003b0f0
  .quad 0x40400000c0800000
  .quad 0xdeadbeefcafebabe
  .quad 0xabad1dea1337d00d
  .quad 0xbf8003044003b0f0

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
