{
  "module_name": "pinctrl-sm8550.c",
  "hash_id": "56071eb695897fa13bf319c6d01f56e6148efc5f8880a5d0a069b3922008b6da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sm8550.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.i2c_pull_bit = 13,\t\t\\\n\t\t.egpio_enable = 12,\t\t\\\n\t\t.egpio_present = 11,\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sm8550_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"GPIO_156\"),\n\tPINCTRL_PIN(157, \"GPIO_157\"),\n\tPINCTRL_PIN(158, \"GPIO_158\"),\n\tPINCTRL_PIN(159, \"GPIO_159\"),\n\tPINCTRL_PIN(160, \"GPIO_160\"),\n\tPINCTRL_PIN(161, \"GPIO_161\"),\n\tPINCTRL_PIN(162, \"GPIO_162\"),\n\tPINCTRL_PIN(163, \"GPIO_163\"),\n\tPINCTRL_PIN(164, \"GPIO_164\"),\n\tPINCTRL_PIN(165, \"GPIO_165\"),\n\tPINCTRL_PIN(166, \"GPIO_166\"),\n\tPINCTRL_PIN(167, \"GPIO_167\"),\n\tPINCTRL_PIN(168, \"GPIO_168\"),\n\tPINCTRL_PIN(169, \"GPIO_169\"),\n\tPINCTRL_PIN(170, \"GPIO_170\"),\n\tPINCTRL_PIN(171, \"GPIO_171\"),\n\tPINCTRL_PIN(172, \"GPIO_172\"),\n\tPINCTRL_PIN(173, \"GPIO_173\"),\n\tPINCTRL_PIN(174, \"GPIO_174\"),\n\tPINCTRL_PIN(175, \"GPIO_175\"),\n\tPINCTRL_PIN(176, \"GPIO_176\"),\n\tPINCTRL_PIN(177, \"GPIO_177\"),\n\tPINCTRL_PIN(178, \"GPIO_178\"),\n\tPINCTRL_PIN(179, \"GPIO_179\"),\n\tPINCTRL_PIN(180, \"GPIO_180\"),\n\tPINCTRL_PIN(181, \"GPIO_181\"),\n\tPINCTRL_PIN(182, \"GPIO_182\"),\n\tPINCTRL_PIN(183, \"GPIO_183\"),\n\tPINCTRL_PIN(184, \"GPIO_184\"),\n\tPINCTRL_PIN(185, \"GPIO_185\"),\n\tPINCTRL_PIN(186, \"GPIO_186\"),\n\tPINCTRL_PIN(187, \"GPIO_187\"),\n\tPINCTRL_PIN(188, \"GPIO_188\"),\n\tPINCTRL_PIN(189, \"GPIO_189\"),\n\tPINCTRL_PIN(190, \"GPIO_190\"),\n\tPINCTRL_PIN(191, \"GPIO_191\"),\n\tPINCTRL_PIN(192, \"GPIO_192\"),\n\tPINCTRL_PIN(193, \"GPIO_193\"),\n\tPINCTRL_PIN(194, \"GPIO_194\"),\n\tPINCTRL_PIN(195, \"GPIO_195\"),\n\tPINCTRL_PIN(196, \"GPIO_196\"),\n\tPINCTRL_PIN(197, \"GPIO_197\"),\n\tPINCTRL_PIN(198, \"GPIO_198\"),\n\tPINCTRL_PIN(199, \"GPIO_199\"),\n\tPINCTRL_PIN(200, \"GPIO_200\"),\n\tPINCTRL_PIN(201, \"GPIO_201\"),\n\tPINCTRL_PIN(202, \"GPIO_202\"),\n\tPINCTRL_PIN(203, \"GPIO_203\"),\n\tPINCTRL_PIN(204, \"GPIO_204\"),\n\tPINCTRL_PIN(205, \"GPIO_205\"),\n\tPINCTRL_PIN(206, \"GPIO_206\"),\n\tPINCTRL_PIN(207, \"GPIO_207\"),\n\tPINCTRL_PIN(208, \"GPIO_208\"),\n\tPINCTRL_PIN(209, \"GPIO_209\"),\n\tPINCTRL_PIN(210, \"UFS_RESET\"),\n\tPINCTRL_PIN(211, \"SDC2_CLK\"),\n\tPINCTRL_PIN(212, \"SDC2_CMD\"),\n\tPINCTRL_PIN(213, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\nDECLARE_MSM_GPIO_PINS(151);\nDECLARE_MSM_GPIO_PINS(152);\nDECLARE_MSM_GPIO_PINS(153);\nDECLARE_MSM_GPIO_PINS(154);\nDECLARE_MSM_GPIO_PINS(155);\nDECLARE_MSM_GPIO_PINS(156);\nDECLARE_MSM_GPIO_PINS(157);\nDECLARE_MSM_GPIO_PINS(158);\nDECLARE_MSM_GPIO_PINS(159);\nDECLARE_MSM_GPIO_PINS(160);\nDECLARE_MSM_GPIO_PINS(161);\nDECLARE_MSM_GPIO_PINS(162);\nDECLARE_MSM_GPIO_PINS(163);\nDECLARE_MSM_GPIO_PINS(164);\nDECLARE_MSM_GPIO_PINS(165);\nDECLARE_MSM_GPIO_PINS(166);\nDECLARE_MSM_GPIO_PINS(167);\nDECLARE_MSM_GPIO_PINS(168);\nDECLARE_MSM_GPIO_PINS(169);\nDECLARE_MSM_GPIO_PINS(170);\nDECLARE_MSM_GPIO_PINS(171);\nDECLARE_MSM_GPIO_PINS(172);\nDECLARE_MSM_GPIO_PINS(173);\nDECLARE_MSM_GPIO_PINS(174);\nDECLARE_MSM_GPIO_PINS(175);\nDECLARE_MSM_GPIO_PINS(176);\nDECLARE_MSM_GPIO_PINS(177);\nDECLARE_MSM_GPIO_PINS(178);\nDECLARE_MSM_GPIO_PINS(179);\nDECLARE_MSM_GPIO_PINS(180);\nDECLARE_MSM_GPIO_PINS(181);\nDECLARE_MSM_GPIO_PINS(182);\nDECLARE_MSM_GPIO_PINS(183);\nDECLARE_MSM_GPIO_PINS(184);\nDECLARE_MSM_GPIO_PINS(185);\nDECLARE_MSM_GPIO_PINS(186);\nDECLARE_MSM_GPIO_PINS(187);\nDECLARE_MSM_GPIO_PINS(188);\nDECLARE_MSM_GPIO_PINS(189);\nDECLARE_MSM_GPIO_PINS(190);\nDECLARE_MSM_GPIO_PINS(191);\nDECLARE_MSM_GPIO_PINS(192);\nDECLARE_MSM_GPIO_PINS(193);\nDECLARE_MSM_GPIO_PINS(194);\nDECLARE_MSM_GPIO_PINS(195);\nDECLARE_MSM_GPIO_PINS(196);\nDECLARE_MSM_GPIO_PINS(197);\nDECLARE_MSM_GPIO_PINS(198);\nDECLARE_MSM_GPIO_PINS(199);\nDECLARE_MSM_GPIO_PINS(200);\nDECLARE_MSM_GPIO_PINS(201);\nDECLARE_MSM_GPIO_PINS(202);\nDECLARE_MSM_GPIO_PINS(203);\nDECLARE_MSM_GPIO_PINS(204);\nDECLARE_MSM_GPIO_PINS(205);\nDECLARE_MSM_GPIO_PINS(206);\nDECLARE_MSM_GPIO_PINS(207);\nDECLARE_MSM_GPIO_PINS(208);\nDECLARE_MSM_GPIO_PINS(209);\n\nstatic const unsigned int ufs_reset_pins[] = { 210 };\nstatic const unsigned int sdc2_clk_pins[] = { 211 };\nstatic const unsigned int sdc2_cmd_pins[] = { 212 };\nstatic const unsigned int sdc2_data_pins[] = { 213 };\n\nenum sm8550_functions {\n\tmsm_mux_gpio,\n\tmsm_mux_aon_cci,\n\tmsm_mux_aoss_cti,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_usb,\n\tmsm_mux_audio_ext_mclk0,\n\tmsm_mux_audio_ext_mclk1,\n\tmsm_mux_audio_ref_clk,\n\tmsm_mux_cam_aon_mclk4,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async_in,\n\tmsm_mux_cci_i2c_scl,\n\tmsm_mux_cci_i2c_sda,\n\tmsm_mux_cci_timer,\n\tmsm_mux_cmu_rng,\n\tmsm_mux_coex_uart1_rx,\n\tmsm_mux_coex_uart1_tx,\n\tmsm_mux_coex_uart2_rx,\n\tmsm_mux_coex_uart2_tx,\n\tmsm_mux_cri_trng,\n\tmsm_mux_dbg_out_clk,\n\tmsm_mux_ddr_bist_complete,\n\tmsm_mux_ddr_bist_fail,\n\tmsm_mux_ddr_bist_start,\n\tmsm_mux_ddr_bist_stop,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_dp_hot,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_i2chub0_se0,\n\tmsm_mux_i2chub0_se1,\n\tmsm_mux_i2chub0_se2,\n\tmsm_mux_i2chub0_se3,\n\tmsm_mux_i2chub0_se4,\n\tmsm_mux_i2chub0_se5,\n\tmsm_mux_i2chub0_se6,\n\tmsm_mux_i2chub0_se7,\n\tmsm_mux_i2chub0_se8,\n\tmsm_mux_i2chub0_se9,\n\tmsm_mux_i2s0_data0,\n\tmsm_mux_i2s0_data1,\n\tmsm_mux_i2s0_sck,\n\tmsm_mux_i2s0_ws,\n\tmsm_mux_i2s1_data0,\n\tmsm_mux_i2s1_data1,\n\tmsm_mux_i2s1_sck,\n\tmsm_mux_i2s1_ws,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync0_out,\n\tmsm_mux_mdp_vsync1_out,\n\tmsm_mux_mdp_vsync2_out,\n\tmsm_mux_mdp_vsync3_out,\n\tmsm_mux_mdp_vsync_e,\n\tmsm_mux_nav_gpio0,\n\tmsm_mux_nav_gpio1,\n\tmsm_mux_nav_gpio2,\n\tmsm_mux_pcie0_clk_req_n,\n\tmsm_mux_pcie1_clk_req_n,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist_sync,\n\tmsm_mux_pll_clk_aux,\n\tmsm_mux_prng_rosc0,\n\tmsm_mux_prng_rosc1,\n\tmsm_mux_prng_rosc2,\n\tmsm_mux_prng_rosc3,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qlink0_enable,\n\tmsm_mux_qlink0_request,\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_qlink1_enable,\n\tmsm_mux_qlink1_request,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qlink2_enable,\n\tmsm_mux_qlink2_request,\n\tmsm_mux_qlink2_wmss,\n\tmsm_mux_qspi0,\n\tmsm_mux_qspi1,\n\tmsm_mux_qspi2,\n\tmsm_mux_qspi3,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qup1_se0,\n\tmsm_mux_qup1_se1,\n\tmsm_mux_qup1_se2,\n\tmsm_mux_qup1_se3,\n\tmsm_mux_qup1_se4,\n\tmsm_mux_qup1_se5,\n\tmsm_mux_qup1_se6,\n\tmsm_mux_qup1_se7,\n\tmsm_mux_qup2_se0,\n\tmsm_mux_qup2_se0_l0_mira,\n\tmsm_mux_qup2_se0_l0_mirb,\n\tmsm_mux_qup2_se0_l1_mira,\n\tmsm_mux_qup2_se0_l1_mirb,\n\tmsm_mux_qup2_se0_l2_mira,\n\tmsm_mux_qup2_se0_l2_mirb,\n\tmsm_mux_qup2_se0_l3_mira,\n\tmsm_mux_qup2_se0_l3_mirb,\n\tmsm_mux_qup2_se1,\n\tmsm_mux_qup2_se2,\n\tmsm_mux_qup2_se3,\n\tmsm_mux_qup2_se4,\n\tmsm_mux_qup2_se5,\n\tmsm_mux_qup2_se6,\n\tmsm_mux_qup2_se7,\n\tmsm_mux_resout_n,\n\tmsm_mux_sd_write_protect,\n\tmsm_mux_sdc40,\n\tmsm_mux_sdc41,\n\tmsm_mux_sdc42,\n\tmsm_mux_sdc43,\n\tmsm_mux_sdc4_clk,\n\tmsm_mux_sdc4_cmd,\n\tmsm_mux_tb_trig_sdc2,\n\tmsm_mux_tb_trig_sdc4,\n\tmsm_mux_tgu_ch0_trigout,\n\tmsm_mux_tgu_ch1_trigout,\n\tmsm_mux_tgu_ch2_trigout,\n\tmsm_mux_tgu_ch3_trigout,\n\tmsm_mux_tmess_prng0,\n\tmsm_mux_tmess_prng1,\n\tmsm_mux_tmess_prng2,\n\tmsm_mux_tmess_prng3,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_tsense_pwm3,\n\tmsm_mux_uim0_clk,\n\tmsm_mux_uim0_data,\n\tmsm_mux_uim0_present,\n\tmsm_mux_uim0_reset,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_usb1_hs,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_0,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger_mirnat,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\", \"gpio150\", \"gpio151\", \"gpio152\",\n\t\"gpio153\", \"gpio154\", \"gpio155\", \"gpio156\", \"gpio157\", \"gpio158\",\n\t\"gpio159\", \"gpio160\", \"gpio161\", \"gpio162\", \"gpio163\", \"gpio164\",\n\t\"gpio165\", \"gpio166\", \"gpio167\", \"gpio168\", \"gpio169\", \"gpio170\",\n\t\"gpio171\", \"gpio172\", \"gpio173\", \"gpio174\", \"gpio175\", \"gpio176\",\n\t\"gpio177\", \"gpio178\", \"gpio179\", \"gpio180\", \"gpio181\", \"gpio182\",\n\t\"gpio183\", \"gpio184\", \"gpio185\", \"gpio186\", \"gpio187\", \"gpio188\",\n\t\"gpio189\", \"gpio190\", \"gpio191\", \"gpio192\", \"gpio193\", \"gpio194\",\n\t\"gpio195\", \"gpio196\", \"gpio197\", \"gpio198\", \"gpio199\", \"gpio200\",\n\t\"gpio201\", \"gpio202\", \"gpio203\", \"gpio204\", \"gpio205\", \"gpio206\",\n\t\"gpio207\", \"gpio208\", \"gpio209\",\n};\n\nstatic const char * const aon_cci_groups[] = {\n\t\"gpio208\", \"gpio209\",\n};\n\nstatic const char * const aoss_cti_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char *const atest_char_groups[] = {\n\t\"gpio130\", \"gpio132\", \"gpio133\", \"gpio134\", \"gpio135\",\n};\n\nstatic const char *const atest_usb_groups[] = {\n\t\"gpio37\", \"gpio39\", \"gpio55\", \"gpio149\", \"gpio148\",\n};\n\nstatic const char *const audio_ext_mclk0_groups[] = {\n\t\"gpio125\",\n};\n\nstatic const char *const audio_ext_mclk1_groups[] = {\n\t\"gpio124\",\n};\n\nstatic const char *const audio_ref_clk_groups[] = {\n\t\"gpio124\",\n};\n\nstatic const char *const cam_aon_mclk4_groups[] = {\n\t\"gpio104\",\n};\n\nstatic const char *const cam_mclk_groups[] = {\n\t\"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\",\n\t\"gpio105\", \"gpio106\", \"gpio107\",\n};\n\nstatic const char *const cci_async_in_groups[] = {\n\t\"gpio71\", \"gpio72\", \"gpio109\",\n};\n\nstatic const char *const cci_i2c_scl_groups[] = {\n\t\"gpio111\", \"gpio113\", \"gpio115\", \"gpio75\", \"gpio1\",\n};\n\nstatic const char *const cci_i2c_sda_groups[] = {\n\t\"gpio110\", \"gpio112\", \"gpio114\", \"gpio74\", \"gpio0\",\n};\n\nstatic const char *const cci_timer_groups[] = {\n\t\"gpio116\", \"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\",\n};\n\nstatic const char *const cmu_rng_groups[] = {\n\t\"gpio129\", \"gpio128\", \"gpio127\", \"gpio122\",\n};\n\nstatic const char *const coex_uart1_rx_groups[] = {\n\t\"gpio148\",\n};\n\nstatic const char *const coex_uart1_tx_groups[] = {\n\t\"gpio149\",\n};\n\nstatic const char *const coex_uart2_rx_groups[] = {\n\t\"gpio150\",\n};\n\nstatic const char *const coex_uart2_tx_groups[] = {\n\t\"gpio151\",\n};\n\nstatic const char *const cri_trng_groups[] = {\n\t\"gpio187\",\n};\n\nstatic const char *const dbg_out_clk_groups[] = {\n\t\"gpio89\",\n};\n\nstatic const char *const ddr_bist_complete_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char *const ddr_bist_fail_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char *const ddr_bist_start_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char *const ddr_bist_stop_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char *const ddr_pxi0_groups[] = {\n\t\"gpio51\",\n\t\"gpio52\",\n};\n\nstatic const char *const ddr_pxi1_groups[] = {\n\t\"gpio40\",\n\t\"gpio41\",\n};\n\nstatic const char *const ddr_pxi2_groups[] = {\n\t\"gpio45\",\n\t\"gpio47\",\n};\n\nstatic const char *const ddr_pxi3_groups[] = {\n\t\"gpio43\",\n\t\"gpio44\",\n};\n\nstatic const char *const dp_hot_groups[] = {\n\t\"gpio47\",\n};\n\nstatic const char *const gcc_gp1_groups[] = {\n\t\"gpio86\",\n\t\"gpio134\",\n};\n\nstatic const char *const gcc_gp2_groups[] = {\n\t\"gpio87\",\n\t\"gpio135\",\n};\n\nstatic const char *const gcc_gp3_groups[] = {\n\t\"gpio88\",\n\t\"gpio136\",\n};\n\nstatic const char *const i2chub0_se0_groups[] = {\n\t\"gpio16\",\n\t\"gpio17\",\n};\n\nstatic const char *const i2chub0_se1_groups[] = {\n\t\"gpio18\",\n\t\"gpio19\",\n};\n\nstatic const char *const i2chub0_se2_groups[] = {\n\t\"gpio20\",\n\t\"gpio21\",\n};\n\nstatic const char *const i2chub0_se3_groups[] = {\n\t\"gpio22\",\n\t\"gpio23\",\n};\n\nstatic const char *const i2chub0_se4_groups[] = {\n\t\"gpio4\",\n\t\"gpio5\",\n};\n\nstatic const char *const i2chub0_se5_groups[] = {\n\t\"gpio6\",\n\t\"gpio7\",\n};\n\nstatic const char *const i2chub0_se6_groups[] = {\n\t\"gpio8\",\n\t\"gpio9\",\n};\n\nstatic const char *const i2chub0_se7_groups[] = {\n\t\"gpio10\",\n\t\"gpio11\",\n};\n\nstatic const char *const i2chub0_se8_groups[] = {\n\t\"gpio206\",\n\t\"gpio207\",\n};\n\nstatic const char *const i2chub0_se9_groups[] = {\n\t\"gpio84\",\n\t\"gpio85\",\n};\n\nstatic const char *const i2s0_data0_groups[] = {\n\t\"gpio127\",\n};\n\nstatic const char *const i2s0_data1_groups[] = {\n\t\"gpio128\",\n};\n\nstatic const char *const i2s0_sck_groups[] = {\n\t\"gpio126\",\n};\n\nstatic const char *const i2s0_ws_groups[] = {\n\t\"gpio129\",\n};\n\nstatic const char *const i2s1_data0_groups[] = {\n\t\"gpio122\",\n};\n\nstatic const char *const i2s1_data1_groups[] = {\n\t\"gpio124\",\n};\n\nstatic const char *const i2s1_sck_groups[] = {\n\t\"gpio121\",\n};\n\nstatic const char *const i2s1_ws_groups[] = {\n\t\"gpio123\",\n};\n\nstatic const char *const ibi_i3c_groups[] = {\n\t\"gpio0\",  \"gpio1\",  \"gpio28\", \"gpio29\", \"gpio32\",\n\t\"gpio33\", \"gpio56\", \"gpio57\", \"gpio60\", \"gpio61\",\n};\n\nstatic const char *const jitter_bist_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char *const mdp_vsync_groups[] = {\n\t\"gpio86\",\n\t\"gpio87\",\n\t\"gpio133\",\n\t\"gpio137\",\n};\n\nstatic const char *const mdp_vsync0_out_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char *const mdp_vsync1_out_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char *const mdp_vsync2_out_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char *const mdp_vsync3_out_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char *const mdp_vsync_e_groups[] = {\n\t\"gpio88\",\n};\n\nstatic const char *const nav_gpio0_groups[] = {\n\t\"gpio154\",\n};\n\nstatic const char *const nav_gpio1_groups[] = {\n\t\"gpio155\",\n};\n\nstatic const char *const nav_gpio2_groups[] = {\n\t\"gpio153\",\n};\n\nstatic const char *const pcie0_clk_req_n_groups[] = {\n\t\"gpio95\",\n};\n\nstatic const char *const pcie1_clk_req_n_groups[] = {\n\t\"gpio98\",\n};\n\nstatic const char *const phase_flag_groups[] = {\n\t\"gpio0\", \"gpio2\", \"gpio3\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio59\",\n\t\"gpio63\", \"gpio64\", \"gpio65\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio75\", \"gpio76\",\n\t\"gpio77\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio92\", \"gpio83\", \"gpio94\", \"gpio95\",\n\t\"gpio96\", \"gpio97\", \"gpio98\", \"gpio99\", \"gpio116\", \"gpio117\", \"gpio119\", \"gpio120\",\n};\n\nstatic const char *const pll_bist_sync_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char *const pll_clk_aux_groups[] = {\n\t\"gpio107\",\n};\n\nstatic const char *const prng_rosc0_groups[] = {\n\t\"gpio186\",\n};\n\nstatic const char *const prng_rosc1_groups[] = {\n\t\"gpio183\",\n};\n\nstatic const char *const prng_rosc2_groups[] = {\n\t\"gpio182\",\n};\n\nstatic const char *const prng_rosc3_groups[] = {\n\t\"gpio181\",\n};\n\nstatic const char *const qdss_cti_groups[] = {\n\t\"gpio10\",  \"gpio11\",  \"gpio75\",  \"gpio79\",\n\t\"gpio159\", \"gpio160\", \"gpio161\", \"gpio162\",\n};\n\nstatic const char *const qdss_gpio_groups[] = {\n\t\"gpio59\", \"gpio64\", \"gpio73\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\",\n\t\"gpio104\", \"gpio105\", \"gpio110\", \"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\",\n\t\"gpio115\", \"gpio116\", \"gpio117\", \"gpio120\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio148\", \"gpio149\",\n\t\"gpio150\", \"gpio151\", \"gpio152\", \"gpio153\", \"gpio154\", \"gpio155\", \"gpio156\",\n\t\"gpio157\",\n};\n\nstatic const char *const qlink0_enable_groups[] = {\n\t\"gpio157\",\n};\n\nstatic const char *const qlink0_request_groups[] = {\n\t\"gpio156\",\n};\n\nstatic const char *const qlink0_wmss_groups[] = {\n\t\"gpio158\",\n};\n\nstatic const char *const qlink1_enable_groups[] = {\n\t\"gpio160\",\n};\n\nstatic const char *const qlink1_request_groups[] = {\n\t\"gpio159\",\n};\n\nstatic const char *const qlink1_wmss_groups[] = {\n\t\"gpio161\",\n};\n\nstatic const char *const qlink2_enable_groups[] = {\n\t\"gpio163\",\n};\n\nstatic const char *const qlink2_request_groups[] = {\n\t\"gpio162\",\n};\n\nstatic const char *const qlink2_wmss_groups[] = {\n\t\"gpio164\",\n};\n\nstatic const char *const qspi0_groups[] = {\n\t\"gpio89\",\n};\n\nstatic const char *const qspi1_groups[] = {\n\t\"gpio90\",\n};\n\nstatic const char *const qspi2_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char *const qspi3_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char *const qspi_clk_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char *const qspi_cs_groups[] = {\n\t\"gpio51\", \"gpio91\",\n};\n\nstatic const char *const qup1_se0_groups[] = {\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\n\nstatic const char *const qup1_se1_groups[] = {\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\n\nstatic const char *const qup1_se2_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio36\",\n\t\"gpio37\", \"gpio38\", \"gpio39\",\n};\n\nstatic const char *const qup1_se3_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n};\n\nstatic const char *const qup1_se4_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char *const qup1_se5_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n};\n\nstatic const char *const qup1_se6_groups[] = {\n\t\"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\",\n};\n\nstatic const char *const qup1_se7_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\n\nstatic const char *const qup2_se0_groups[] = {\n\t\"gpio63\", \"gpio66\", \"gpio67\",\n};\n\nstatic const char *const qup2_se0_l0_mira_groups[] = {\n\t\"gpio56\",\n};\n\nstatic const char *const qup2_se0_l0_mirb_groups[] = {\n\t\"gpio0\",\n};\n\nstatic const char *const qup2_se0_l1_mira_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char *const qup2_se0_l1_mirb_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char *const qup2_se0_l2_mira_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char *const qup2_se0_l2_mirb_groups[] = {\n\t\"gpio109\",\n};\n\nstatic const char *const qup2_se0_l3_mira_groups[] = {\n\t\"gpio59\",\n};\n\nstatic const char *const qup2_se0_l3_mirb_groups[] = {\n\t\"gpio107\",\n};\n\nstatic const char *const qup2_se1_groups[] = {\n\t\"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n};\n\nstatic const char *const qup2_se2_groups[] = {\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\",\n};\n\nstatic const char *const qup2_se3_groups[] = {\n\t\"gpio68\", \"gpio69\", \"gpio70\", \"gpio71\",\n};\n\nstatic const char *const qup2_se4_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio118\", \"gpio119\",\n};\n\nstatic const char *const qup2_se5_groups[] = {\n\t\"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\",\n};\n\nstatic const char *const qup2_se6_groups[] = {\n\t\"gpio76\", \"gpio77\", \"gpio78\", \"gpio79\",\n};\n\nstatic const char *const qup2_se7_groups[] = {\n\t\"gpio72\", \"gpio106\", \"gpio74\", \"gpio75\",\n};\n\nstatic const char * const resout_n_groups[] = {\n\t\"gpio92\",\n};\n\nstatic const char *const sd_write_protect_groups[] = {\n\t\"gpio93\",\n};\n\nstatic const char *const sdc40_groups[] = {\n\t\"gpio89\",\n};\n\nstatic const char *const sdc41_groups[] = {\n\t\"gpio90\",\n};\n\nstatic const char *const sdc42_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char *const sdc43_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char *const sdc4_clk_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char *const sdc4_cmd_groups[] = {\n\t\"gpio51\",\n};\n\nstatic const char * const tb_trig_sdc2_groups[] = {\n\t\"gpio64\",\n};\n\nstatic const char * const tb_trig_sdc4_groups[] = {\n\t\"gpio91\",\n};\n\nstatic const char * const tgu_ch0_trigout_groups[] = {\n\t\"gpio64\",\n};\n\nstatic const char * const tgu_ch1_trigout_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const tgu_ch2_trigout_groups[] = {\n\t\"gpio66\",\n};\n\nstatic const char * const tgu_ch3_trigout_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char *const tmess_prng0_groups[] = {\n\t\"gpio92\",\n};\n\nstatic const char *const tmess_prng1_groups[] = {\n\t\"gpio94\",\n};\n\nstatic const char *const tmess_prng2_groups[] = {\n\t\"gpio95\",\n};\n\nstatic const char *const tmess_prng3_groups[] = {\n\t\"gpio96\",\n};\n\nstatic const char *const tsense_pwm1_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char *const tsense_pwm2_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char *const tsense_pwm3_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char *const uim0_clk_groups[] = {\n\t\"gpio131\",\n};\n\nstatic const char *const uim0_data_groups[] = {\n\t\"gpio130\",\n};\n\nstatic const char *const uim0_present_groups[] = {\n\t\"gpio27\",\n};\n\nstatic const char *const uim0_reset_groups[] = {\n\t\"gpio132\",\n};\n\nstatic const char *const uim1_clk_groups[] = {\n\t\"gpio135\",\n};\n\nstatic const char *const uim1_data_groups[] = {\n\t\"gpio134\",\n};\n\nstatic const char *const uim1_present_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char *const uim1_reset_groups[] = {\n\t\"gpio136\",\n};\n\nstatic const char *const usb1_hs_groups[] = {\n\t\"gpio90\",\n};\n\nstatic const char *const usb_phy_groups[] = {\n\t\"gpio11\",\n\t\"gpio48\",\n};\n\nstatic const char *const vfr_0_groups[] = {\n\t\"gpio150\",\n};\n\nstatic const char *const vfr_1_groups[] = {\n\t\"gpio155\",\n};\n\nstatic const char *const vsense_trigger_mirnat_groups[] = {\n\t\"gpio24\",\n};\n\nstatic const struct pinfunction sm8550_functions[] = {\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(aon_cci),\n\tMSM_PIN_FUNCTION(aoss_cti),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_usb),\n\tMSM_PIN_FUNCTION(audio_ext_mclk0),\n\tMSM_PIN_FUNCTION(audio_ext_mclk1),\n\tMSM_PIN_FUNCTION(audio_ref_clk),\n\tMSM_PIN_FUNCTION(cam_aon_mclk4),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async_in),\n\tMSM_PIN_FUNCTION(cci_i2c_scl),\n\tMSM_PIN_FUNCTION(cci_i2c_sda),\n\tMSM_PIN_FUNCTION(cci_timer),\n\tMSM_PIN_FUNCTION(cmu_rng),\n\tMSM_PIN_FUNCTION(coex_uart1_rx),\n\tMSM_PIN_FUNCTION(coex_uart1_tx),\n\tMSM_PIN_FUNCTION(coex_uart2_rx),\n\tMSM_PIN_FUNCTION(coex_uart2_tx),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(dbg_out_clk),\n\tMSM_PIN_FUNCTION(ddr_bist_complete),\n\tMSM_PIN_FUNCTION(ddr_bist_fail),\n\tMSM_PIN_FUNCTION(ddr_bist_start),\n\tMSM_PIN_FUNCTION(ddr_bist_stop),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(dp_hot),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(i2chub0_se0),\n\tMSM_PIN_FUNCTION(i2chub0_se1),\n\tMSM_PIN_FUNCTION(i2chub0_se2),\n\tMSM_PIN_FUNCTION(i2chub0_se3),\n\tMSM_PIN_FUNCTION(i2chub0_se4),\n\tMSM_PIN_FUNCTION(i2chub0_se5),\n\tMSM_PIN_FUNCTION(i2chub0_se6),\n\tMSM_PIN_FUNCTION(i2chub0_se7),\n\tMSM_PIN_FUNCTION(i2chub0_se8),\n\tMSM_PIN_FUNCTION(i2chub0_se9),\n\tMSM_PIN_FUNCTION(i2s0_data0),\n\tMSM_PIN_FUNCTION(i2s0_data1),\n\tMSM_PIN_FUNCTION(i2s0_sck),\n\tMSM_PIN_FUNCTION(i2s0_ws),\n\tMSM_PIN_FUNCTION(i2s1_data0),\n\tMSM_PIN_FUNCTION(i2s1_data1),\n\tMSM_PIN_FUNCTION(i2s1_sck),\n\tMSM_PIN_FUNCTION(i2s1_ws),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync0_out),\n\tMSM_PIN_FUNCTION(mdp_vsync1_out),\n\tMSM_PIN_FUNCTION(mdp_vsync2_out),\n\tMSM_PIN_FUNCTION(mdp_vsync3_out),\n\tMSM_PIN_FUNCTION(mdp_vsync_e),\n\tMSM_PIN_FUNCTION(nav_gpio0),\n\tMSM_PIN_FUNCTION(nav_gpio1),\n\tMSM_PIN_FUNCTION(nav_gpio2),\n\tMSM_PIN_FUNCTION(pcie0_clk_req_n),\n\tMSM_PIN_FUNCTION(pcie1_clk_req_n),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist_sync),\n\tMSM_PIN_FUNCTION(pll_clk_aux),\n\tMSM_PIN_FUNCTION(prng_rosc0),\n\tMSM_PIN_FUNCTION(prng_rosc1),\n\tMSM_PIN_FUNCTION(prng_rosc2),\n\tMSM_PIN_FUNCTION(prng_rosc3),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qlink0_enable),\n\tMSM_PIN_FUNCTION(qlink0_request),\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(qlink1_enable),\n\tMSM_PIN_FUNCTION(qlink1_request),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qlink2_enable),\n\tMSM_PIN_FUNCTION(qlink2_request),\n\tMSM_PIN_FUNCTION(qlink2_wmss),\n\tMSM_PIN_FUNCTION(qspi0),\n\tMSM_PIN_FUNCTION(qspi1),\n\tMSM_PIN_FUNCTION(qspi2),\n\tMSM_PIN_FUNCTION(qspi3),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qup1_se0),\n\tMSM_PIN_FUNCTION(qup1_se1),\n\tMSM_PIN_FUNCTION(qup1_se2),\n\tMSM_PIN_FUNCTION(qup1_se3),\n\tMSM_PIN_FUNCTION(qup1_se4),\n\tMSM_PIN_FUNCTION(qup1_se5),\n\tMSM_PIN_FUNCTION(qup1_se6),\n\tMSM_PIN_FUNCTION(qup1_se7),\n\tMSM_PIN_FUNCTION(qup2_se0),\n\tMSM_PIN_FUNCTION(qup2_se0_l0_mira),\n\tMSM_PIN_FUNCTION(qup2_se0_l0_mirb),\n\tMSM_PIN_FUNCTION(qup2_se0_l1_mira),\n\tMSM_PIN_FUNCTION(qup2_se0_l1_mirb),\n\tMSM_PIN_FUNCTION(qup2_se0_l2_mira),\n\tMSM_PIN_FUNCTION(qup2_se0_l2_mirb),\n\tMSM_PIN_FUNCTION(qup2_se0_l3_mira),\n\tMSM_PIN_FUNCTION(qup2_se0_l3_mirb),\n\tMSM_PIN_FUNCTION(qup2_se1),\n\tMSM_PIN_FUNCTION(qup2_se2),\n\tMSM_PIN_FUNCTION(qup2_se3),\n\tMSM_PIN_FUNCTION(qup2_se4),\n\tMSM_PIN_FUNCTION(qup2_se5),\n\tMSM_PIN_FUNCTION(qup2_se6),\n\tMSM_PIN_FUNCTION(qup2_se7),\n\tMSM_PIN_FUNCTION(resout_n),\n\tMSM_PIN_FUNCTION(sd_write_protect),\n\tMSM_PIN_FUNCTION(sdc40),\n\tMSM_PIN_FUNCTION(sdc41),\n\tMSM_PIN_FUNCTION(sdc42),\n\tMSM_PIN_FUNCTION(sdc43),\n\tMSM_PIN_FUNCTION(sdc4_clk),\n\tMSM_PIN_FUNCTION(sdc4_cmd),\n\tMSM_PIN_FUNCTION(tb_trig_sdc2),\n\tMSM_PIN_FUNCTION(tb_trig_sdc4),\n\tMSM_PIN_FUNCTION(tgu_ch0_trigout),\n\tMSM_PIN_FUNCTION(tgu_ch1_trigout),\n\tMSM_PIN_FUNCTION(tgu_ch2_trigout),\n\tMSM_PIN_FUNCTION(tgu_ch3_trigout),\n\tMSM_PIN_FUNCTION(tmess_prng0),\n\tMSM_PIN_FUNCTION(tmess_prng1),\n\tMSM_PIN_FUNCTION(tmess_prng2),\n\tMSM_PIN_FUNCTION(tmess_prng3),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(tsense_pwm3),\n\tMSM_PIN_FUNCTION(uim0_clk),\n\tMSM_PIN_FUNCTION(uim0_data),\n\tMSM_PIN_FUNCTION(uim0_present),\n\tMSM_PIN_FUNCTION(uim0_reset),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(usb1_hs),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_0),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger_mirnat),\n};\n\n \nstatic const struct msm_pingroup sm8550_groups[] = {\n\t[0] = PINGROUP(0, cci_i2c_sda, qup2_se0_l0_mirb, ibi_i3c, phase_flag, _, _, _, _, _),\n\t[1] = PINGROUP(1, cci_i2c_scl, qup2_se0_l1_mirb, ibi_i3c, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, qup2_se4, phase_flag, _, _, _, _, _, _, _),\n\t[3] = PINGROUP(3, qup2_se4, phase_flag, _, _, _, _, _, _, _),\n\t[4] = PINGROUP(4, i2chub0_se4, _, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, i2chub0_se4, _, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, i2chub0_se5, _, _, _, _, _, _, _, _),\n\t[7] = PINGROUP(7, i2chub0_se5, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, i2chub0_se6, _, _, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, i2chub0_se6, _, _, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, i2chub0_se7, qdss_cti, phase_flag, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, i2chub0_se7, usb_phy, qdss_cti, phase_flag, _, _, _, _, _),\n\t[12] = PINGROUP(12, phase_flag, _, _, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, phase_flag, _, _, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, _, _, _, _, _, _, _, _, _),\n\t[15] = PINGROUP(15, _, _, _, _, _, _, _, _, _),\n\t[16] = PINGROUP(16, i2chub0_se0, _, _, _, _, _, _, _, _),\n\t[17] = PINGROUP(17, i2chub0_se0, _, _, _, _, _, _, _, _),\n\t[18] = PINGROUP(18, i2chub0_se1, _, _, _, _, _, _, _, _),\n\t[19] = PINGROUP(19, i2chub0_se1, _, _, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, i2chub0_se2, pll_bist_sync, _, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, i2chub0_se2, _, _, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, i2chub0_se3, _, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, i2chub0_se3, _, _, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, qup1_se7, vsense_trigger_mirnat, _, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, qup1_se7, _, _, _, _, _, _, _, _),\n\t[26] = PINGROUP(26, qup1_se7, uim1_present, _, _, _, _, _, _, _),\n\t[27] = PINGROUP(27, qup1_se7, uim0_present, _, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, qup1_se0, ibi_i3c, _, _, _, _, _, _, _),\n\t[29] = PINGROUP(29, qup1_se0, ibi_i3c, _, _, _, _, _, _, _),\n\t[30] = PINGROUP(30, qup1_se0, _, _, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, qup1_se0, _, _, _, _, _, _, _, _),\n\t[32] = PINGROUP(32, qup1_se1, ibi_i3c, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, qup1_se1, ibi_i3c, _, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, qup1_se1, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, qup1_se1, _, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, qup1_se2, ddr_bist_fail, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, qup1_se2, ddr_bist_start, _, atest_usb, _, _, _, _, _),\n\t[38] = PINGROUP(38, qup1_se2, _, _, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, qup1_se2, _, atest_usb, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, qup1_se3, qup1_se2, ddr_bist_complete, _, ddr_pxi1, _, _, _, _),\n\t[41] = PINGROUP(41, qup1_se3, qup1_se2, ddr_bist_stop, _, ddr_pxi1, _, _, _, _),\n\t[42] = PINGROUP(42, qup1_se3, qup1_se2, _, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, qup1_se3, jitter_bist, ddr_pxi3, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, qup1_se4, aoss_cti, ddr_pxi3, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, qup1_se4, aoss_cti, ddr_pxi2, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, qup1_se4, aoss_cti, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, qup1_se4, aoss_cti, dp_hot, ddr_pxi2, _, _, _, _, _),\n\t[48] = PINGROUP(48, usb_phy, qup1_se6, qspi2, sdc42, _, _, _, _, _),\n\t[49] = PINGROUP(49, qup1_se6, qspi3, sdc43, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, qup1_se6, qspi_clk, sdc4_clk, tsense_pwm1, tsense_pwm2, tsense_pwm3, _, _, _),\n\t[51] = PINGROUP(51, qup1_se6, qspi_cs, sdc4_cmd, ddr_pxi0, _, _, _, _, _),\n\t[52] = PINGROUP(52, _, qup1_se5, ddr_pxi0, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, _, qup1_se5, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, _, qup1_se5, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, qup1_se5, atest_usb, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, qup2_se0_l0_mira, ibi_i3c, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, qup2_se0_l1_mira, ibi_i3c, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, qup2_se0_l2_mira, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, qup2_se0_l3_mira, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[60] = PINGROUP(60, qup2_se1, ibi_i3c, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, qup2_se1, ibi_i3c, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, qup2_se1, _, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, qup2_se1, qup2_se0, phase_flag, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, qup2_se2, tb_trig_sdc2, phase_flag, tgu_ch0_trigout, _, qdss_gpio, _, _, _),\n\t[65] = PINGROUP(65, qup2_se2, phase_flag, tgu_ch1_trigout, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, qup2_se2, qup2_se0, tgu_ch2_trigout, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, qup2_se2, qup2_se0, phase_flag, tgu_ch3_trigout, _, _, _, _, _),\n\t[68] = PINGROUP(68, qup2_se3, phase_flag, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, qup2_se3, phase_flag, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, qup2_se3, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, cci_async_in, qup2_se3, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, cci_async_in, qup2_se7, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, cci_i2c_sda, qup2_se7, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, cci_i2c_scl, qup2_se7, qdss_cti, phase_flag, _, _, _, _, _),\n\t[76] = PINGROUP(76, qup2_se6, phase_flag, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, qup2_se6, phase_flag, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, qup2_se6, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, qup2_se6, qdss_cti, phase_flag, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, qup2_se5, phase_flag, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, qup2_se5, phase_flag, _, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, qup2_se5, _, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, qup2_se5, phase_flag, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, i2chub0_se9, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, i2chub0_se9, _, _, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, mdp_vsync, mdp_vsync0_out, mdp_vsync1_out, gcc_gp1, _, _, _, _, _),\n\t[87] = PINGROUP(87, mdp_vsync, mdp_vsync2_out, mdp_vsync3_out, gcc_gp2, _, _, _, _, _),\n\t[88] = PINGROUP(88, mdp_vsync_e, gcc_gp3, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, qspi0, sdc40, dbg_out_clk, _, _, _, _, _, _),\n\t[90] = PINGROUP(90, usb1_hs, qspi1, sdc41, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, qspi_cs, tb_trig_sdc4, _, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, resout_n, phase_flag, tmess_prng0, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, sd_write_protect, _, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, phase_flag, tmess_prng1, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, pcie0_clk_req_n, phase_flag, tmess_prng2, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, phase_flag, tmess_prng3, _, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, phase_flag, _, _, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, pcie1_clk_req_n, phase_flag, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, phase_flag, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[103] = PINGROUP(103, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, cam_aon_mclk4, qdss_gpio, _, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, cam_mclk, qup2_se7, _, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, cam_mclk, qup2_se0_l3_mirb, pll_clk_aux, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, _, _, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, cci_async_in, qup2_se0_l2_mirb, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, cci_i2c_sda, qdss_gpio, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, cci_i2c_scl, qdss_gpio, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, cci_i2c_sda, qdss_gpio, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, cci_i2c_scl, qdss_gpio, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, cci_i2c_sda, qdss_gpio, _, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, cci_i2c_scl, qdss_gpio, _, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, cci_timer, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[117] = PINGROUP(117, cci_timer, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[118] = PINGROUP(118, qup2_se4, cci_timer, _, _, _, _, _, _, _),\n\t[119] = PINGROUP(119, qup2_se4, cci_timer, phase_flag, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, cci_timer, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[121] = PINGROUP(121, i2s1_sck, _, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, i2s1_data0, cmu_rng, _, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, i2s1_ws, _, _, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, i2s1_data1, audio_ext_mclk1, audio_ref_clk, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, audio_ext_mclk0, _, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, i2s0_sck, _, _, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, i2s0_data0, cmu_rng, _, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, i2s0_data1, cmu_rng, _, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, i2s0_ws, cmu_rng, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, uim0_data, atest_char, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, uim0_clk, _, _, _, _, _, _, _, _),\n\t[132] = PINGROUP(132, uim0_reset, atest_char, _, _, _, _, _, _, _),\n\t[133] = PINGROUP(133, mdp_vsync, atest_char, _, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, uim1_data, gcc_gp1, atest_char, _, _, _, _, _, _),\n\t[135] = PINGROUP(135, uim1_clk, gcc_gp2, atest_char, _, _, _, _, _, _),\n\t[136] = PINGROUP(136, uim1_reset, gcc_gp3, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, mdp_vsync, _, _, _, _, _, _, _, _),\n\t[138] = PINGROUP(138, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[145] = PINGROUP(145, _, _, qdss_gpio, _, _, _, _, _, _),\n\t[146] = PINGROUP(146, _, _, _, _, _, _, _, _, _),\n\t[147] = PINGROUP(147, _, _, _, _, _, _, _, _, _),\n\t[148] = PINGROUP(148, coex_uart1_rx, qdss_gpio, atest_usb, _, _, _, _, _, _),\n\t[149] = PINGROUP(149, coex_uart1_tx, qdss_gpio, atest_usb, _, _, _, _, _, _),\n\t[150] = PINGROUP(150, coex_uart2_rx, _, vfr_0, qdss_gpio, _, _, _, _, _),\n\t[151] = PINGROUP(151, coex_uart2_tx, _, qdss_gpio, _, _, _, _, _, _),\n\t[152] = PINGROUP(152, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[153] = PINGROUP(153, _, nav_gpio2, qdss_gpio, _, _, _, _, _, _),\n\t[154] = PINGROUP(154, nav_gpio0, qdss_gpio, _, _, _, _, _, _, _),\n\t[155] = PINGROUP(155, nav_gpio1, vfr_1, qdss_gpio, _, _, _, _, _, _),\n\t[156] = PINGROUP(156, qlink0_request, qdss_gpio, _, _, _, _, _, _, _),\n\t[157] = PINGROUP(157, qlink0_enable, qdss_gpio, _, _, _, _, _, _, _),\n\t[158] = PINGROUP(158, qlink0_wmss, _, _, _, _, _, _, _, _),\n\t[159] = PINGROUP(159, qlink1_request, qdss_cti, _, _, _, _, _, _, _),\n\t[160] = PINGROUP(160, qlink1_enable, qdss_cti, _, _, _, _, _, _, _),\n\t[161] = PINGROUP(161, qlink1_wmss, qdss_cti, _, _, _, _, _, _, _),\n\t[162] = PINGROUP(162, qlink2_request, qdss_cti, _, _, _, _, _, _, _),\n\t[163] = PINGROUP(163, qlink2_enable, _, _, _, _, _, _, _, _),\n\t[164] = PINGROUP(164, qlink2_wmss, _, _, _, _, _, _, _, _),\n\t[165] = PINGROUP(165, _, _, _, _, _, _, _, _, _),\n\t[166] = PINGROUP(166, _, _, _, _, _, _, _, _, _),\n\t[167] = PINGROUP(167, _, _, _, _, _, _, _, _, _),\n\t[168] = PINGROUP(168, _, _, _, _, _, _, _, _, _),\n\t[169] = PINGROUP(169, _, _, _, _, _, _, _, _, _),\n\t[170] = PINGROUP(170, _, _, _, _, _, _, _, _, _),\n\t[171] = PINGROUP(171, _, _, _, _, _, _, _, _, _),\n\t[172] = PINGROUP(172, _, _, _, _, _, _, _, _, _),\n\t[173] = PINGROUP(173, _, _, _, _, _, _, _, _, _),\n\t[174] = PINGROUP(174, _, _, _, _, _, _, _, _, _),\n\t[175] = PINGROUP(175, _, _, _, _, _, _, _, _, _),\n\t[176] = PINGROUP(176, _, _, _, _, _, _, _, _, _),\n\t[177] = PINGROUP(177, _, _, _, _, _, _, _, _, _),\n\t[178] = PINGROUP(178, _, _, _, _, _, _, _, _, _),\n\t[179] = PINGROUP(179, _, _, _, _, _, _, _, _, _),\n\t[180] = PINGROUP(180, _, _, _, _, _, _, _, _, _),\n\t[181] = PINGROUP(181, prng_rosc3, _, _, _, _, _, _, _, _),\n\t[182] = PINGROUP(182, prng_rosc2, _, _, _, _, _, _, _, _),\n\t[183] = PINGROUP(183, prng_rosc1, _, _, _, _, _, _, _, _),\n\t[184] = PINGROUP(184, _, _, _, _, _, _, _, _, _),\n\t[185] = PINGROUP(185, _, _, _, _, _, _, _, _, _),\n\t[186] = PINGROUP(186, prng_rosc0, _, _, _, _, _, _, _, _),\n\t[187] = PINGROUP(187, cri_trng, _, _, _, _, _, _, _, _),\n\t[188] = PINGROUP(188, _, _, _, _, _, _, _, _, _),\n\t[189] = PINGROUP(189, _, _, _, _, _, _, _, _, _),\n\t[190] = PINGROUP(190, _, _, _, _, _, _, _, _, _),\n\t[191] = PINGROUP(191, _, _, _, _, _, _, _, _, _),\n\t[192] = PINGROUP(192, _, _, _, _, _, _, _, _, _),\n\t[193] = PINGROUP(193, _, _, _, _, _, _, _, _, _),\n\t[194] = PINGROUP(194, _, _, _, _, _, _, _, _, _),\n\t[195] = PINGROUP(195, _, _, _, _, _, _, _, _, _),\n\t[196] = PINGROUP(196, _, _, _, _, _, _, _, _, _),\n\t[197] = PINGROUP(197, _, _, _, _, _, _, _, _, _),\n\t[198] = PINGROUP(198, _, _, _, _, _, _, _, _, _),\n\t[199] = PINGROUP(199, _, _, _, _, _, _, _, _, _),\n\t[200] = PINGROUP(200, _, _, _, _, _, _, _, _, _),\n\t[201] = PINGROUP(201, _, _, _, _, _, _, _, _, _),\n\t[202] = PINGROUP(202, _, _, _, _, _, _, _, _, _),\n\t[203] = PINGROUP(203, _, _, _, _, _, _, _, _, _),\n\t[204] = PINGROUP(204, _, _, _, _, _, _, _, _, _),\n\t[205] = PINGROUP(205, _, _, _, _, _, _, _, _, _),\n\t[206] = PINGROUP(206, i2chub0_se8, _, _, _, _, _, _, _, _),\n\t[207] = PINGROUP(207, i2chub0_se8, _, _, _, _, _, _, _, _),\n\t[208] = PINGROUP(208, aon_cci, _, _, _, _, _, _, _, _),\n\t[209] = PINGROUP(209, aon_cci, _, _, _, _, _, _, _, _),\n\t[210] = UFS_RESET(ufs_reset, 0xde000),\n\t[211] = SDC_QDSD_PINGROUP(sdc2_clk, 0xd6000, 14, 6),\n\t[212] = SDC_QDSD_PINGROUP(sdc2_cmd, 0xd6000, 11, 3),\n\t[213] = SDC_QDSD_PINGROUP(sdc2_data, 0xd6000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sm8550_pdc_map[] = {\n\t{ 0, 118 },   { 2, 90 },    { 3, 101 },   { 8, 60 },    { 9, 67 },\n\t{ 11, 103 },  { 14, 136 },  { 15, 78 },   { 16, 138 },  { 17, 80 },\n\t{ 18, 71 },   { 19, 59 },   { 25, 57 },   { 26, 74 },   { 27, 76 },\n\t{ 28, 62 },   { 31, 88 },   { 32, 63 },   { 35, 124 },  { 39, 92 },\n\t{ 40, 77 },   { 41, 83 },   { 43, 86 },   { 44, 75 },   { 45, 93 },\n\t{ 46, 96 },   { 47, 64 },   { 48, 110 },  { 51, 89 },   { 55, 95 },\n\t{ 56, 68 },   { 59, 87 },   { 60, 65 },   { 62, 100 },  { 63, 81 },\n\t{ 67, 79 },   { 71, 102 },  { 73, 82 },   { 75, 72 },   { 79, 140 },\n\t{ 82, 105 },  { 83, 104 },  { 84, 126 },  { 85, 142 },  { 86, 106 },\n\t{ 87, 107 },  { 88, 61 },   { 89, 111 },  { 95, 108 },  { 96, 109 },\n\t{ 98, 97 },   { 99, 58 },   { 107, 139 }, { 119, 94 },  { 120, 135 },\n\t{ 133, 52 },  { 137, 84 },  { 148, 66 },  { 150, 73 },  { 153, 70 },\n\t{ 154, 53 },  { 155, 69 },  { 156, 54 },  { 159, 55 },  { 162, 56 },\n\t{ 166, 116 }, { 169, 119 }, { 171, 120 }, { 172, 85 },  { 174, 98 },\n\t{ 176, 112 }, { 177, 51 },  { 181, 114 }, { 182, 115 }, { 185, 117 },\n\t{ 187, 91 },  { 188, 123 }, { 190, 127 }, { 191, 113 }, { 192, 128 },\n\t{ 193, 129 }, { 196, 133 }, { 197, 134 }, { 198, 50 },  { 199, 99 },\n\t{ 200, 49 },  { 201, 48 },  { 203, 125 }, { 205, 141 }, { 206, 137 },\n\t{ 207, 47 },  { 208, 121 }, { 209, 122 },\n};\n\nstatic const struct msm_pinctrl_soc_data sm8550_tlmm = {\n\t.pins = sm8550_pins,\n\t.npins = ARRAY_SIZE(sm8550_pins),\n\t.functions = sm8550_functions,\n\t.nfunctions = ARRAY_SIZE(sm8550_functions),\n\t.groups = sm8550_groups,\n\t.ngroups = ARRAY_SIZE(sm8550_groups),\n\t.ngpios = 211,\n\t.wakeirq_map = sm8550_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sm8550_pdc_map),\n\t.egpio_func = 9,\n};\n\nstatic int sm8550_tlmm_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sm8550_tlmm);\n}\n\nstatic const struct of_device_id sm8550_tlmm_of_match[] = {\n\t{ .compatible = \"qcom,sm8550-tlmm\", },\n\t{},\n};\n\nstatic struct platform_driver sm8550_tlmm_driver = {\n\t.driver = {\n\t\t.name = \"sm8550-tlmm\",\n\t\t.of_match_table = sm8550_tlmm_of_match,\n\t},\n\t.probe = sm8550_tlmm_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sm8550_tlmm_init(void)\n{\n\treturn platform_driver_register(&sm8550_tlmm_driver);\n}\narch_initcall(sm8550_tlmm_init);\n\nstatic void __exit sm8550_tlmm_exit(void)\n{\n\tplatform_driver_unregister(&sm8550_tlmm_driver);\n}\nmodule_exit(sm8550_tlmm_exit);\n\nMODULE_DESCRIPTION(\"QTI SM8550 TLMM driver\");\nMODULE_LICENSE(\"GPL\");\nMODULE_DEVICE_TABLE(of, sm8550_tlmm_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}