// Seed: 3789329516
module module_0 (
    input tri0 id_0,
    input logic id_1,
    input wire id_2,
    input logic id_3,
    output wand id_4,
    input supply0 id_5
);
  assign id_4 = id_0;
  parameter id_7 = 1;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_12 = id_9;
  always
  fork
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_12 <= -1;
        end
      end
      id_11 = (-1) == id_11;
      begin : LABEL_0
        begin : LABEL_0
          id_12 <= id_1;
        end
        id_11 += id_10;
      end
    end
  join_none
  wire id_16, id_17, id_18, id_19;
  wire id_20, id_21;
  assign id_15 = id_3;
  wire id_22, id_23;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    inout logic id_2,
    output tri id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    output logic id_7,
    input supply0 id_8,
    input tri1 id_9,
    input logic id_10
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_5,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wand id_12, id_13;
  always assert (-1) id_7 <= -1;
  assign id_7.id_2 = id_10;
  wand id_14, id_15 = -1 <= id_13;
  tri id_16, id_17;
  if (-1) wire id_18;
  assign id_15 = 1;
  assign id_13 = id_16;
  wire id_19;
endmodule
