[2025-09-18 00:28:22] START suite=cs trace=classification_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2908955 heartbeat IPC: 3.438 cumulative IPC: 3.438 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5048516 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5048516 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5048517 heartbeat IPC: 4.674 cumulative IPC: 5 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13831312 heartbeat IPC: 1.139 cumulative IPC: 1.139 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23718395 heartbeat IPC: 1.011 cumulative IPC: 1.071 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 33684208 heartbeat IPC: 1.003 cumulative IPC: 1.048 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 43105047 heartbeat IPC: 1.061 cumulative IPC: 1.051 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 52777456 heartbeat IPC: 1.034 cumulative IPC: 1.048 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 63988839 heartbeat IPC: 0.892 cumulative IPC: 1.018 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 75205911 heartbeat IPC: 0.8915 cumulative IPC: 0.9978 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 87915245 heartbeat IPC: 0.7868 cumulative IPC: 0.9654 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 99576971 heartbeat IPC: 0.8575 cumulative IPC: 0.9521 (Simulation time: 00 hr 10 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 108098639 cumulative IPC: 0.9251 (Simulation time: 00 hr 11 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 108098639 cumulative IPC: 0.9251 (Simulation time: 00 hr 11 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9251 instructions: 100000000 cycles: 108098639
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.00467 Average ROB Occupancy at Mispredict: 1.897e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00148
BRANCH_INDIRECT: 0.0016
BRANCH_CONDITIONAL: 0.00159
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 358331
LQ_STALL: 4321
SQ_STALL: 91966


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 185.17287
REPLAY_LOAD: 74.14263
NON_REPLAY_LOAD: 7.914483

== Total ==
ADDR_TRANS: 69625
REPLAY_LOAD: 46784
NON_REPLAY_LOAD: 241922

== Counts ==
ADDR_TRANS: 376
REPLAY_LOAD: 631
NON_REPLAY_LOAD: 30567

cpu0->cpu0_STLB TOTAL        ACCESS:     604820 HIT:     501070 MISS:     103750 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     604820 HIT:     501070 MISS:     103750 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 110.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1035335 HIT:     586454 MISS:     448881 MSHR_MERGE:       7100
cpu0->cpu0_L2C LOAD         ACCESS:     617493 HIT:     374057 MISS:     243436 MSHR_MERGE:        273
cpu0->cpu0_L2C RFO          ACCESS:      29690 HIT:      14600 MISS:      15090 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     111512 HIT:      77048 MISS:      34464 MSHR_MERGE:       6826
cpu0->cpu0_L2C WRITE        ACCESS:      48311 HIT:      48040 MISS:        271 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     228329 HIT:      72709 MISS:     155620 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      79194 ISSUED:      79128 USEFUL:      11873 USELESS:       6010
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6885876 HIT:    6841631 MISS:      44245 MSHR_MERGE:      12971
cpu0->cpu0_L1I LOAD         ACCESS:    6885876 HIT:    6841631 MISS:      44245 MSHR_MERGE:      12971
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 29.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11417734 HIT:   10324123 MISS:    1093611 MSHR_MERGE:     216987
cpu0->cpu0_L1D LOAD         ACCESS:    9262341 HIT:    8565413 MISS:     696928 MSHR_MERGE:     110709
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     163907 HIT:     125490 MISS:      38417 MSHR_MERGE:       6033
cpu0->cpu0_L1D WRITE        ACCESS:    1751277 HIT:    1621602 MISS:     129675 MSHR_MERGE:      99983
cpu0->cpu0_L1D TRANSLATION  ACCESS:     240209 HIT:      11618 MISS:     228591 MSHR_MERGE:        262
cpu0->cpu0_L1D PREFETCH REQUESTED:     171954 ISSUED:     163907 USEFUL:      19668 USELESS:      12477
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 31.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5642222 HIT:    5625817 MISS:      16405 MSHR_MERGE:       9781
cpu0->cpu0_ITLB LOAD         ACCESS:    5642222 HIT:    5625817 MISS:      16405 MSHR_MERGE:       9781
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 39.85 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10935812 HIT:   10170569 MISS:     765243 MSHR_MERGE:     167047
cpu0->cpu0_DTLB LOAD         ACCESS:   10935812 HIT:   10170569 MISS:     765243 MSHR_MERGE:     167047
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 23.25 cycles
cpu0->LLC TOTAL        ACCESS:     471611 HIT:     407604 MISS:      64007 MSHR_MERGE:         17
cpu0->LLC LOAD         ACCESS:     243163 HIT:     214698 MISS:      28465 MSHR_MERGE:          3
cpu0->LLC RFO          ACCESS:      15089 HIT:       1977 MISS:      13112 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      27638 HIT:      20878 MISS:       6760 MSHR_MERGE:         14
cpu0->LLC WRITE        ACCESS:      30101 HIT:      30076 MISS:         25 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     155620 HIT:     139975 MISS:      15645 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3014
  ROW_BUFFER_MISS:      60943
  AVG DBUS CONGESTED CYCLE: 6.952
Channel 0 WQ ROW_BUFFER_HIT:       4359
  ROW_BUFFER_MISS:      20095
  FULL:          0
Channel 0 REFRESHES ISSUED:       9008

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       400523       154363        51555         3736
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          470         7202        16516         2072
  STLB miss resolved @ L2C                0         1117        39803        56620         3812
  STLB miss resolved @ LLC                0         1008        29999       124303         4158
  STLB miss resolved @ MEM                0           79         1666         5878        11585

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               8914          255         3400         1049          261
---------------------------------------------------------------
  STLB miss resolved @ L1D               51            2           27          164           99
  STLB miss resolved @ L2C               60           27           94          110           26
  STLB miss resolved @ LLC              175           33          188          927          184
  STLB miss resolved @ MEM               35            5           84          559          473
[2025-09-18 00:40:09] END   suite=cs trace=classification_phase0_core0 (rc=0)
