Oh no...

Cycle: 40
MARS instruction number: 34	Instruction: lui $18,4610
Expected:	Register Write to Reg: 0x12 Val: 0x12020000
Got     :	Register Write to Reg: 0x1F Val: 0x00400094
Incorrect write

Cycle: 41
MARS instruction number: 39	Instruction: jal 4194840
Expected:	Register Write to Reg: 0x1F Val: 0x00400094
Got     :	Register Write to Reg: 0x12 Val: 0x12020000
Incorrect write

Cycle: 66
MARS instruction number: 60	Instruction: xori $19,$0,4660
Expected:	Register Write to Reg: 0x13 Val: 0x00001234
Got     :	Register Write to Reg: 0x10 Val: 0x000048D0
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


