
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_spi28b_0_0/design_1_spi28b_0_0.dcp' for cell 'design_1_i/spi28b_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.336 ; gain = 0.000 ; free physical = 2446 ; free virtual = 6917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.336 ; gain = 366.934 ; free physical = 2446 ; free virtual = 6917
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1870.336 ; gain = 0.000 ; free physical = 2442 ; free virtual = 6913

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11fbe5893

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.844 ; gain = 404.508 ; free physical = 2067 ; free virtual = 6538

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 220685dd5

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-389] Phase Retarget created 59 cells and removed 117 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2609bf76a

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-389] Phase Constant propagation created 95 cells and removed 310 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27da54212

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 328 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 27da54212

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 27da54212

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1eee77194

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              59  |             117  |                                              4  |
|  Constant propagation         |              95  |             310  |                                              0  |
|  Sweep                        |               4  |             328  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420
Ending Logic Optimization Task | Checksum: 1e077e3fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6420

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e077e3fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6419

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e077e3fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6419

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6419
Ending Netlist Obfuscation Task | Checksum: 1e077e3fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6419
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.781 ; gain = 521.445 ; free physical = 1948 ; free virtual = 6419
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.781 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2423.797 ; gain = 0.000 ; free physical = 1941 ; free virtual = 6414
INFO: [Common 17-1381] The checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1937 ; free virtual = 6410
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8a85899

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1937 ; free virtual = 6410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1937 ; free virtual = 6410

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b3ea059

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1921 ; free virtual = 6394

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129f26e9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1929 ; free virtual = 6402

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129f26e9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1929 ; free virtual = 6402
Phase 1 Placer Initialization | Checksum: 129f26e9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1929 ; free virtual = 6402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b9a5d614

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1924 ; free virtual = 6397

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6381

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17548c04e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6381
Phase 2.2 Global Placement Core | Checksum: 180782007

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6381
Phase 2 Global Placement | Checksum: 180782007

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6381

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1603197ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6381

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e960689

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a5fee8f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f5684196

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6380

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1344811ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6377

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dda9dce2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6377

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20d448381

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6377
Phase 3 Detail Placement | Checksum: 20d448381

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6377

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14177b2b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14177b2b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
INFO: [Place 30-746] Post Placement Timing Summary WNS=89.912. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17b193b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
Phase 4.1 Post Commit Optimization | Checksum: 17b193b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b193b6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17b193b6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
Phase 4.4 Final Placement Cleanup | Checksum: 1de83cc03

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de83cc03

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
Ending Placer Task | Checksum: 1537c2896

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1905 ; free virtual = 6378
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1922 ; free virtual = 6395
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1908 ; free virtual = 6386
INFO: [Common 17-1381] The checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1910 ; free virtual = 6385
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2526.715 ; gain = 0.000 ; free physical = 1917 ; free virtual = 6392
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: af69bc4a ConstDB: 0 ShapeSum: a4126c4c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1628a9a06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2552.094 ; gain = 0.000 ; free physical = 1783 ; free virtual = 6257
Post Restoration Checksum: NetGraph: ed01018c NumContArr: 7589987a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1628a9a06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2572.750 ; gain = 20.656 ; free physical = 1753 ; free virtual = 6227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1628a9a06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2605.750 ; gain = 53.656 ; free physical = 1718 ; free virtual = 6193

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1628a9a06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2605.750 ; gain = 53.656 ; free physical = 1718 ; free virtual = 6193
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 110acb640

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=90.007 | TNS=0.000  | WHS=-0.147 | THS=-21.772|

Phase 2 Router Initialization | Checksum: 69577723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1709 ; free virtual = 6184

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2101
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2101
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16933edb1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=88.279 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a6a28c2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=88.279 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cc6313e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=88.279 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15c6b3ddf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184
Phase 4 Rip-up And Reroute | Checksum: 15c6b3ddf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15c6b3ddf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15c6b3ddf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184
Phase 5 Delay and Skew Optimization | Checksum: 15c6b3ddf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161f1e582

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=88.394 | TNS=0.000  | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ca592669

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184
Phase 6 Post Hold Fix | Checksum: 1ca592669

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.264937 %
  Global Horizontal Routing Utilization  = 0.364773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d8426416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1710 ; free virtual = 6184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d8426416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1708 ; free virtual = 6183

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 167a79acf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1708 ; free virtual = 6183

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=88.394 | TNS=0.000  | WHS=0.093  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 167a79acf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1708 ; free virtual = 6183
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2631.805 ; gain = 79.711 ; free physical = 1744 ; free virtual = 6218

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2631.805 ; gain = 105.090 ; free physical = 1744 ; free virtual = 6218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.805 ; gain = 0.000 ; free physical = 1744 ; free virtual = 6218
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2631.805 ; gain = 0.000 ; free physical = 1733 ; free virtual = 6214
INFO: [Common 17-1381] The checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec  9 02:30:21 2019. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2980.176 ; gain = 189.922 ; free physical = 1704 ; free virtual = 6187
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 02:30:21 2019...
