div_float.v,verilog,xil_defaultlib,../../../../CIFAR10_UART.gen/sources_1/ip/div_float/sim/div_float.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
