/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[57:54] / { 1'h1, in_data[35:33] };
  assign celloutsig_0_40z = celloutsig_0_31z[2:0] / { 1'h1, celloutsig_0_24z[5:4] };
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[2:1], celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_50z = celloutsig_0_12z[3:1] / { 1'h1, celloutsig_0_12z[3:2] };
  assign celloutsig_1_4z = { in_data[185:182], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[132:129], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:2], celloutsig_1_3z, celloutsig_1_5z } / { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_4z[3:2], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z } / { 1'h1, in_data[165:164], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_11z = in_data[45:35] / { 1'h1, in_data[29:25], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_0z[3:2], celloutsig_0_5z } / { 1'h1, celloutsig_0_11z[8:4], celloutsig_0_4z };
  assign celloutsig_0_15z = in_data[48:43] / { 1'h1, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[87:74] / { 1'h1, in_data[72:66], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z } / { 1'h1, celloutsig_0_22z[5:0] };
  assign celloutsig_0_4z = in_data[22:15] <= in_data[58:51];
  assign celloutsig_0_55z = { celloutsig_0_24z, celloutsig_0_53z } <= { in_data[73:71], celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_23z };
  assign celloutsig_0_7z = in_data[22:12] <= { in_data[45:44], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[3:2], celloutsig_0_2z } <= { celloutsig_0_0z[2:1], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[173:167] <= { celloutsig_1_4z[5:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[165:164], celloutsig_1_5z } <= { in_data[157], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_8z[1:0], celloutsig_1_3z, celloutsig_1_2z } <= { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z } <= { celloutsig_0_3z[12:0], celloutsig_0_4z };
  assign celloutsig_0_18z = { in_data[77:72], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z } <= { celloutsig_0_3z[12:3], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_15z[4:0] <= celloutsig_0_11z[7:3];
  assign celloutsig_0_23z = in_data[41:25] <= { celloutsig_0_11z[9:1], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_78z = ^ { celloutsig_0_50z, celloutsig_0_68z };
  assign celloutsig_1_2z = ^ { in_data[180:178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = ^ celloutsig_0_5z;
  assign celloutsig_0_10z = ^ { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_15z = ^ { celloutsig_1_11z[7:6], celloutsig_1_12z };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[5:0], celloutsig_1_15z };
  assign celloutsig_0_14z = ^ { in_data[72:66], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_1z = ^ in_data[9:4];
  assign celloutsig_0_16z = ^ { celloutsig_0_11z[6:4], celloutsig_0_14z };
  assign celloutsig_0_2z = ^ in_data[49:29];
  assign celloutsig_0_42z = ~((celloutsig_0_1z & celloutsig_0_15z[1]) | celloutsig_0_7z);
  assign celloutsig_0_53z = ~((celloutsig_0_16z & celloutsig_0_29z) | celloutsig_0_21z);
  assign celloutsig_0_68z = ~((celloutsig_0_26z & celloutsig_0_55z) | celloutsig_0_40z[2]);
  assign celloutsig_0_77z = ~((celloutsig_0_13z & celloutsig_0_14z) | celloutsig_0_42z);
  assign celloutsig_1_0z = ~((in_data[124] & in_data[178]) | in_data[113]);
  assign celloutsig_1_1z = ~((in_data[104] & celloutsig_1_0z) | in_data[177]);
  assign celloutsig_1_3z = ~((in_data[190] & in_data[137]) | in_data[179]);
  assign celloutsig_1_9z = ~((in_data[118] & celloutsig_1_4z[2]) | celloutsig_1_2z);
  assign celloutsig_1_14z = ~((celloutsig_1_8z[0] & celloutsig_1_0z) | celloutsig_1_8z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_1z) | celloutsig_1_10z[1]);
  assign celloutsig_0_20z = ~((celloutsig_0_3z[12] & celloutsig_0_2z) | celloutsig_0_14z);
  assign celloutsig_0_26z = ~((celloutsig_0_23z & in_data[76]) | celloutsig_0_9z);
  assign celloutsig_0_29z = ~((celloutsig_0_18z & celloutsig_0_8z) | celloutsig_0_15z[2]);
  always_latch
    if (!clkin_data[128]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_8z = celloutsig_1_4z[3:1];
  always_latch
    if (!clkin_data[96]) celloutsig_0_22z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_24z = { in_data[39:36], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
