$date
	Mon Jun 10 16:23:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % wen $end
$var integer 32 & test_idx [31:0] $end
$scope module UUT $end
$var wire 5 ' addr_i [4:0] $end
$var wire 1 # clk_i $end
$var wire 8 ( din_i [7:0] $end
$var wire 8 ) dout_o [7:0] $end
$var wire 1 % wen_i $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 *
b11 )
b0 (
b0 '
b0 &
0%
b0 $
1#
b0 "
b11 !
$end
#5
0#
#10
1#
#15
0#
#20
1#
#25
0#
b10 !
b10 )
b1 "
b1 '
b1 &
#30
1#
#35
0#
#40
1#
#45
0#
#50
b111 !
b111 )
1#
b111 $
b111 (
1%
b10 &
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
b0 !
b0 )
b10 "
b10 '
b101 $
b101 (
0%
b11 &
#80
1#
#85
0#
#90
1#
#95
0#
#100
b101 !
b101 )
1#
1%
b100 &
#105
0#
#110
1#
#115
0#
#120
1#
#125
0#
0%
b101 &
#130
1#
#135
0#
#140
1#
#145
0#
#150
1#
b111 !
b111 )
b1 "
b1 '
b110 &
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
b101 !
b101 )
b10 "
b10 '
b111 &
#180
1#
#185
0#
#190
1#
#195
0#
#200
1#
b1000 &
