0000000000000000
 " " " " " " " "C
////////////////1
 !"#$%&'()*+,-./0123456789:;<=>?
abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789_-/^., 
01234567
0123456789abcdefABCDEF
0123456789
 n;^
Qkkbal
i]Wb
9a&g
MGiI
wn>Jj
#.zf
+o*7
                                                                                
[0;30m
[0;31m
[0;32m
[0;33m
[0;34m
[0;35m
[0;36m
[0;37m
[0;1;30m
[0;1;31m
[0;1;32m
[0;1;33m
[0;1;34m
[0;1;35m
[0;1;36m
[0;1;37m
[0;40m
[0;41m
[0;42m
[0;43m
[0;44m
[0;45m
[0;46m
[0;47m
[0;1;40m
[0;1;41m
[0;1;42m
[0;1;43m
[0;1;44m
[0;1;45m
[0;1;46m
[0;1;47m
!9 C=
L!?+
L!;+
L!0+
L!*+
L!#+
"~ D>
:D!,
:D&,
:D+,
:D',
:D",
:D,,
$EJ#
$EK#
$EJ#
$EK#
$EJ#
$EJ#
$EK#
$EK#
<E%$
<E!$
<EG3
<EC3
<E?3
<E)3
<E(3
<E#3
<E"3
<E:3
<E43
<E.3
<ES3
<E{3
<EO3
<EK3
<Ee3
<Ed3
<E_3
<E^3
<EY3
<EX3
<Ev3
<Ep3
<Ej3
;E%$
;E!$
;EG3
;EG3
:EG3
;EC3
;EC3
:EC3
;E?3
;E?3
:E?3
;E)3
;E)3
:E)3
;E(3
;E(3
:E(3
;E#3
;E#3
:E#3
;E"3
;E"3
:E"3
;E:3
;E:3
:E:3
;E43
;E43
:E43
;E.3
;E.3
:E.3
;ES3
;ES3
:ES3
;E{3
;E{3
:E{3
;EO3
;EO3
:EO3
;EK3
;EK3
:EK3
;Ee3
;Ee3
:Ee3
;Ed3
;Ed3
:Ed3
;E_3
;E_3
:E_3
;E^3
;E^3
:E^3
;EY3
;EY3
:EY3
;EX3
;EX3
:EX3
;Ev3
;Ev3
:Ev3
;Ep3
;Ep3
:Ep3
;Ej3
;Ej3
:Ej3
<E;3
<E53
<E/3
<Ew3
<Eq3
<Ek3
;E;3
;E;3
:E;3
;E53
;E53
:E53
;E/3
;E/3
:E/3
;Ew3
;Ew3
:Ew3
;Eq3
;Eq3
:Eq3
;Ek3
;Ek3
:Ek3
;E""
;E "
:E""
:E "
;E78
;E58
;E28
;E08
;E~(
;E|(
$E}(
;Ez(
$E{(
;Ex(
$Ey(
;Ev(
$Ew(
;Et(
$Eu(
;Er(
$Es(
;Ep(
$Eq(
;En(
$Eo(
;El(
$Em(
;Ej(
$Ek(
;Ef/
;En/
;Ej/
;Ed/
;El/
;Eh/
<EH#
;EF#
$EJ#
<EI#
;EG#
$EK#
;EH
/EI
;EF
/EG
;ED
/EE
;EB
/EC
:EJ
/EK
;E@
;E>
;E<
;E:
;Ec-
;E2-
;EQ-
;EO-
;EW-
;E -
;E)-
;E]-
;E*-
;E!-
;EG-
;E>-
;E5-
:Ec-
:E2-
:EQ-
:EO-
:EW-
:E -
:E)-
:E]-
:E*-
:E!-
:EG-
:E>-
:E5-
;EF-
;E=-
;E4-
:EF-
:E=-
:E4-
?Ed-
@EP-
;E%.
;E&.
;EA.
;E8.
;E/.
;E@.
;E7.
;E..
 *"*
)")
("(
0"0
/"/
.".
 :D}
+:Ds
L:D#9
:Eb(
:EY(
:EP(
:EG(
:E>(
:E5(
:EF(
:E=(
:E4(
:Ea(
:EX(
:EO(
VEg(
WE^(
WEU(
VEL(
WEC(
WE:(
;FG9
;F,9
;F59
;F>9
:FG9
:F,9
:F59
:F>9
[!9  (
'!: 
Q!> 
;E-8
;E+8
;E)8
;E'8
n!9 3(
D!: 3)
n!> 3(
;E"!
:E"!
;E*!
;E!!
:E*!
:E!!
;E*2
;EI2
;E.2
;E,2
;E72
;E@2
;E$2
;E`2
;EW2
;EN2
;EA2
;E82
;E/2
;Eh2
;EK2
;EV2
;E_2
;EM2
?E+2
;FG9
;F,9
;F59
;F>9
:FG9
:F,9
:F59
:F>9
;Eq4
;Eh4
;E_4
;E_4
;Eh4
;Eq4
;Ez4
:Eq4
:Eh4
:E_4
:E_4
:Eh4
:Eq4
:Ez4
;EL9
;EJ9
?Em 
@EY 
;Ez4
;Ep4
;Eg4
;E^4
?Em 
@EY 
?Em 
?Em 
@EY 
@EY 
:EL9
:EJ9
:Ep4
:Eg4
:E^4
:Ez4
;Ey4
:Ey4
B &/
:El+
:E@+
:EV+
:E\,
:E0,
:EF,
:Er,
:ET+
:Ej+
:Ep,
:ED,
:EZ,
:E^,
:Ed,
:Ej,
:E2,
:E8,
:E>,
:EH,
:EN,
:ET,
:Et,
:Ez,
:En+
:Et+
:Ez+
:EB+
:EH+
:EN+
:EX+
:E^+
:Ed+
:E^,
:Ed,
:Ej,
:E2,
:E8,
:EH,
:EN,
:Et,
:Ez,
:E>,
:ET,
I &=
I $?
:D"+
:D'+
:D,+
:D1+
:D6+
:D;+
:D#+
:D(+
:D-+
:D2+
:D7+
:D<+
;E"0
;E(0
*"*
0"0
#"#
I"""
I!"!
*"*
0"0
#"#
I"""
I!"!
B <0
$!; 
*"*
0"0
/"/
.".
#"#
I"""
I!"!
 *"*
)")
("(
0"0
/"/
.".
T:Eq
T:Er
T:Es
T:Et
#:Fo
:Fp
+:Ev
h:Fy
h:Fz
h:F{
i:F|
i:F}
i:F~
j:E_9
C:FO
:FP
;E6
;E+
;E'
:E6
:E+
:E'
;E#8
>!(  9
'!) 
n!/ 3>
:Ew7
:Ee7
:En7
:Eb7
:Ev7
:Ed7
:Em7
:E46
:E"6
:E+6
:Et6
:Er6
:E36
:E!6
:E*6
:ET5
:ER5
D!) 
n!( 3>
n!/ 3>
;EL9
:EL9
9EM9
<E.
<E-
<E8
<EK5
<EJ5
<EB5
<EA5
tEQ5
tEO5
tEH5
tEF5
tEP5
tEN5
tEG5
tEE5
<Ek6
<Ej6
<Eb6
<Ea6
tEq6
tEo6
tEh6
tEf6
tEp6
tEn6
tEg6
tEe6
<E$5
<E#5
<ED6
<EC6
<E>6
<E=6
<Ej4
;Ej4
;E #
;E #
<E$!
;E$!
<E&!
;E&!
<Eb2
<E:2
<E<2
<Ed2
<EF!
;EF!
<Er!
;Er!
<ES-
<EI-
;ES-
;EI-
<E%-
<E#-
<EK-
;E%-
;E#-
;EK-
<E>"
;E>"
<Eu 
<Es 
<E@)
<E6)
;E@)
;E6)
<E8)
;E8)
<Ex)
<Ev)
;Ex)
;Ev)
<E*
;E*
<Er*
<Eh*
;Er*
;Eh*
<Ej*
<ED*
<EB*
;Ej*
;ED*
;EB*
<E90
<Eu0
<ES1
<EC.
<E!.
<EE.
<Ew%
<Eu%
;ER 
;E, 
;E\ 
;E. 
;ET 
;Ed(
;E@(
;Ef(
;EB(
;ET%
;E0%
;EV%
;E2%
<EL4
<E@4
<EB4
<El4
;El4
<Ei4
;Ei4
;E`,
;EV,
;Ep+
;Ef+
;E:,
;EJ+
;E#
;E#
<E#!
;E#!
<E%!
;E%!
<Ea2
<E92
<E;2
<Ec2
<EE!
;EE!
<Eq!
;Eq!
<E$-
<ER-
<E"-
<EH-
;E$-
;ER-
;E"-
;EH-
<EJ-
;EJ-
<E="
;E="
<Et 
<Er 
<E?)
<E5)
;E?)
;E5)
<E7)
;E7)
<Ew)
<Eu)
;Ew)
;Eu)
<Eq*
<EC*
<Eg*
<EA*
;Eq*
;EC*
;Eg*
;EA*
<Ei*
;Ei*
<Ek4
;Ek4
<E80
<Et0
<ER1
<E .
<EB.
<ED.
<Ev%
<Et%
;EQ 
;E+ 
;E- 
;E[ 
;ES 
;Ec(
;E?(
;EA(
;Ee(
;ES%
;E/%
;E1%
;EU%
<EK4
<E?4
<EA4
;E_,
;E9,
;EU,
;Eo+
;EI+
;Ee+
VEi(
WEE(
VEY%
WE5%
;E`,
;EV,
;E:,
;E_,
;E9,
;EU,
VEh(
WED(
VEX%
WE4%
<Ea4
;Ea4
<EY2
<E12
<E[2
<E32
<E@-
;E@-
<EB-
;EB-
<E-)
;E-)
<E/)
;E/)
<Eo)
<Em)
;Eo)
;Em)
<E_*
;E_*
<Ea*
<E;*
<E9*
;Ea*
;E;*
;E9*
<E:.
<E<.
;EI 
;E# 
;EK 
;E% 
;E[(
;E7(
;E](
;E9(
;EK%
;E'%
;EM%
;E)%
<E74
<E94
<Ec4
;Ec4
<E`4
;E`4
<Ef0
<ED1
;EP,
;E|,
;E`+
;E4,
;ED+
<EX2
<E02
<E22
<EZ2
<E?-
;E?-
<EA-
;EA-
<E,)
;E,)
<E.)
;E.)
<El)
<En)
;El)
;En)
<E^*
<E8*
<E:*
;E^*
;E8*
;E:*
<E`*
;E`*
<Eb4
;Eb4
<Ee0
<EC1
<E0
<E9.
<E;.
;EH 
;E" 
;E$ 
;EJ 
;EZ(
;E6(
;E8(
;E\(
;EJ%
;E&%
;E(%
;EL%
<E64
<E84
;E3,
;EO,
;E{,
;EC+
;E_+
;EP,
;E|,
WE`(
WE<(
WEP%
WE,%
;E4,
;E3,
;EO,
;E{,
WE_(
WE;(
WEO%
WE+%
<EP2
<EO2
<ER2
<EQ2
<E7-
;E7-
<E9-
;E9-
<E6-
;E6-
<E8-
;E8-
<E$)
;E$)
<E&)
;E&)
<E#)
;E#)
<E%)
;E%)
<EV*
;EV*
<EX*
;EX*
<EU*
;EU*
<EW*
;EW*
<E|4
;E|4
<E~4
;E~4
<E{4
;E{4
<E}4
;E}4
<E1.
<E0.
<E3.
<E2.
;E@ 
;E? 
;EB 
;EA 
;ER(
;EQ(
;ET(
;ES(
WEW(
WEV(
;EB%
;EA%
;ED%
;EC%
WEG%
WEF%
<E.4
<E-4
<E04
<E/4
<Ew1
<Ev1
;EJ,
;Ev,
;EZ+
;EI,
;Eu,
;EY+
;EJ,
;Ev,
;EI,
;Eu,
<Ez-
<Ey-
<E|-
<E{-
wE~-
<E&2
<E%2
<E<!
;E<!
<E;!
;E;!
<Ez2
<Ey2
<Eh!
;Eh!
<Eg!
;Eg!
<E4"
;E4"
<E3"
;E3"
<Eb)
;Eb)
<Ea)
;Ea)
<E.*
;E.*
<E-*
;E-*
<El%
<Ek%
wEo%
wEn%
<Eq-
<Ep-
<Es-
<Er-
xEv-
xEu-
;E,#
;E+#
;E,#
;E+#
<E 2
<ER!
<E6!
;ER!
;E6!
<EQ!
<E5!
;EQ!
;E5!
<Et2
<Es2
<E~!
<Eb!
;E~!
;Eb!
<E}!
<Ea!
;E}!
;Ea!
<E_-
;E_-
<E^-
;E^-
<EJ"
<E."
;EJ"
;E."
<EI"
<E-"
;EI"
;E-"
<EL)
;EL)
<EK)
;EK)
<E\)
;E\)
<E[)
;E[)
<E(*
<E~*
;E(*
;E~*
<E'*
<E}*
;E'*
;E}*
<EQ0
<EP0
<E'1
<E&1
<E*0
<E)0
<Ef%
<Ee%
xEi%
xEh%
<E/
;Eh 
;Eg 
<EX4
<EW4
;El,
;E|+
;Ek,
;E{+
;El,
;Ek,
<Eh-
<Es4
;Es4
;E&#
;E&#
<EE2
<EC2
<EL!
<E0!
;EL!
;E0!
<En2
<Ex!
<E\!
;Ex!
;E\!
<EY-
;EY-
<E.-
<E,-
;E.-
;E,-
<ED"
<E("
;ED"
;E("
<Ej-
<E~ 
<E| 
<EF)
;EF)
<EV)
;EV)
<E"*
<Ex*
;E"*
;Ex*
<EM*
<EK*
;EM*
;EK*
<EE0
<Eb1
<E$0
<E`%
<E~%
;Eb 
;E 
;E7 
;E5 
<ER4
<E#4
<E!4
<Eu4
;Eu4
<Er4
;Er4
<E*.
<E(.
;EK(
;EI(
;E;%
;E9%
;Ef,
;Ev+
;E@,
;EP+
<Eg-
<Ei-
;E%#
;E%#
<ED2
<EB2
<EK!
<E/!
;EK!
;E/!
<Em2
<Ew!
<E[!
;Ew!
;E[!
<E--
<EX-
<E+-
;E--
;EX-
;E+-
<EC"
<E'"
;EC"
;E'"
<E} 
<E{ 
<EE)
;EE)
<EU)
<E~)
;EU)
;E~)
<E!*
<Ew*
<EL*
<EJ*
;E!*
;Ew*
;EL*
;EJ*
<Et4
;Et4
<ED0
<Ea1
<E#0
<E).
<E'.
<E_%
<E}%
;E6 
;Ea 
;E4 
;EJ(
;EH(
;E:%
;E8%
<EQ4
<E"4
<E 4
;Ee,
;E?,
;Eu+
;EO+
xEm-
xEc%
VEN(
VE>%
;Ef,
;E@,
;Ee,
;E?,
xEl-
xEb%
VEM(
VE=%
;EW6
;E75
;EY6
;EV6
;E95
;E65
;E66
;E86
<Eo8
<Eq8
;EX6
;E85
;E56
;E76
<En8
<Ep8
tE_6
tE]6
tE?5
tE=5
<Es4
;Es4
<Eu4
;Eu4
<Er4
;Er4
<Et4
;Et4
tE^6
tE\6
tE>5
tE<5
<Et&
<Er&
<EF&
<EH&
7 *(
7 *(
7 *(
7 *(
7 *(
7 *(
;E$6
;E&6
;Ep7
;Er7
<E]8
<EG8
<E_8
<EI8
<Es&
<Eq&
<EE&
<EG&
;E#6
;E%6
;Eo7
;Eq7
<E\8
<EF8
<E^8
<EH8
<Ea4
;Ea4
<Ec4
;Ec4
<E`4
;E`4
<Eb4
;Eb4
7 )(
7 )(
7 )(
7 )(
7 )(
7 )(
<E}6
<E|6
<E~6
<E4&
<E3&
<E6&
<E5&
;Eg7
;Ef7
;Ei7
;Eh7
<E>8
<E=8
<E@8
<E?8
<E|8
<E{8
<E~8
<E}8
<E|4
;E|4
<E~4
;E~4
<E{4
;E{4
<E}4
;E}4
;EK6
;E+5
;EM6
;EJ6
;E-5
;E*5
<EX&
<EZ&
7 *)
7 *)
7 *)
7 *)
7 *)
7 *)
;E-6
;E/6
;Ey7
;E{7
<EP8
<Ef8
<ER8
<Eh8
;EL6
;E,5
<EW&
<EY&
;E,6
;E.6
;E5
;Ex7
;Ez7
<EO8
<Ee8
<EQ8
<Eg8
tES6
tEQ6
tE35
tE15
<Ej4
;Ej4
<El4
;El4
<Ei4
;Ei4
<Ek4
;Ek4
7 ))
7 ))
7 ))
7 ))
7 ))
7 ))
tER6
tEP6
tE25
tE05
T#~ 
".#~
"(#~
"!#~
"/#~
")#~
""#~
\ G)
\  /
,#~ 
"=#~
"9#~
">#~
":#~
\ 0:
\  :
:El+
:E@+
Y )!
:En+
:Et+
:EH+
C )!
:EV+
:ET+
:Ej+
:EB+
:EX+
:E^+
:E@+
:EV+
:ET+
:Ej+
:En+
:En+
:EB+
:EX+
:EH+
:E^+
:Ed+
:El+
:Et+
:E@+
:EH+
:EV+
:E^+
:En+
:ET+
:EB+
:Ej+
:EX+
:EN+
:Ed+
:Ez+
:El+
:Et+
:E@+
:EH+
:EV+
:E^+
:En+
:ET+
:EB+
:Ej+
:EX+
?Em+
>!( 
:E\,
:E0,
Y )!
:Er,
:Ep,
:E^,
:Et,
:Ed,
:E8,
C )!
:Ez,
:EF,
:ED,
:EZ,
:E2,
:EH,
:EN,
:E0,
:EF,
:Ep,
:Ep,
:ED,
:EZ,
:E^,
:E^,
:E2,
:EH,
:Et,
:E8,
:Et,
:EN,
:ET,
:E\,
:Ed,
:E0,
:E8,
:EF,
:EN,
:Ep,
:E^,
:ED,
:E2,
:EZ,
:EH,
:E>,
:ET,
:Er,
:Ez,
:Et,
:Ej,
:E\,
:Ed,
:E0,
:E8,
:EF,
:EN,
:Ep,
:E^,
:ED,
:E2,
:EZ,
:EH,
:Er,
:Ez,
:Et,
?E],
?Eq,
>!( 
;Ex-
;Ew-
wE}-
;Eo-
;En-
xEt-
;Ef-
;Ee-
xEk-
7 2*
7 2)
7 2(
;EH4
;EP4
;E\4
;E'4
;EJ4
;E4
;EV4
;E>4
;E54
;E,4
;Ew8
;E)4
;EF4
;E=4
;E44
;E+4
?E]4
@EI4
;Ez8
;Ew8
;Ey8
;EX8
;E98
;Em8
;E[8
;Ed8
;EN8
;E<8
;EE8
;Eu8
;EV8
;EX8
;E98
;El8
;EM8
;EZ8
;Ec8
;E;8
;ED8
;E@!
;EV!
;ED!
;E.!
;E,!
;E4!
;EB!
;EJ!
;EP!
;E:!
:E@!
:EV!
:ED!
:E.!
:E,!
:E4!
:EB!
:EJ!
:EP!
:E:!
?EA!
@E-!
?EW!
@EC!
;El!
;Ep!
;EZ!
;EX!
;E`!
;En!
;Ev!
;E|!
;Ef!
:El!
:Ep!
:EZ!
:EX!
:E`!
:En!
:Ev!
:E|!
:Ef!
?Em!
@EY!
@Eo!
;E~2
;El2
;Ej2
;Er2
;Ex2
@Ek2
;E2*
;EQ*
;E *
;Ep*
;E6*
;E&*
;E4*
;E?*
;En*
;Ev*
;E,*
;E|*
;EH*
;Ef*
;E]*
;ET*
;EI*
;E@*
;E7*
:E2*
:EQ*
:E *
:Ep*
:E6*
:E&*
:E4*
:E?*
:En*
:Ev*
:E,*
:E|*
:EH*
:Ef*
:E]*
:ET*
:EI*
:E@*
:E7*
;Ee*
;E\*
;ES*
:Ee*
:E\*
:ES*
?E3*
@Eo*
;Ef)
;ET)
;Ej)
;ER)
;EZ)
;Eh)
;Es)
;E`)
;E|)
;E})
;Et)
;Ek)
:Ef)
:ET)
:Ej)
:ER)
:EZ)
:Eh)
:Es)
:E`)
:E|)
:E})
:Et)
:Ek)
?Eg)
@ES)
;EP)
;E>)
;E<)
;ED)
;EJ)
;E4)
;E+)
;E")
:EP)
:E>)
:E<)
:ED)
:EJ)
:E4)
:E+)
:E")
;E3)
;E*)
;E!)
:E3)
:E*)
:E!)
?EQ)
@E=)
;E8"
;EN"
;E<"
;E&"
;E$"
;E,"
;E:"
;EB"
;EH"
;E2"
:E8"
:EN"
:E<"
:E&"
:E$"
:E,"
:E:"
:EB"
:EH"
:E2"
?E9"
@E%"
?EO"
@E;"
 &(!!
;EV0
;E/0
;Ey/
;EO0
;EC0
;E70
O"! #!
?EW0
@E00
O"( #(
O". #.
;Eg1
;E71
;E`1
;EQ1
;EB1
;Ej1
;Eu1
O"! #!
O"( #(
O". #.
;E,1
;EY0
;Es0
;Ed0
;E%1
O"! #!
?E-1
O"( #(
(". 
;E($
yE)$
;Ep 
;Eq 
;En 
;Ey 
;Ez 
@Eo 
:El 
:E; 
:E  
:EZ 
:EX 
:E` 
:E) 
:E2 
:Ef 
:EP 
:EG 
:E> 
:E3 
:E* 
:E! 
:EO 
:EF 
:E= 
?Em 
@EY 
;E(
;E"(
;E (
:EB#
:EB#
:E$#
:E$#
:E*#
:E$#
:EB#
:E*#
:E$#
?!! 
@EC#
?!( 
`!. 
DA7/
DA7/
H!" ,"
H!) ,)
H!/ ,/
?!9 
=!= 
DA7/
DA7/
.!: 
.!> 
;Ep%
;Er%
;Ed%
;Ej%
;E{%
;E^%
;E|%
;Es%
wEm%
xEg%
xEa%
<E$'
<E'
<E~'
<E%'
<Ev'
<Ed'
<Em'
<Eu'
<Ec'
<El'
<E['
<EI'
<ER'
<E@'
<E.'
<E7'
<EZ'
<EH'
<EQ'
<E?'
<E-'
<E6'
;E$$
;E $
;E$
;EF3
;EB3
;E>3
;E&3
;E'3
;E 3
;E!3
;E93
;E33
;E-3
:EF3
:E&3
:EB3
:E 3
:E>3
:E'3
:E!3
:E93
:E33
:E-3
;E83
;E23
;E,3
:E83
:E23
:E,3
;ER3
;E~3
;Ez3
;EN3
;EJ3
;Eb3
;Ec3
;E\3
;E]3
;EV3
;EW3
;Eu3
;Eo3
;Ei3
:ER3
:Eb3
:E~3
:EN3
:E\3
:Ez3
:EJ3
:EV3
:Ec3
:E]3
:EW3
:Eu3
:Eo3
:Ei3
;Et3
;En3
;Eh3
:Et3
:En3
:Eh3
 "(!=
 5(!=
1!=  (
'!> 
%!9 
%!9 
:ER%
:EI%
:E@%
:E7%
:E.%
:E%%
:E6%
:E-%
:E$%
:EQ%
:EH%
:E?%
VEW%
WEN%
WEE%
VE<%
WE3%
WE*%
8"~ 
+ "~
%!. 
O!/ 
%!0 
D!) 
%!. 
%!/ 
%!0 
%!. 
%!/ 
%!0 
;E"5
;EB6
;E<6
;E,
;E{6
;Ez6
;EI5
;E@5
tEL5
tEM5
tEC5
tED5
;Ei6
;E`6
tEl6
tEm6
tEc6
tEd6
:EU6
:EI6
:ET6
:EH6
tEZ6
tE[6
tEN6
tEO6
:E55
:E)5
:E45
:E(5
tE:5
tE;5
tE.5
tE/5
 "=!(
;Eo&
;Ed&
;Ep&
;EV&
;E2&
;ED&
;E`&
;E1&
;E&&
;EC&
;EU&
;"*
?"0
 5=!(
;E@
;E<
;E>
;E:
").()/!
L9J97
M9K98
Z%Z%\%[%[%]%
8y4^4
8}4b4
8~4c4
8z4_4
8{4`4
8|4a4
*9'9
+9(9
-9)9
3909
4919
6929
<999
=9:9
?9;9
E9B9
H9D9
-,+,
.+,+
=+;+
(,&,
8+6+
< ; 
m l 
-$,$
1$0$
_&^&
U+T+
k+j+
E,D,
[,Z,
q,p,
7/6/
M/L/
c/b/
U5T5
u6t6
*8)8
.8-8
3828
8878
%&$&
c&b&
S5R5
s6r6
c7b7
(8'8
,8+8
Y X 
C#B#
A+@+
W+V+
m+l+
1,0,
G,F,
],\,
s,r,
9/8/
O/N/
8 2 
U O 
R&O&
Q+N+
g+d+
}+z+
A,>,
W,T,
m,j,
3/0/
I/F/
_/\/
@&=&
~&{&
K+H+
a+^+
w+t+
;,8,
Q,N,
g,d,
},z,
*/'/
C/@/
Y/V/
.&+&
l&i&
E+B+
[+X+
q+n+
5,2,
K,H,
a,^,
w,t,
=/:/
S/P/
KJ
ML
-9,9
6959
?9>9
H9G9
K9J9
M9L9
)'
*(
86
97
=<
A@
+!*!
A!@!
W!V!
m!l!
#"""
9"8"
O"N"
E#D#
)$($
#("(
a&`&
'(&(
+(*(
/(.(
3(2(
Q)P)
g)f)
3*2*
R*Q*
3-2-
d-c-
g/f/
o/n/
k/j/
W0V0
-1,1
h1g1
+2*2
J2I2
i2h2
(4'4
G4F4
]4\4
X5V5
Y5W5
x6v6
y6w6
B7A7
a7`7
%8#8
&8$8
W8V8
v8u8
;:
?>
[%Z%
'&&&
e&d&
%7$7
D7C7
:898
Y8X8
x8w8
o n 
-!,!
C!B!
Y!X!
o!n!
!" "
%"$"
;":"
S"R"
Q"P"
]%\%
q%p%
!( (
=)<)
S)R)
5*4*
o*n*
i)h)
P-O-
e/d/
m/l/
i/h/
z/y/
00/0
Z0Y0
8171
k1j1
-2,2
L2K2
k2j2
*4)4
I4H4
J#F#
K#G#
"% %
k(j(
m(l(
o(n(
q(p(
s(r(
u(t(
w(v(
y(x(
{(z(
}(|(
/+
0,
fc
'!!!
=!:!
S!P!
i!f!
b#^#
&$$$
R$J$
j$f$
m%j%
[&U&
9)3)
N*H*
k*e*
'2$2
F2@2
e2_2
{2x2
C4=4
Y4V4
v4p4
>7;7
]7Z7
S8M8
r8l8
TQ
]Z
ol
xu
1!.!
7!4!
G!D!
M!J!
]!Z!
c!`!
s!p!
y!v!
R#N#
Z#V#
n#f#
z#r#
"$ $
:$2$
F$>$
Z$V$
b$^$
v$n$
a%^%
g%d%
x%r%
7&1&
I&C&
u&o&
42.2
=272
S2M2
\2V2
o2l2
u2r2
14+4
:444
M4J4
S4P4
d4^4
m4g4
A8;8
J8D8
`8Z8
i8c8
T&Q&
S+P+
i+f+
C,@,
Y,V,
o,l,
5/2/
K/H/
a/^/
B&?&
M+J+
c+`+
y+v+
=,:,
S,P,
i,f,
,/)/
E/B/
[/X/
0&-&
n&k&
G+D+
]+Z+
s+p+
7,4,
M,J,
c,`,
y,v,
#/ /
?/</
U/R/
CB
ED
GF
IH
J#H#
K#I#
{"v"
*'$'
`'Z'
E'?'
{'u'
<'6'
W'Q'
r'l'
3'-'
N'H'
i'c'
he
)!&!
?!<!
U!R!
k!h!
o%l%
]&Z&
)2&2
H2E2
g2d2
}2z2
&4#4
E4B4
[4X4
x4u4
U8R8
t8q8
_\
zw
9!6!
O!L!
e!b!
{!x!
i%f%
z%w%
K&H&
#2 2
?2<2
^2[2
w2t2
<494
U4R4
o4l4
L8I8
k8h8
VS
qn
3!0!
I!F!
_!\!
u!r!
c%`%
9&6&
w&t&
6232
U2R2
q2n2
3404
O4L4
f4c4
C8@8
b8_8
S&P&
R+O+
h+e+
~+{+
B,?,
X,U,
n,k,
4/1/
J/G/
`/]/
A&>&
L+I+
b+_+
x+u+
<,9,
R,O,
h,e,
~,{,
+/(/
D/A/
Z/W/
/&,&
m&j&
F+C+
\+Y+
r+o+
6,3,
L,I,
b,_,
x,u,
>/;/
T/Q/
gd
(!%!
>!;!
T!Q!
j!g!
n%k%
\&Y&
+'('
a'^'
F'C'
|'y'
(2%2
G2D2
f2c2
|2y2
%4"4
D4A4
Z4W4
w4t4
T8Q8
s8p8
^[
yv
8!5!
N!K!
d!a!
z!w!
h%e%
y%v%
J&G&
=':'
X'U'
s'p'
>2;2
]2Z2
v2s2
;484
T4Q4
n4k4
K8H8
j8g8
UR
pm
2!/!
H!E!
^![!
t!q!
b%_%
8&5&
v&s&
4'1'
O'L'
j'g'
5222
T2Q2
p2m2
24/4
N4K4
e4b4
B8?8
a8^8
,')'
b'_'
G'D'
}'z'
#' '
>';'
Y'V'
t'q'
5'2'
P'M'
k'h'
( )!*+6,7/809=
8&80828183858786888
'$(&(%('(((*()(+(,(.(-(/(0(2(1(3(
   ; & < Z l ] m p 
!+!.!@!1!A!D!V!G!W!Z!l!]!m!p!
"#"&"8")"9"<"N"?"O"
#B#!#C#+&^&.&_&1&`&7&a&i&
) )>)P)A)Q)T)f)W)g)j)
* *2*#*3*6*Q*<*R*p*
*B+T+E+U+X+j+[+k+n+
+2,D,5,E,H,Z,K,[,^,p,a,q,t,
-3-Q-c-T-d-
/6/!/7/:/L/=/M/P/b/S/c/r/w/
040U070V0:0W0a0
1-10151?1f1B1g1E1h1r1
2+2.2I242J2M2h2S2i2l2~2o2
44'4
4(4+4F414G4J4\4M4]4^4
4)7A7,7B7H7`7K7a7d7
8;8V8A8W8Z8u8`8v8y8
 ` X c Y y n 
!4!,!7!-!J!B!M!C!`!X!c!Y!v!n!y!o!
"!","$"/"%"B":"E";"
#r%p%x%q%=&$&@&%&C&&&I&'&{&b&~&c&
)D)<)G)=)Z)R)])S)s)h)y)i)
*?*4*E*5*v*n*y*o*H+@+K+A+^+V+a+W+t+l+w+m+
+8,0,;,1,N,F,Q,G,d,\,g,],z,r,},s,
-W-O-Z-P-
/@/8/C/9/V/N/Y/O/t/p/
/@0.0C0/0F000p0X0s0Y0v0Z0
121.1N161Q171T181
272,2=2-2V2K2\2L2r2j2u2k2
444)4:4*4P4H4S4I4g4
427$757%7Q7C7T7D7m7b7s7c7
7D898J8:8c8X8i8Y8

----
-XWd
5L22
5L55
6L66
7O77
8O88
=L99
;P::
;P;;
AP<<
=L==
@L@@
APAA
HPBB
CSCC
DODD
JPFF
GSGG
HPHH
IOII
JPJJ
KSKK
LLLL
PPMM
NSNN
OOOO
PPPP
QQQQ
SSSS
VVVV
07e!`i
?000
7u!pi
 $#!
 $#!
 "#!
yyyz
yyyz
wwwz
wwwz
nnnn
qqqq
nnnn
qqqq
wwwz
wwzp
wwzs
wwzp
wwzs
wwzs
wwzp
wwzs
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
yyyz
yyyz
yyyz
yyyz
yyyz
yyyz
nnnn
qqqq
nnnn
qqqq
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
yyyz
yyyz
yyyz
yyyz
nnnn
qqqq
nnnn
qqqq
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
yyyz
yyyz
wwwz
wwwz
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
yyyz
yyyz
wwwz
wwwz
Z, |
a,< 8
a,; >
a,& 8
a,  >
a,/ 8
a,) ~
a,8 8
a,2 
a,! 9
a,* 9
a,3 9
a,' s
a,$ z
a,0 s
a,- 
a,9 s
a,6 
a,( w
a,% |
a," 
a,1 w
a,. 
a,+ 
a,: w
a,7 
a,4 
a,# 
a,, 
a,5 
h,C 8
h,= >
h,L 8
h,F ~
h,U 8
h,O 
h,> :
h,G :
h,P :
h,D s
h,A z
h,M s
h,J 
h,V s
h,S 
h,E w
h,B |
h,? t
h,N w
h,K 
h,H t
h,W w
h,T 
h,Q t
h,@ x
h,I x
h,R x
o,m 8
o,l >
o,Y 8
o,X ~
o,] 8
o,Z >
o,c 8
o,` ~
o,i 8
o,f 
o,^ s
o,[ z
o,d s
o,a 
o,j s
o,g 
o,_ w
o,\ |
o,e w
o,b 
o,k w
o,h 
v,o D
v,n 
v,v D
v,p 
v,y 
v,q E
v,z E
v,w !
v,t "
v,} $
v,x )
v,u *
v,r :
v,~ -
v,{ :
v,s <
v,| <
,!D
,+!D
,'!D
,"!F
,(!!
,%!%
, !)
,)!)
,&!.
,#!+
,$!5
,A!D
,-!D
,1!D
,7!D
,=!D
,2!!
,/!"
,8!!
,5!$
,>!!
,;!%
,3!)
,0!*
,9!)
,6!-
,?!)
,<!.
,W!D
,C!D
,G!D
,M!D
,S!D
,H!!
,E!"
,N!!
,K!$
,T!!
,Q!%
,I!)
,F!*
,O!)
,L!-
,U!)
,R!.
,m!D
,Y!D
,]!D
,c!D
,i!D
,^!!
,[!"
,d!!
,a!$
,j!!
,g!%
,_!)
,\!*
,e!)
,b!-
,k!)
,h!.
,o!D
,s!D
,y!D
,t!!
,q!"
,z!!
,w!$
,}!%
,u!)
,r!*
,{!)
,x!-
,~!.
,#"D
,!"D
-"!
-9"D
-%"D
-)"D
-/"D
-5"D
-*"!
-'""
-0"!
--"$
-6"!
-3"%
-+")
-("*
-1")
-."-
-7")
-4".
-O"D
-;"D
-?"D
-E"D
-K"D
-@"!
-=""
-F"!
-C"$
-L"!
-I"%
-A")
->"*
-G")
-D"-
-M")
-J".
-S"B
-R"C
-Q"B
-P"D
'-W"D
'-T"
'-]"D
'-Z"
'-c"D
'-`"
'-X"f
'-U"g
'-^"f
'-["h
'-d"f
'-a"i
'-Y")
'-V"*
'-_")
'-\"-
'-e")
'-b".
1-k"D
1-f"
1-s"D
1-n"
1-{"D
1-v"
1-g"E
1-o"E
1-w"E
1-l"f
1-i"g
1-t"f
1-q"h
1-|"f
1-y"i
1-m")
1-j"*
1-h"k
1-u")
1-r"-
1-p"k
1-}")
1-z".
1-x"k
;-~"
nnnn
qqqq
-#t
-C#8
-B#^
-9#8
-!#8
-<#8
-'#8
-$#^
-?#8
--#8
-*#^
-:#s
-"#s
-=#s
-(#s
-@#s
-.#s
-;#w
-##w
->#w
-)#w
-A#w
-/#w
-E#B
-D#C
-J#m
nnnn
-H#&
-F#n
-K#m
qqqq
-I#'
-G#p
\ww
\xx
\yy
.S#B
.O#C
.[#B
.W#D
.c#B
._#E
.o#B
.g#C
.{#B
.s#D
.i#J
.u#J
`.$
i."$D
i. $
i.&$D
i.$$
i.)$D
i.($
i.#$f
i.!$h
i.'$f
i.%$i
r.-$@
r.,$A
}.1$@
}.0$A
.;$B
.3$C
.G$B
.?$D
.S$B
.K$E
.5$`
.A$`
.M$`
.[$B
.W$C
.c$B
._$D
.k$B
.g$E
.w$B
.o$C
.{$D
.q$J
.}$J
nnn
/#%B
/!%C
/*%8
/$%>
/3%8
/-%~
/<%8
/%%9
/.%9
/7%9
/+%s
/(%z
/4%s
/=%s
/,%w
/)%|
/5%w
/>%w
/E%8
/?%>
/N%8
/H%~
/W%8
/@%:
/I%:
/R%:
/F%s
/C%z
/O%s
/X%s
/G%w
/D%|
/A%t
/P%w
/J%t
/Y%w
/S%t
/B%x
/K%x
/T%x
(/[%B
(/Z%D
3/]%B
3/\%D
>/a%D
>/^%
>/g%D
>/d%
>/m%D
>/j%
>/b%!
>/_%"
>/h%!
>/e%$
>/n%!
>/k%%
>/c%)
>/`%*
>/i%)
>/f%-
>/o%)
>/l%.
E/q%D
E/p%
E/x%D
E/r%
E/{%
E/s%E
E/|%E
E/y%!
E/v%$
E/z%)
E/w%-
E/t%:
E/}%:
E/u%<
E/~%<
{/&!
nnnn
qqqq
nnnn
qqqq
/a&D
/_&@
/^&A
/'&D
/%&@
/$&2
/7&D
/.&@
/+&A
/I&D
/@&@
/=&2
/[&D
/R&@
/O&3
/2&F
/(&4
/D&F
/:&4
/V&F
/L&4
/8&!
/5&"
/,&a
/J&!
/G&$
/>&b
/\&!
/Y&%
/P&c
/9&)
/6&*
/-&g
/3&+
/)&h
/K&)
/H&-
/?&i
/E&+
/;&h
/]&)
/Z&.
/Q&j
/W&+
/M&h
/4&5
/*&l
/F&5
/<&l
/X&5
/N&l
/e&D
/c&@
/b&2
/u&D
/l&@
/i&A
/~&@
/{&2
/p&E
/f&A
/x&A
/v&!
/s&"
/j&a
/|&b
/w&)
/t&*
/k&g
/q&:
/g&m
/}&i
/y&m
/r&<
/h&o
/z&o
/%'!
/"'!
/+'!
/('%
/&':
/''#
/4'!
/1'"
/='!
/:'$
/F'!
/C'%
//'+
/8'+
/A'+
/I'!
/R'!
/['!
/O'!
/L'"
/X'!
/U'$
/a'!
/^'%
/J':
/S':
/\':
/K'#
/T'#
/]'#
/j'!
/g'"
/s'!
/p'$
/|'!
/y'%
/e'+
/n'+
/w'+
(1#(D
(1"(
(1!(D
(1 (
91'(
91&(
91%(
91$(
A1+(B
A1*(
A1)(B
A1((
I1/(B
I1.(
I1-(B
I1,(
Q13(
Q12(
Q11(
Q10(
Y1:(8
Y14(>
Y1C(8
Y1=(~
Y1L(8
Y1F(
Y15(9
Y1>(9
Y1G(9
Y1;(s
Y18(z
Y1D(s
Y1A(
Y1M(s
Y1J(
Y1<(w
Y19(|
Y16(
Y1E(w
Y1B(
Y1?(
Y1N(w
Y1K(
Y1H(
Y17(
Y1@(
Y1I(
b1U(8
b1O(>
b1^(8
b1X(~
b1g(8
b1a(
b1P(:
b1Y(:
b1b(:
b1V(s
b1S(z
b1_(s
b1\(
b1h(s
b1e(
b1W(w
b1T(|
b1Q(t
b1`(w
b1](
b1Z(t
b1i(w
b1f(
b1c(t
b1R(x
b1[(x
b1d(x
k1k(m
nnnn
k1j(n
t1m(m
nnnn
t1l(n
~1o(m
nnnn
~1n(n
1q(m
nnnn
1p(n
1s(m
nnnn
1r(n
1u(m
nnnn
1t(n
1w(m
nnnn
1v(n
1y(m
nnnn
1x(n
1{(m
nnnn
1z(n
1}(m
nnnn
1|(n
nnnn
1~(n
nnnn
-2 )D
-2))
52')D
52!)
520)D
52*)
529)D
523)
52")F
52+)F
524)F
52()!
52%)"
521)!
52.)$
52:)!
527)%
52)))
52&)*
52#)+
522))
52/)-
52,)+
52;))
528).
525)+
52$)5
52-)5
526)5
=2Q)D
=2P)
=2=)D
=2<)
=2A)D
=2>)
=2G)D
=2D)
=2M)D
=2J)
=2B)!
=2?)"
=2H)!
=2E)$
=2N)!
=2K)%
=2C))
=2@)*
=2I))
=2F)-
=2O))
=2L).
E2g)D
E2f)
E2S)D
E2R)
E2W)D
E2T)
E2])D
E2Z)
E2c)D
E2`)
E2X)!
E2U)"
E2^)!
E2[)$
E2d)!
E2a)%
E2Y))
E2V)*
E2_))
E2\)-
E2e))
E2b).
M2i)D
M2h)
M2p)D
M2j)
M2y)D
M2s)
M2|)
M2k)E
M2t)E
M2})E
M2q)!
M2n)"
M2z)!
M2w)$
M2r))
M2o)*
M2l):
M2{))
M2x)-
M2u):
M2~):
M2m)<
M2v)<
}2**
23*D
2#*D
2)*D
2/*D
2$*!
2!*"
2**!
2'*$
20*!
2-*%
2%*)
2"**
2+*)
2(*-
21*)
2.*.
2R*D
25*D
2<*D
2E*D
2N*D
27*E
2@*E
2I*E
2=*!
2:*"
2F*!
2C*$
2O*!
2L*%
2>*)
2;**
28*:
2G*)
2D*-
2A*:
2P*)
2M*.
2J*:
29*<
2B*<
2K*<
2Y*D
2b*D
2k*D
2T*F
2]*F
2f*F
2Z*!
2W*"
2c*!
2`*$
2l*!
2i*%
2[*)
2X**
2U*+
2d*)
2a*-
2^*+
2m*)
2j*.
2g*+
2V*5
2_*5
2h*5
2o*D
2s*D
2y*D
2t*!
2q*"
2z*!
2w*$
2}*%
2u*)
2r**
2{*)
2x*-
2~*.
(3+s
13 +s
13!+w
:3$+8
:3)+8
:3.+8
:3,+]
:3"+
:3'+
:3%+s
:3*+s
:3/+s
:3-+
:3#+{
:3(+y
:3&+w
:3++w
:30+w
C33+8
C38+8
C3=+8
C36+]
C3;+
C31+
C34+s
C39+s
C3>+s
C37+
C3<+
C32+y
C35+w
C3:+w
C3?+w
L3U+8
L3T+9
L3A+8
L3@+:
L3E+8
L3B+9
L3K+8
L3H+:
L3Q+8
L3N+>
L3F+s
L3C+
L3L+s
L3I+t
L3R+s
L3O+z
L3G+w
L3D+
L3M+w
L3J+x
L3S+w
L3P+|
V3k+8
V3j+^
V3W+8
V3V+9
V3[+8
V3X+^
V3a+8
V3^+9
V3g+8
V3d+:
V3\+s
V3Y+
V3b+s
V3_+
V3h+s
V3e+t
V3]+w
V3Z+
V3c+w
V3`+
V3i+w
V3f+x
`3m+8
`3l+>
`3q+8
`3n+:
`3w+8
`3t+>
`3}+8
`3z+~
`3r+s
`3o+t
`3x+s
`3u+z
`3~+s
`3{+
`3s+w
`3p+x
`3y+w
`3v+|
`3|+
3,8
3 ,8
3#,8
3(,8
3-,8
3&,]
3$,s
3),s
3.,s
3",y
3%,w
3*,w
3/,w
3E,8
3D,9
31,8
30,:
35,8
32,9
3;,8
38,:
3A,8
3>,>
36,s
3<,s
39,t
3B,s
3?,z
37,w
3=,w
3:,x
3C,w
3@,|
3[,8
3Z,^
3G,8
3F,9
3K,8
3H,^
3Q,8
3N,9
3W,8
3T,:
3L,s
3R,s
3X,s
3U,t
3M,w
3S,w
3Y,w
3V,x
3q,8
3p,:
3],8
3\,>
3a,8
3^,:
3g,8
3d,>
3m,8
3j,~
3b,s
3_,t
3h,s
3e,z
3n,s
3c,w
3`,x
3i,w
3f,|
3o,w
3s,8
3r,>
3w,8
3t,:
3},8
3z,>
3x,s
3u,t
3~,s
3{,z
3y,w
3v,x
3|,|
,4-)
443-D
442-
44&-D
44 -
44/-D
44)-
44!-E
44*-E
44'-!
44$-$
440-!
44--%
44(-)
44%--
44"-:
441-)
44.-.
44+-:
44#-<
44,-<
<4:-D
<44-
<4C-D
<4=-
<4L-D
<4F-
<45-F
<4>-F
<4G-F
<4;-!
<48-"
<4D-!
<4A-$
<4M-!
<4J-%
<4<-)
<49-*
<46-+
<4E-)
<4B--
<4?-+
<4N-)
<4K-.
<4H-+
<47-5
<4@-5
<4I-5
D4d-D
D4c-
D4P-D
D4O-
D4T-D
D4Q-
D4Z-D
D4W-
D4`-D
D4]-
D4U-!
D4R-"
D4[-!
D4X-$
D4a-!
D4^-%
D4V-)
D4S-*
D4\-)
D4Y--
D4b-)
D4_-.
L4k-D
L4e-
L4t-D
L4n-
L4}-D
L4w-
L4f-F
L4o-F
L4x-F
L4l-!
L4i-"
L4u-!
L4r-$
L4~-!
L4{-%
L4m-)
L4j-*
L4g-+
L4v-)
L4s--
L4p-+
L4|-.
L4y-+
L4h-5
L4q-5
L4z-5
nnnn
4.l
4".D
4+.D
4&.E
4#.!
4 .$
4,.!
4).%
4$.)
4!.-
4-.)
4*..
4'.:
4(.<
44.D
4=.D
4F.D
4/.F
48.F
4A.F
45.!
42."
4>.!
4;.$
4G.!
4D.%
46.)
43.*
40.+
4?.)
4<.-
49.+
4H.)
4E..
4B.+
41.5
4:.5
4C.5
4O.@
4L.A
4X.@
4U.2
4a.@
4^.3
4I.A
4R.A
4[.A
4M.a
4V.b
4_.c
4N.g
4J.m
4W.i
4S.m
4`.j
4\.m
4K.o
4T.o
4].o
4j.@
4g.A
4s.@
4p.2
4|.@
4y.3
4d.4
4m.4
4v.4
4h.a
4q.b
4z.c
4i.g
4e.h
4r.i
4n.h
4{.j
4w.h
4f.l
4o.l
4x.l
D5/$
L57/@
L56/A
L5!/@
L5*/@
L5'/2
L53/@
L50/3
L5$/A
L5-/A
L5"/
L5+/
L5(/b
L54/
L51/c
L5#/
L5 /g
L5,/
L5)/i
L5%/m
L55/
L52/j
L5./m
L5&/o
L5//o
T5M/@
T5L/A
T59/@
T58/2
T5=/@
T5:/A
T5C/@
T5@/2
T5I/@
T5F/3
T5>/
T5;/a
T5D/
T5A/b
T5J/
T5G/c
T5?/
T5</g
T5E/
T5B/i
T5K/
T5H/j
]5c/@
]5b/A
]5O/@
]5N/2
]5S/@
]5P/A
]5Y/@
]5V/2
]5_/@
]5\/3
]5T/
]5Q/a
]5Z/
]5W/b
]5`/
]5]/c
]5U/
]5R/g
]5[/
]5X/i
]5a/
]5^/j
f5g/D
f5f/
f5e/D
f5d/
n5k/D
n5j/
n5i/D
n5h/
v5o/D
v5n/
v5m/D
v5l/
~5z/D
~5x/@
~5y/
~5~/A
~5{/A
~5|/m
~5}/o
5w/@
5p/@
5r/@
5q/A
5t/@
5s/2
5v/@
5u/3
50$
5%0D
5+0D
5 0!
5&0!
5#0$
5,0!
5)0%
5!0)
5'0)
5$0-
5-0)
5*0.
5W0D
5U0@
500D
5.0@
5:0D
540@
510A
5F0D
5@0@
5=02
5R0D
5L0@
5I03
5;0!
580"
520a
5G0!
5D0"
5>0b
5S0!
5P0"
5J0c
5<0)
590*
530g
5H0)
5E0*
5?0i
5T0)
5Q0*
5K0j
5Z0D
5X0@
5g0D
5a0@
5^0A
5v0D
5p0@
5m02
5|03
5[0A
5j0A
5y0A
5h0!
5e0"
5_0a
5w0!
5t0"
5n0b
5}0c
5i0)
5f0*
5`0g
5\0m
5x0)
5u0*
5o0i
5k0m
5~0j
5z0m
5]0o
5l0o
5{0o
5-1D
5+1@
5(1D
5"1@
5)1!
5&1"
5 1c
5*1)
5'1*
5!1j
5h1D
5f1@
581D
561@
5E1D
5?1@
5<1A
5T1D
5N1@
5K12
5c1D
5]1@
5Z13
591A
5H1A
5W1A
5F1!
5C1"
5=1a
5U1!
5R1"
5L1b
5d1!
5a1"
5[1c
5G1)
5D1*
5>1g
5:1m
5V1)
5S1*
5M1i
5I1m
5e1)
5b1*
5\1j
5X1m
5;1o
5J1o
5Y1o
551@
5.1@
501@
5/1A
521@
5112
541@
5313
5k1D
5i1@
5x1D
5r1@
5o1A
5~12
5l14
5{14
5y1!
5v1"
5p1a
5z1)
5w1*
5q1g
5m1h
5|1h
5n1l
5}1l
6+2D
6!2D
6'2D
6"2!
6(2!
6%2%
6#2)
6 2-
6)2)
6&2.
6J2D
6-2D
642D
6=2D
6F2D
6/2E
682E
6A2E
652!
622"
6>2!
6;2$
6G2!
6D2%
662)
632*
602:
6?2)
6<2-
692:
6H2)
6E2.
6B2:
612<
6:2<
6C2<
#6i2D
#6h2
#6L2D
#6K2
#6S2D
#6M2
#6\2D
#6V2
#6e2D
#6_2
#6N2F
#6W2F
#6`2F
#6T2!
#6Q2"
#6]2!
#6Z2$
#6f2!
#6c2%
#6U2)
#6R2*
#6O2+
#6^2)
#6[2-
#6X2+
#6g2)
#6d2.
#6a2+
#6P25
#6Y25
#6b25
*6~2
*6k2D
*6j2
*6o2D
*6l2
*6u2D
*6r2
*6{2D
*6x2
*6p2!
*6m2"
*6v2!
*6s2$
*6|2!
*6y2%
*6q2)
*6n2*
*6w2)
*6t2-
*6}2)
*6z2.
^63L
y6$3D
y6 3
y6*3D
y6&3
y6!3E
y6'3E
y6%3f
y6#3h
y6+3f
y6)3i
y6"3k
y6(3k
603D
663D
6<3D
6-3F
633F
693F
613f
6/3g
673f
653h
6=3f
6;3i
6.3j
643j
6:3j
6@3D
6D3D
6H3D
6A3f
6?3g
6E3f
6C3h
6I3f
6G3i
6L3D
6P3D
6T3D
6M3f
6K3g
6Q3f
6O3h
6U3f
6S3i
6Z3D
6`3D
6f3D
6W3E
6]3E
6c3E
6[3f
6Y3g
6a3f
6_3h
6g3f
6e3i
6X3k
6^3k
6d3k
6l3D
6r3D
6x3D
6i3F
6o3F
6u3F
6m3f
6k3g
6s3f
6q3h
6y3f
6w3i
6j3j
6p3j
6v3j
6|3D
6}3f
6{3g
6(4D
6$4D
6%4!
6"4%
6&4)
6#4.
6 4:
6!4<
6G4D
6*4D
614D
6:4D
6C4D
6,4F
654F
6>4F
624!
6/4"
6;4!
684$
6D4!
6A4%
634)
604*
6-4+
6<4)
694-
664+
6E4)
6B4.
6?4+
6.45
6745
6@45
7]4D
7I4D
7M4D
7S4D
7Y4D
7N4!
7K4"
7T4!
7Q4$
7Z4!
7W4%
7O4)
7L4*
7U4)
7R4-
7[4)
7X4.
7d4D
7m4D
7v4D
7_4E
7h4E
7q4E
7e4!
7b4"
7n4!
7k4$
7w4!
7t4%
7f4)
7c4*
7`4:
7o4)
7l4-
7i4:
7x4)
7u4.
7r4:
7a4<
7j4<
7s4<
#7y4
#7z4F
#7}4"
#7~4*
#7{4+
#7|45
W75
`7 5!
`7!5)
i7%5D
i7"5E
i7&5!
i7#5:
i7'5)
i7$5<
r7.58
r7(5
r7/58
r7)5:
r725s
r7,5
r735w
r7-5
r705s
r7*5t
r715w
r7+5x
{7:58
{745
{7;58
{7559
{7>5s
{785
{7?5w
{795
{7<5s
{765
{7=5w
{775
7C5D
7@5F
7D5D
7G5!
7A5+
7H5)
7B55
7E5!
7F5)
7L5D
7I5E
7M5D
7P5!
7J5:
7Q5)
7K5<
7N5!
7O5)
7U58
7T5>
7S58
7R5~
7X5D
7V5E
7`5@
7]5A
7i5@
7f52
7r5@
7o53
7Z54
7c54
7l54
7^5a
7g5b
7p5c
7_5g
7[5h
7h5i
7d5h
7q5j
7m5h
7\5l
7e5l
7n5l
7~5@
7{5A
7x5A
7|5a
7}5g
7y5m
7z5o
 868
 8 6w
+8'68
+8!6>
+8068
+8*6~
+8968
+836
+8"69
+8+69
+8469
+8(6s
+8%6z
+816s
+8.6
+8:6s
+876
+8)6w
+8&6|
+8#6
+826w
+8/6
+8,6
+8;6w
+886
+856
+8$6
+8-6
+866
68?6D
68<6F
68@6!
68=6+
68A6)
68>65
A8E6D
A8B6E
A8F6!
A8C6:
A8G6)
A8D6<
L8N68
L8H6
L8O68
L8I6:
L8R6s
L8L6
L8S6w
L8M6
L8P6s
L8J6t
L8Q6w
L8K6x
W8Z68
W8T6
W8[68
W8U69
W8^6s
W8X6
W8_6w
W8Y6
W8\6s
W8V6
W8]6w
W8W6
b8c6D
b8`6F
b8d6D
b8g6!
b8a6+
b8h6)
b8b65
b8e6!
b8f6)
m8l6D
m8i6E
m8m6D
m8p6!
m8j6:
m8q6)
m8k6<
m8n6!
m8o6)
x8u68
x8t6>
x8s68
x8r6~
8x6D
8v6E
8{6F
yyyz
8~6"
8|6+
8}65
yyyz
wwwz
wwwz
p97E
{9!7B
{9"7L
{9#7T
{9 7X
9B7B
9A7C
9%7B
9$7D
9,7B
9)7C
957B
927D
9>7B
9;7E
9&7`
9/7`
987`
9-7L
9*7M
967L
937N
9?7L
9<7O
9.7T
9+7U
9'7b
977T
947W
907b
9@7T
9=7X
997b
9(7d
917d
9:7d
9a7B
9`7C
9D7B
9C7D
9K7B
9H7C
9T7B
9Q7D
9]7B
9Z7E
9E7J
9N7J
9W7J
9L7L
9I7M
9U7L
9R7N
9^7L
9[7O
9M7T
9J7U
9F7V
9V7T
9S7W
9O7V
9_7T
9\7X
9X7V
9G7^
9P7^
9Y7^
9c78
9b7~
9j78
9d7>
9s78
9m7~
9|78
9e7:
9n7:
9w7:
9k7s
9h7z
9t7s
9l7w
9i7|
9f7t
9u7w
9o7t
9x7t
9g7x
9p7x
9y7x
wwwz
wwwz
yyyz
yyyz
wwwz
985
9%8D
9#8E
wwwz
9!8/
9"86
9*88
9)8>
9(88
9'8~
9.88
9-8>
9,88
9+8~
9388
928:
9188
908:
9/88
9888
9789
9688
9589
9488
9W8D
9:8D
9A8D
9J8D
9S8D
9<8F
9E8F
9N8F
9B8!
9?8"
9K8!
9H8$
9T8!
9Q8%
9C8)
9@8*
9=8+
9L8)
9I8-
9F8+
9U8)
9R8.
9O8+
9>85
9G85
9P85
:v8D
:Y8D
:`8D
:i8D
:r8D
:[8E
:d8E
:m8E
:a8!
:^8"
:j8!
:g8$
:s8!
:p8%
:b8)
:_8*
:\8:
:k8)
:h8-
:e8:
:t8)
:q8.
:n8:
:]8<
:f8<
:o8<
:x8D
:z8F
:}8"
:~8*
:{8+
:|85
";$9
);%9
/;A9
/;+9
/;&9
/;49
/;/9
/;=9
/;89
/;-9
/;+9
/;*9
/;,9
/;69
/;49
/;39
/;59
/;?9
/;=9
/;<9
/;>9
/;H9
/;E9
/;G9
/;)9
/;(9
/;'9
/;29
/;19
/;09
/;;9
/;:9
/;99
/;D9
/;B9
=;K9
=;J96
C;M9
C;L96
S;N9
\;O9
c;P9
l;Q9
t;R9
~;S9
 !#$
 !#$
 !#"
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
nnnn
qqqq
nnnn
qqqq
zwww
zwww
zwww
pzww
szww
pzww
szww
szww
pzww
szww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
nnnn
qqqq
nnnn
qqqq
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
nnnn
qqqq
nnnn
qqqq
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
nnnn
qqqq
nnnn
qqqq
nnnn
nnnn
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
Z, }
a,< ;
a,& ;
a,/ ;
a,8 ;
a,; ?
a,  ?
a,) 
a,2 
a,3 
a,! 
a,* 
a,' r
a,0 r
a,9 r
a,$ {
a,- 
a,6 
a,( v
a,1 v
a,: v
a,% }
a,. 
a,4 
a," 
a,+ 
a,7 
a,5 
a,# 
a,, 
h,C ;
h,L ;
h,U ;
h,= ?
h,F 
h,O 
h,> 
h,G 
h,P 
h,D r
h,M r
h,V r
h,A {
h,J 
h,S 
h,E v
h,N v
h,W v
h,B }
h,K 
h,T 
h,? 
h,H 
h,Q 
h,@ 
h,I 
h,R 
o,m ;
o,Y ;
o,] ;
o,c ;
o,i ;
o,l ?
o,Z ?
o,X 
o,` 
o,f 
o,^ r
o,d r
o,j r
o,[ {
o,a 
o,g 
o,_ v
o,e v
o,k v
o,\ }
o,b 
o,h 
v,o G
v,v G
v,p 
v,n 
v,y 
v,q 9
v,z 9
v,w #
v,t &
v,} '
v,x ,
v,u 1
v,~ 2
v,r ;
v,{ ;
v,s =
v,| =
,!G
,+!G
,'!G
,"! 
,(!#
,%!(
, !,
,)!,
,&!3
,#!4
,$!8
,A!G
,-!G
,1!G
,7!G
,=!G
,2!#
,8!#
,>!#
,/!&
,5!'
,;!(
,3!,
,9!,
,?!,
,0!1
,6!2
,<!3
,W!G
,C!G
,G!G
,M!G
,S!G
,H!#
,N!#
,T!#
,E!&
,K!'
,Q!(
,I!,
,O!,
,U!,
,F!1
,L!2
,R!3
,m!G
,Y!G
,]!G
,c!G
,i!G
,^!#
,d!#
,j!#
,[!&
,a!'
,g!(
,_!,
,e!,
,k!,
,\!1
,b!2
,h!3
,o!G
,s!G
,y!G
,t!#
,z!#
,q!&
,w!'
,}!(
,u!,
,{!,
,r!1
,x!2
,~!3
,#"G
,!"G
-"#
-9"G
-%"G
-)"G
-/"G
-5"G
-*"#
-0"#
-6"#
-'"&
--"'
-3"(
-+",
-1",
-7",
-("1
-."2
-4"3
-O"G
-;"G
-?"G
-E"G
-K"G
-@"#
-F"#
-L"#
-="&
-C"'
-I"(
-A",
-G",
-M",
->"1
-D"2
-J"3
-S"F
-Q"F
-R"G
-P"H
'-W"G
'-]"G
'-c"G
'-T"
'-Z"
'-`"
'-X",
'-^",
'-d",
'-U"1
'-["2
'-a"3
'-Y",
'-_",
'-e",
'-V"1
'-\"2
'-b"3
1-k"G
1-s"G
1-{"G
1-f"
1-n"
1-v"
1-w"9
1-g"9
1-o"9
1-l",
1-t",
1-|",
1-i"1
1-q"2
1-y"3
1-m",
1-u",
1-}",
1-j"1
1-r"2
1-x"=
1-h"=
1-p"=
1-z"3
;-~"
nnnn
qqqq
-#u
-C#;
-9#;
-<#;
-?#;
-!#;
-'#;
--#;
-B#_
-$#_
-*#_
-:#r
-=#r
-@#r
-"#r
-(#r
-.#r
-;#v
->#v
-A#v
-##v
-)#v
-/#v
-E#F
-D#G
-J#l
nnnn
-F#o
-K#l
qqqq
-G#q
-H#(
-I#)
ww\
xx\
yy\
ww\
xx\
yy\
.S#F
.[#F
.c#F
.O#G
.W#H
._#I
.U#Y
.]#Y
.e#Y
.Q#Z
.Y#[
.a#]
.o#F
.{#F
.g#G
.s#H
.i#K
.u#K
.q#Y
.}#Y
.m#Z
.y#[
.k#_
.w#_
`.$
i.)$G
i."$G
i.&$G
i.($
i. $
i.$$
i.#$,
i.'$,
i.!$2
i.%$3
r.-$B
r.,$C
}.1$B
}.0$C
.;$F
.G$F
.S$F
.3$G
.?$H
.K$I
.5$a
.A$a
.M$a
.=$Y
.I$Y
.U$Y
.9$Z
.E$[
.Q$]
.7$e
.C$e
.O$e
.[$F
.c$F
.k$F
.W$G
._$H
.g$I
.]$Y
.e$Y
.m$Y
.Y$Z
.a$[
.i$]
.w$F
.o$G
.{$H
.q$K
.}$K
.y$Y
.u$Z
.s$_
nnn
/#%F
/!%G
/*%;
/3%;
/<%;
/$%?
/+%r
/4%r
/=%r
/(%{
/,%v
/5%v
/>%v
/)%}
/E%;
/N%;
/W%;
/?%?
/F%r
/O%r
/X%r
/C%{
/G%v
/P%v
/Y%v
/D%}
(/[%F
(/Z%H
3/]%F
3/\%H
>/a%G
>/g%G
>/m%G
>/^%
>/d%
>/j%
>/b%#
>/h%#
>/n%#
>/_%&
>/e%'
>/k%(
>/c%,
>/i%,
>/o%,
>/`%1
>/f%2
>/l%3
E/q%G
E/x%G
E/p%
E/r%
E/{%
E/|%9
E/s%9
E/y%#
E/v%'
E/z%,
E/w%2
E/}%;
E/t%;
E/~%=
E/u%=
{/&#
nnnn
qqqq
nnnn
qqqq
/a&G
/'&G
/7&G
/I&G
/[&G
/_&B
/%&B
/.&B
/@&B
/R&B
/^&C
/+&C
/$&=
/=&=
/O&?
/(&:
/:&:
/L&:
/2& 
/D& 
/V& 
/8&#
/J&#
/\&#
/,&d
/>&e
/P&f
/5&&
/G&'
/Y&(
/9&,
/K&,
/]&,
/-&<
/?&>
/Q&@
/)&k
/;&k
/M&k
/6&1
/H&2
/Z&3
/3&4
/E&4
/W&4
/*&;
/<&;
/N&;
/4&8
/F&8
/X&8
/e&G
/u&G
/c&B
/l&B
/~&B
/i&C
/b&=
/{&=
/f&C
/x&C
/p&9
/v&#
/j&d
/|&e
/s&&
/w&,
/k&<
/}&>
/g&n
/y&n
/t&1
/q&;
/h&D
/z&D
/r&=
/%'"
/"'#
/+'#
/('(
/#'#
/,'#
/ ''
/&';
/)'(
/'';
/4'#
/='#
/F'#
/1'&
/:''
/C'(
/5'#
/>'#
/G'#
/2'&
/;''
/D'(
//'4
/8'4
/A'4
/0'4
/9'4
/B'4
/['"
/I'"
/R'"
/O'#
/X'#
/a'#
/L'&
/U''
/^'(
/P'#
/Y'#
/b'#
/M'&
/V''
/\';
/J';
/S';
/_'(
/]';
/K';
/T';
/j'#
/s'#
/|'#
/g'&
/p''
/y'(
/k'#
/t'#
/}'#
/h'&
/q''
/z'(
/e'4
/n'4
/w'4
/f'4
/o'4
/x'4
(1#(G
(1!(G
(1"(
(1 (
91'(
91%(
91&(
91$(
A1+(F
A1)(F
A1*(
A1((
I1/(F
I1-(F
I1.(
I1,(
Q13(
Q11(
Q12(
Q10(
Y1:(;
Y1C(;
Y1L(;
Y14(?
Y1=(
Y1F(
Y1G(
Y15(
Y1>(
Y1;(r
Y1D(r
Y1M(r
Y18({
Y1A(
Y1J(
Y1<(v
Y1E(v
Y1N(v
Y19(}
Y1B(
Y1H(
Y16(
Y1?(
Y1K(
Y1I(
Y17(
Y1@(
b1U(;
b1^(;
b1g(;
b1O(?
b1X(
b1a(
b1P(
b1Y(
b1b(
b1V(r
b1_(r
b1h(r
b1S({
b1\(
b1e(
b1W(v
b1`(v
b1i(v
b1T(}
b1](
b1f(
b1Q(
b1Z(
b1c(
b1R(
b1[(
b1d(
k1k(l
nnnn
k1j(o
t1m(l
nnnn
t1l(o
~1o(l
nnnn
~1n(o
1q(l
nnnn
1p(o
1s(l
nnnn
1r(o
1u(l
nnnn
1t(o
1w(l
nnnn
1v(o
1y(l
nnnn
1x(o
1{(l
nnnn
1z(o
1}(l
nnnn
1|(o
nnnn
1~(o
nnnn
-2 )G
-2),
52')G
520)G
529)G
52!)
52*)
523)
52") 
52+) 
524) 
52()#
521)#
52:)#
52%)&
52.)'
527)(
52)),
522),
52;),
52&)1
52/)2
528)3
52#)4
52,)4
525)4
52$)8
52-)8
526)8
=2Q)G
=2=)G
=2A)G
=2G)G
=2M)G
=2P)
=2>)
=2<)
=2D)
=2J)
=2B)#
=2H)#
=2N)#
=2?)&
=2E)'
=2K)(
=2C),
=2I),
=2O),
=2@)1
=2F)2
=2L)3
E2g)G
E2S)G
E2W)G
E2])G
E2c)G
E2f)
E2T)
E2R)
E2Z)
E2`)
E2X)#
E2^)#
E2d)#
E2U)&
E2[)'
E2a)(
E2Y),
E2_),
E2e),
E2V)1
E2\)2
E2b)3
M2i)G
M2p)G
M2y)G
M2j)
M2h)
M2s)
M2|)
M2})9
M2k)9
M2t)9
M2q)#
M2z)#
M2n)&
M2w)'
M2r),
M2{),
M2o)1
M2x)2
M2~);
M2l);
M2u);
M2m)=
M2v)=
}2*1
23*G
2#*G
2)*G
2/*G
2$*#
2**#
20*#
2!*&
2'*'
2-*(
2%*,
2+*,
21*,
2"*1
2(*2
2.*3
2R*G
25*G
2<*G
2E*G
2N*G
2I*9
27*9
2@*9
2=*#
2F*#
2O*#
2:*&
2C*'
2L*(
2>*,
2G*,
2P*,
2;*1
2D*2
2J*;
28*;
2A*;
2M*3
2K*=
29*=
2B*=
2Y*G
2b*G
2k*G
2T* 
2]* 
2f* 
2Z*#
2c*#
2l*#
2W*&
2`*'
2i*(
2[*,
2d*,
2m*,
2X*1
2a*2
2j*3
2U*4
2^*4
2g*4
2V*8
2_*8
2h*8
2o*G
2s*G
2y*G
2t*#
2z*#
2q*&
2w*'
2}*(
2u*,
2{*,
2r*1
2x*2
2~*3
(3+r
13 +r
13!+v
:3$+;
:3"+"
:3)+;
:3'+(
:3.+;
:3,+\
:3%+r
:3#+z
:3*+r
:3(+x
:3/+r
:3-+
:3&+v
:3++v
:30+v
C33+;
C31+(
C38+;
C36+\
C3=+;
C3;+
C34+r
C32+x
C39+r
C37+
C3>+r
C3<+
C35+v
C3:+v
C3?+v
L3U+;
L3A+;
L3E+;
L3K+;
L3Q+;
L3N+?
L3T+<
L3B+<
L3@+=
L3H+=
L3F+r
L3L+r
L3R+r
L3O+{
L3C+
L3I+u
L3G+v
L3M+v
L3S+v
L3P+}
L3D+
L3J+y
V3k+;
V3W+;
V3[+;
V3a+;
V3g+;
V3j+_
V3X+_
V3V+<
V3^+<
V3d+=
V3\+r
V3b+r
V3h+r
V3Y+
V3_+
V3e+u
V3]+v
V3c+v
V3i+v
V3Z+
V3`+
V3f+y
`3m+;
`3q+;
`3w+;
`3}+;
`3l+?
`3t+?
`3z+
`3n+=
`3r+r
`3x+r
`3~+r
`3u+{
`3{+
`3o+u
`3s+v
`3y+v
`3v+}
`3|+
`3p+y
3,;
3 ,;
3#,;
3!,(
3(,;
3&,\
3-,;
3$,r
3",x
3),r
3.,r
3%,v
3*,v
3/,v
3E,;
31,;
35,;
3;,;
3A,;
3>,?
3D,<
32,<
30,=
38,=
36,r
3<,r
3B,r
3?,{
39,u
37,v
3=,v
3C,v
3@,}
3:,y
3[,;
3G,;
3K,;
3Q,;
3W,;
3Z,_
3H,_
3F,<
3N,<
3T,=
3L,r
3R,r
3X,r
3U,u
3M,v
3S,v
3Y,v
3V,y
3q,;
3],;
3a,;
3g,;
3m,;
3\,?
3d,?
3p,=
3^,=
3b,r
3h,r
3n,r
3e,{
3_,u
3c,v
3i,v
3o,v
3f,}
3`,y
3s,;
3w,;
3},;
3r,?
3z,?
3t,=
3x,r
3~,r
3{,{
3u,u
3y,v
3|,}
3v,y
,4-,
443-G
44&-G
44/-G
442-
44 -
44)-
44*-9
44!-9
44'-#
440-#
44$-'
44--(
44(-,
441-,
44%-2
44+-;
44"-;
44.-3
44,-=
44#-=
<4:-G
<4C-G
<4L-G
<44-
<4=-
<4F-
<45- 
<4>- 
<4G- 
<4;-#
<4D-#
<4M-#
<48-&
<4A-'
<4J-(
<4<-,
<4E-,
<4N-,
<49-1
<4B-2
<4K-3
<46-4
<4?-4
<4H-4
<47-8
<4@-8
<4I-8
D4d-G
D4P-G
D4T-G
D4Z-G
D4`-G
D4c-
D4Q-
D4O-
D4W-
D4]-
D4U-#
D4[-#
D4a-#
D4R-&
D4X-'
D4^-(
D4V-,
D4\-,
D4b-,
D4S-1
D4Y-2
D4_-3
L4k-G
L4t-G
L4}-G
L4e-
L4n-
L4w-
L4f- 
L4o- 
L4x- 
L4l-#
L4u-#
L4~-#
L4i-&
L4r-'
L4{-(
L4m-,
L4v-,
L4j-1
L4s-2
L4|-3
L4g-4
L4p-4
L4y-4
L4h-8
L4q-8
L4z-8
nnnn
4.;
4".G
4+.G
4&.9
4#.#
4,.#
4 .'
4).(
4$.,
4-.,
4!.2
4'.;
4*.3
4(.=
44.G
4=.G
4F.G
4/. 
48. 
4A. 
45.#
4>.#
4G.#
42.&
4;.'
4D.(
46.,
4?.,
4H.,
43.1
4<.2
4E.3
40.4
49.4
4B.4
41.8
4:.8
4C.8
4O.B
4X.B
4a.B
4L.C
4U.=
4^.?
4[.C
4I.C
4R.C
4M.d
4V.e
4_.f
4N.<
4W.>
4\.n
4J.n
4S.n
4`.@
4].D
4K.D
4T.D
4j.B
4s.B
4|.B
4g.C
4p.=
4y.?
4d.:
4m.:
4v.:
4h.d
4q.e
4z.f
4i.<
4r.>
4{.@
4e.k
4n.k
4w.k
4f.;
4o.;
4x.;
D5/'
L57/B
L5!/B
L5*/B
L53/B
L56/C
L5'/=
L50/?
L5-/C
L5$/C
L5"/
L5+/
L54/
L5(/e
L51/f
L5#/
L5,/
L55/
L5 /<
L5)/>
L5./n
L5%/n
L52/@
L5//D
L5&/D
T5M/B
T59/B
T5=/B
T5C/B
T5I/B
T5L/C
T5:/C
T58/=
T5@/=
T5F/?
T5>/
T5D/
T5J/
T5;/d
T5A/e
T5G/f
T5?/
T5E/
T5K/
T5</<
T5B/>
T5H/@
]5c/B
]5O/B
]5S/B
]5Y/B
]5_/B
]5b/C
]5P/C
]5N/=
]5V/=
]5\/?
]5T/
]5Z/
]5`/
]5Q/d
]5W/e
]5]/f
]5U/
]5[/
]5a/
]5R/<
]5X/>
]5^/@
f5g/G
f5e/G
f5f/
f5d/
n5k/G
n5i/G
n5j/
n5h/
v5o/G
v5m/G
v5n/
v5l/
~5z/G
~5x/B
~5~/C
~5y/
~5{/C
~5|/n
~5}/D
5w/B
5p/B
5r/B
5t/B
5v/B
5q/C
5s/=
5u/?
50'
5%0G
5+0G
5 0#
5&0#
5,0#
5#0'
5)0(
5!0,
5'0,
5-0,
5$02
5*03
5W0G
500G
5:0G
5F0G
5R0G
5U0B
5.0B
540B
5@0B
5L0B
510C
5=0=
5I0?
5;0#
5G0#
5S0#
520d
5>0e
5J0f
580&
5D0&
5P0&
5<0,
5H0,
5T0,
530<
5?0>
5K0@
5901
5E01
5Q01
5Z0G
5g0G
5v0G
5X0B
5a0B
5p0B
5^0C
5m0=
5|0?
5y0C
5[0C
5j0C
5h0#
5w0#
5_0d
5n0e
5}0f
5e0&
5t0&
5i0,
5x0,
5`0<
5o0>
5z0n
5\0n
5k0n
5~0@
5f01
5u01
5{0D
5]0D
5l0D
5-1G
5(1G
5+1B
5"1B
5)1#
5 1f
5&1&
5*1,
5!1@
5'11
5h1G
581G
5E1G
5T1G
5c1G
5f1B
561B
5?1B
5N1B
5]1B
5<1C
5K1=
5Z1?
5W1C
591C
5H1C
5F1#
5U1#
5d1#
5=1d
5L1e
5[1f
5C1&
5R1&
5a1&
5G1,
5V1,
5e1,
5>1<
5M1>
5X1n
5:1n
5I1n
5\1@
5D11
5S11
5b11
5Y1D
5;1D
5J1D
551B
5.1B
501B
521B
541B
5/1C
511=
531?
5k1G
5x1G
5i1B
5r1B
5o1C
5~1=
5l1:
5{1:
5y1#
5p1d
5v1&
5z1,
5q1<
5m1k
5|1k
5w11
5n1;
5}1;
6+2G
6!2G
6'2G
6"2#
6(2#
6%2(
6#2,
6)2,
6 22
6&23
6J2G
6-2G
642G
6=2G
6F2G
6A29
6/29
6829
652#
6>2#
6G2#
622&
6;2'
6D2(
662,
6?2,
6H2,
6321
6<22
6B2;
602;
692;
6E23
6C2=
612=
6:2=
#6i2G
#6L2G
#6S2G
#6\2G
#6e2G
#6h2
#6M2
#6K2
#6V2
#6_2
#6N2 
#6W2 
#6`2 
#6T2#
#6]2#
#6f2#
#6Q2&
#6Z2'
#6c2(
#6U2,
#6^2,
#6g2,
#6R21
#6[22
#6d23
#6O24
#6X24
#6a24
#6P28
#6Y28
#6b28
*6k2G
*6o2G
*6u2G
*6{2G
*6~2
*6l2
*6j2
*6r2
*6x2
*6p2#
*6v2#
*6|2#
*6m2&
*6s2'
*6y2(
*6q2,
*6w2,
*6}2,
*6n21
*6t22
*6z23
^63P
y6$3G
y6*3G
y6 3
y6&3
y6'39
y6!39
y6%3,
y6+3,
y6#32
y6)33
y6(3=
y6"3=
603G
663G
6<3G
6-3 
633 
693 
613,
673,
6=3,
6/31
6532
6;33
6.38
6438
6:38
6@3G
6D3G
6H3G
6A3,
6E3,
6I3,
6?31
6C32
6G33
6L3G
6P3G
6T3G
6M3,
6Q3,
6U3,
6K31
6O32
6S33
6Z3G
6`3G
6f3G
6c39
6W39
6]39
6[3,
6a3,
6g3,
6Y31
6_32
6e33
6d3=
6X3=
6^3=
6l3G
6r3G
6x3G
6i3 
6o3 
6u3 
6m3,
6s3,
6y3,
6k31
6q32
6w33
6j38
6p38
6v38
6|3G
6}3,
6{31
6(4G
6$4G
6%4#
6"4(
6&4,
6 4;
6#43
6!4=
6G4G
6*4G
614G
6:4G
6C4G
6,4 
654 
6>4 
624#
6;4#
6D4#
6/4&
684'
6A4(
634,
6<4,
6E4,
6041
6942
6B43
6-44
6644
6?44
6.48
6748
6@48
7]4G
7I4G
7M4G
7S4G
7Y4G
7N4#
7T4#
7Z4#
7K4&
7Q4'
7W4(
7O4,
7U4,
7[4,
7L41
7R42
7X43
7d4G
7m4G
7v4G
7q49
7_49
7h49
7e4#
7n4#
7w4#
7b4&
7k4'
7t4(
7f4,
7o4,
7x4,
7c41
7l42
7r4;
7`4;
7i4;
7u43
7s4=
7a4=
7j4=
#7y4
#7z4 
#7}4&
#7~41
#7{44
#7|48
W75
`7 5#
`7!5,
i7%5G
i7"5H
i7&5#
i7#5@
i7'5,
i7$5A
r7.5;
r7(5
r7/5
r7)5
r725r
r7,5
r705
r735v
r7-5
r7*5
r715
r7+5
{7:5;
{745
{7;5
{755
{7>5r
{785
{7<5
{7?5v
{765
{795
{7=5
{775
7C5G
7@5I
7G5#
7A5>
7H5,
7B5?
7L5G
7I5H
7P5#
7J5@
7Q5,
7K5A
7U5;
7S5;
7T5?
7X5G
7V5H
7`5B
7i5B
7r5B
7]5C
7f5=
7o5?
7Z5:
7c5:
7l5:
7^5d
7g5e
7p5f
7_5<
7h5>
7q5@
7[5k
7d5k
7m5k
7\5;
7e5;
7n5;
7~5B
7{5C
7x5C
7|5d
7}5<
7y5n
7z5D
 86;
 8 6v
+8'6;
+806;
+896;
+8!6?
+8*6
+836
+846
+8"6
+8+6
+8(6r
+816r
+8:6r
+8%6{
+8.6
+876
+8)6v
+826v
+8;6v
+8&6}
+8/6
+856
+8#6
+8,6
+886
+866
+8$6
+8-6
68?6G
68<6I
68@6#
68=6>
68A6,
68>6?
A8E6G
A8B6H
A8F6#
A8C6@
A8G6,
A8D6A
L8N6;
L8H6
L8O6
L8I6
L8R6r
L8L6
L8P6
L8S6v
L8M6
L8J6
L8Q6
L8K6
W8Z6;
W8T6
W8[6
W8U6
W8^6r
W8X6
W8\6
W8_6v
W8V6
W8Y6
W8]6
W8W6
b8c6G
b8`6I
b8d6
b8g6#
b8a6>
b8e6
b8h6,
b8b6?
b8f6
m8l6G
m8i6H
m8m6
m8p6#
m8j6@
m8n6
m8q6,
m8k6A
m8o6
x8u6;
x8s6;
x8t6?
x8r6
8x6G
8v6H
zyyy
8{6 
8~6&
zyyy
8|64
zyyy
8}68
zyyy
zyyy
zyyy
zwww
zwww
zwww
zwww
zwww
zwww
p97I
{9!7F
{9"7P
{9#7Y
{9 7]
9B7F
9%7F
9,7F
957F
9>7F
9A7G
9)7G
9$7H
927H
9;7I
9&7a
9/7a
987a
9-7P
967P
9?7P
9*7Q
937R
9<7S
9.7Y
977Y
9@7Y
9+7Z
947[
9=7]
9'7c
907c
997c
9(7e
917e
9:7e
9a7F
9D7F
9K7F
9T7F
9]7F
9`7G
9H7G
9C7H
9Q7H
9Z7I
9W7K
9E7K
9N7K
9L7P
9U7P
9^7P
9I7Q
9R7R
9[7S
9M7Y
9V7Y
9_7Y
9J7Z
9S7[
9X7\
9F7\
9O7\
9\7]
9Y7_
9G7_
9P7_
9c7;
9j7;
9s7;
9|7;
9d7?
9k7r
9t7r
9h7{
9l7v
9u7v
9i7}
zwww
zwww
zwww
zwww
zwww
zwww
zyyy
zyyy
zyyy
zyyy
zyyy
zyyy
zwww
zwww
98?
zwww
9%8G
9#8H
zwww
9!80
zwww
9"87
zwww
9*8;
9(8;
9)8?
9.8;
9,8;
9-8?
938;
918;
928=
908=
988;
968;
978<
958<
9W8G
9:8G
9A8G
9J8G
9S8G
9<8 
9E8 
9N8 
9B8#
9K8#
9T8#
9?8&
9H8'
9Q8(
9C8,
9L8,
9U8,
9@81
9I82
9R83
9=84
9F84
9O84
9>88
9G88
9P88
:v8G
:Y8G
:`8G
:i8G
:r8G
:m89
:[89
:d89
:a8#
:j8#
:s8#
:^8&
:g8'
:p8(
:b8,
:k8,
:t8,
:_81
:h82
:n8;
:\8;
:e8;
:q83
:o8=
:]8=
:f8=
:x8G
:z8 
:}8&
:~81
:{84
:|88
";$9
);%9
3;H9
3;D9
3;A9
3;E9
3;B9 
3;G9!
8;69
8;29"
8;49#
8;49$
8;19%
8;/9
8;39
8;09&
8;59'
=;K9
=;J97
C;M9
C;L97
I;?9
I;;9(
I;=9)
I;=9*
I;:9+
I;89,
I;<9-
I;99.
I;>9/
N;-9
N;)90
N;+91
N;+92
N;(93
N;&9
N;*9
N;'94
N;,95
S;N9
\;O9
c;P9
l;Q9
t;R9
~;S9
XMM10
YMM10
ZMM10
CR10
DR10
XMM20
YMM20
ZMM20
XMM30
YMM30
ZMM30
BND0
XMM0
YMM0
ZMM0
XMM11
YMM11
ZMM11
CR11
DR11
XMM21
YMM21
ZMM21
XMM31
YMM31
ZMM31
BND1
XMM1
YMM1
ZMM1
XMM12
YMM12
ZMM12
CR12
DR12
XMM22
YMM22
ZMM22
BND2
XMM2
YMM2
ZMM2
XMM13
YMM13
ZMM13
CR13
DR13
XMM23
YMM23
ZMM23
BND3
XMM3
YMM3
ZMM3
XMM14
YMM14
ZMM14
CR14
DR14
XMM24
YMM24
ZMM24
XMM4
YMM4
ZMM4
XMM15
YMM15
ZMM15
CR15
DR15
XMM25
YMM25
ZMM25
XMM5
YMM5
ZMM5
XMM16
YMM16
ZMM16
XMM26
YMM26
ZMM26
XMM6
YMM6
ZMM6
XMM17
YMM17
ZMM17
XMM27
YMM27
ZMM27
XMM7
YMM7
ZMM7
XMM18
YMM18
ZMM18
XMM28
YMM28
ZMM28
XMM8
YMM8
ZMM8
XMM19
YMM19
ZMM19
XMM29
YMM29
ZMM29
XMM9
YMM9
ZMM9
R10B
R11B
R12B
R13B
R14B
R15B
R10D
R11D
R12D
R13D
R14D
R15D
EFLAGS
R10W
R11W
R12W
R13W
R14W
R15W
FPSW
RFP80
VR512
VK32
RFP32
FR32
GR32
VK64
RFP64
FR64
GR64
VR64
GR64_TC_and_GR64_TCW64
GR64_TC_and_GR64_NOSP_and_GR64_TCW64
GR64_NOREX_and_GR64_TCW64
VK16
GR16
VR256
VR512_with_sub_xmm_in_FR128
VR128
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_TC
GR64_with_sub_32bit_in_GR32_TC
GR64_NOSP_and_GR64_TC
GR64_NOREX_NOSP_and_GR64_TC
GR64_NOREX_and_GR64_TC
GR32_AD
GR64_AD
GR32_ABCD
GR64_ABCD
GR16_ABCD
DEBUG_REG
CONTROL_REG
SEGMENT_REG
VR256H
VR512_with_sub_xmm_in_VR128H
GR8_ABCD_H
VR256L
VR512_with_sub_xmm_in_VR128L
GR8_ABCD_L
VK1WM
VK32WM
VK2WM
VK64WM
VK4WM
VK16WM
VK8WM
GR64_and_LOW32_ADDR_ACCESS_RBP
GR64_NOREX_NOSP_and_LOW32_ADDR_ACCESS_RBP
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOSP
GR64_NOSP
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOREX_NOSP
GR64_NOREX_NOSP
FPCCR
BNDR
GR64_and_LOW32_ADDR_ACCESS
FR32X
FR64X
VR256X
VR128X
GR64_with_sub_32bit_in_GR32_AD_and_GR32_NOAX
GR64_with_sub_32bit_in_GR32_ABCD_and_GR32_NOAX
GR64_TCW64_and_GR64_with_sub_32bit_in_GR32_NOAX
GR64_TCW64_and_GR64_TC_and_GR64_with_sub_32bit_in_GR32_NOAX
GR64_TC_and_GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOREX
GR64_NOREX
GR64_with_sub_16bit_in_GR16_NOREX
LOW32_ADDR_ACCESS_RBP_with_sub_16bit_in_GR16_NOREX
GR8_NOREX
LOW32_ADDR_ACCESS_RBP_with_sub_32bit
LOW32_ADDR_ACCESS_with_sub_32bit
LOW32_ADDR_ACCESS_RBP_with_sub_8bit_with_sub_32bit
GR64_with_sub_8bit
LOW32_ADDR_ACCESS_RBP_with_sub_8bit
MORESTACK_RET_RESTORE_R10
LD_Fp080
LD_Fp180
CMOV_RFP80
SUB_FpI32m80
ADD_FpI32m80
MUL_FpI32m80
SUBR_FpI32m80
DIVR_FpI32m80
DIV_FpI32m80
ILD_Fp32m80
IST_Fp32m80
ISTT_Fp32m80
ILD_Fp64m80
IST_Fp64m80
ISTT_Fp64m80
SUB_FpI16m80
ADD_FpI16m80
MUL_FpI16m80
SUBR_FpI16m80
DIVR_FpI16m80
DIV_FpI16m80
ILD_Fp16m80
IST_Fp16m80
ISTT_Fp16m80
CMOVNB_Fp80
SUB_Fp80
CMOVB_Fp80
ADD_Fp80
CMOVNBE_Fp80
CMOVBE_Fp80
CMOVNE_Fp80
CMOVE_Fp80
MUL_Fp80
SIN_Fp80
CMOVNP_Fp80
CMOVP_Fp80
ABS_Fp80
CHS_Fp80
COS_Fp80
SQRT_Fp80
TST_Fp80
DIV_Fp80
UCOM_FpIr80
UCOM_Fpr80
LD_F0
AVX512_512_SET0
AVX512_256_SET0
AVX512_128_SET0
V_SET0
AVX_SET0
PREFETCHT0
SUB_FrST0
ADD_FrST0
MUL_FrST0
SUBR_FrST0
DIVR_FrST0
DIV_FrST0
SUB_FPrST0
ADD_FPrST0
MUL_FPrST0
SUBR_FPrST0
DIVR_FPrST0
DIV_FPrST0
PBLENDVBrm0
BLENDVPDrm0
BLENDVPSrm0
MOV32r0
PBLENDVBrr0
BLENDVPDrr0
BLENDVPSrr0
XSHA1
LD_F1
CMOV_V32I1
CMOV_V64I1
CMOV_V16I1
CMOV_V8I1
FPREM1
F2XM1
FYL2XP1
PREFETCHT1
JA_1
JB_1
JAE_1
JBE_1
JGE_1
JE_1
JLE_1
JNE_1
JG_1
JL_1
JO_1
JNO_1
JP_1
JMP_1
JNP_1
JS_1
JNS_1
MOV32r_1
RCL32m1
SHL32m1
ROL32m1
SAR32m1
RCR32m1
SHR32m1
ROR32m1
RCL64m1
SHL64m1
ROL64m1
SAR64m1
RCR64m1
SHR64m1
ROR64m1
RCL16m1
SHL16m1
ROL16m1
SAR16m1
RCR16m1
SHR16m1
ROR16m1
RCL8m1
SHL8m1
ROL8m1
SAR8m1
RCR8m1
SHR8m1
ROR8m1
RCL32r1
SHL32r1
ROL32r1
SAR32r1
RCR32r1
SHR32r1
ROR32r1
MOV32r1
RCL64r1
SHL64r1
ROL64r1
SAR64r1
RCR64r1
SHR64r1
ROR64r1
RCL16r1
SHL16r1
ROL16r1
SAR16r1
RCR16r1
SHR16r1
ROR16r1
RCL8r1
SHL8r1
ROL8r1
SAR8r1
RCR8r1
SHR8r1
ROR8r1
LD_Fp032
LD_Fp132
INVLPGA32
PUSHA32
POPA32
VMLOAD32
LXADD32
INVPCID32
INVVPID32
VMSAVE32
CMOV_V4F32
CMOV_V16F32
CMOV_V8F32
PUSHF32
POPF32
LCMPXCHG32
VMRUN32
ADJCALLSTACKDOWN32
CMOV_RFP32
ADJCALLSTACKUP32
CMOV_FR32
CMOV_GR32
PUSHCS32
PUSHDS32
POPDS32
PUSHES32
POPES32
PUSHFS32
POPFS32
RDFLAGS32
WRFLAGS32
PUSHGS32
POPGS32
PUSHSS32
POPSS32
IRET32
INVEPT32
SEG_ALLOCA_32
WIN_ALLOCA_32
REP_STOSB_32
REP_MOVSB_32
REP_STOSD_32
REP_MOVSD_32
AVX512_512_SEXT_MASK_32
REP_STOSW_32
REP_MOVSW_32
TLSCall_32
SBB32i32
SUB32i32
ADC32i32
ADD32i32
AND32i32
CMP32i32
XOR32i32
TEST32i32
SBB64i32
SUB64i32
ADC64i32
ADD64i32
AND64i32
PUSH64i32
CMP64i32
XOR64i32
TEST64i32
PUSHi32
SBB64mi32
LOCK_SUB64mi32
ADC64mi32
RELEASE_ADD64mi32
LOCK_ADD64mi32
RELEASE_AND64mi32
LOCK_AND64mi32
CMP64mi32
RELEASE_XOR64mi32
LOCK_XOR64mi32
RELEASE_OR64mi32
LOCK_OR64mi32
TEST64mi32
RELEASE_MOV64mi32
IMUL64rmi32
SBB64ri32
SUB64ri32
ADC64ri32
ADD64ri32
AND64ri32
CMP64ri32
XOR64ri32
TEST64ri32
MOV64ri32
IMUL64rri32
CALL64pcrel32
CALLpcrel32
ST_FpP80m32
SUB_Fp80m32
ADD_Fp80m32
MUL_Fp80m32
SUBR_Fp80m32
DIVR_Fp80m32
ST_Fp80m32
DIV_Fp80m32
SUB_FpI32m32
ADD_FpI32m32
MUL_FpI32m32
SUBR_FpI32m32
DIVR_FpI32m32
DIV_FpI32m32
ILD_Fp32m32
IST_Fp32m32
ISTT_Fp32m32
CRC32r32m32
ST_FpP64m32
SUB_Fp64m32
ADD_Fp64m32
ILD_Fp64m32
MUL_Fp64m32
SUBR_Fp64m32
DIVR_Fp64m32
IST_Fp64m32
ISTT_Fp64m32
DIV_Fp64m32
SUB_FpI16m32
ADD_FpI16m32
MUL_FpI16m32
SUBR_FpI16m32
DIVR_FpI16m32
DIV_FpI16m32
ILD_Fp16m32
IST_Fp16m32
ISTT_Fp16m32
MOVSX64rm32
MOV32ao32
MOV64ao32
MOV16ao32
MOV8ao32
CMOVNB_Fp32
SUB_Fp32
CMOVB_Fp32
ADD_Fp32
CMOVNBE_Fp32
CMOVBE_Fp32
CMOVNE_Fp32
CMOVE_Fp32
MUL_Fp32
SIN_Fp32
CMOVNP_Fp32
CMOVP_Fp32
ABS_Fp32
CHS_Fp32
COS_Fp32
SQRT_Fp32
TST_Fp32
DIV_Fp32
EH_SjLj_LongJmp32
EH_SjLj_SetJmp32
CRC32r32r32
UCOM_FpIr32
TLS_addr32
TLS_base_addr32
UCOM_Fpr32
MOVSX64rr32
FLDLG2
FLDLN2
PREFETCHT2
JA_2
JB_2
JAE_2
JBE_2
JGE_2
JE_2
JLE_2
JNE_2
JG_2
JL_2
XBEGIN_2
JO_2
JNO_2
JP_2
JMP_2
JNP_2
JS_2
JNS_2
INT3
LD_Fp064
LD_Fp164
INVLPGA64
XSAVEC64
VMLOAD64
LXADD64
INVPCID64
INVVPID64
RDFSBASE64
WRFSBASE64
RDGSBASE64
WRGSBASE64
LEAVE64
VMSAVE64
FXSAVE64
CMOV_V2F64
CMOV_V4F64
CMOV_V8F64
PUSHF64
POPF64
LCMPXCHG64
CMOV_V2I64
CMOV_V4I64
CMOV_V8I64
FARCALL64
EH_RETURN64
VMRUN64
ADJCALLSTACKDOWN64
CMOV_RFP64
FARJMP64
ADJCALLSTACKUP64
MMX_MASKMOVQ64
CMOV_FR64
FXRSTOR64
XSAVES64
PUSHFS64
POPFS64
RDFLAGS64
WRFLAGS64
PUSHGS64
POPGS64
XRSTORS64
IRET64
SYSRET64
SYSEXIT64
INVEPT64
XSAVEOPT64
VMASKMOVDQU64
SEG_ALLOCA_64
WIN_ALLOCA_64
REP_STOSB_64
REP_MOVSB_64
REP_STOSD_64
REP_MOVSD_64
VAARG_64
AVX512_512_SEXT_MASK_64
REP_STOSQ_64
REP_MOVSQ_64
REP_STOSW_64
REP_MOVSW_64
TLSCall_64
TAILJMPd64
TCRETURNdi64
TCRETURNmi64
MOV32ri64
TCRETURNri64
ST_FpP80m64
SUB_Fp80m64
ADD_Fp80m64
MUL_Fp80m64
SUBR_Fp80m64
DIVR_Fp80m64
ST_Fp80m64
DIV_Fp80m64
SUB_FpI32m64
ADD_FpI32m64
MUL_FpI32m64
SUBR_FpI32m64
DIVR_FpI32m64
DIV_FpI32m64
ILD_Fp32m64
IST_Fp32m64
ISTT_Fp32m64
ILD_Fp64m64
IST_Fp64m64
ISTT_Fp64m64
CRC32r64m64
SUB_FpI16m64
ADD_FpI16m64
MUL_FpI16m64
SUBR_FpI16m64
DIVR_FpI16m64
DIV_FpI16m64
ILD_Fp16m64
IST_Fp16m64
ISTT_Fp16m64
TAILJMPm64
MMX_PSHUFBrm64
MMX_PSIGNBrm64
MMX_PABSBrm64
MMX_PHSUBDrm64
MMX_PHADDrm64
MMX_PSIGNDrm64
MMX_PABSDrm64
MMX_PHSUBWrm64
MMX_PHADDWrm64
MMX_PSIGNWrm64
MMX_PABSWrm64
MMX_PMADDUBSWrm64
MMX_PHSUBSWrm64
MMX_PHADDSWrm64
MMX_PMULHRSWrm64
MOV32ao64
MOV64ao64
MOV16ao64
MOV8ao64
CMOVNB_Fp64
SUB_Fp64
CMOVB_Fp64
ADD_Fp64
CMOVNBE_Fp64
CMOVBE_Fp64
CMOVNE_Fp64
CMOVE_Fp64
MUL_Fp64
SIN_Fp64
CMOVNP_Fp64
CMOVP_Fp64
ABS_Fp64
CHS_Fp64
COS_Fp64
SQRT_Fp64
TST_Fp64
DIV_Fp64
EH_SjLj_LongJmp64
EH_SjLj_SetJmp64
CRC32r64r64
UCOM_FpIr64
TAILJMPr64
XCHG32ar64
TLS_addr64
TLS_base_addr64
UCOM_Fpr64
MMX_PSHUFBrr64
MMX_PSIGNBrr64
MMX_PABSBrr64
MMX_PHSUBDrr64
MMX_PHADDrr64
MMX_PSIGNDrr64
MMX_PABSDrr64
MMX_PHSUBWrr64
MMX_PHADDWrr64
MMX_PSIGNWrr64
MMX_PABSWrr64
MMX_PMADDUBSWrr64
MMX_PHSUBSWrr64
MMX_PHADDSWrr64
MMX_PMULHRSWrr64
JA_4
JB_4
JAE_4
JBE_4
JGE_4
JE_4
JLE_4
JNE_4
JG_4
JL_4
XBEGIN_4
JO_4
JNO_4
JP_4
JMP_4
JNP_4
JS_4
JNS_4
PUSHA16
POPA16
LXADD16
PUSHF16
POPF16
LCMPXCHG16
CMOV_GR16
PUSHCS16
PUSHDS16
POPDS16
PUSHES16
POPES16
PUSHFS16
POPFS16
PUSHGS16
POPGS16
PUSHSS16
POPSS16
IRET16
SBB16i16
SUB16i16
ADC16i16
ADD16i16
AND16i16
CMP16i16
XOR16i16
TEST16i16
PUSHi16
CALLpcrel16
CRC32r32m16
MOVSX32rm16
MOVZX32rm16
MOVSX64rm16
MOVZX64rm16
MOV32ao16
MOV16ao16
MOV8ao16
CRC32r32r16
MOVSX32rr16
MOVZX32rr16
MOVSX64rr16
MOVZX64rr16
XSHA256
VPHSUBSWrm256
VPHADDSWrm256
VPSIGNBYrm256
VPSIGNDYrm256
VPSIGNWYrm256
VPHSUBSWrr256
VPHADDSWrr256
VPSIGNBYrr256
VPSIGNDYrr256
VPSIGNWYrr256
VBROADCASTF128
VBROADCASTI128
CMOV_FR128
VPSIGNBrm128
VPSIGNDrm128
VPSIGNWrm128
VPHSUBSWrm128
VPHADDSWrm128
VPHMINPOSUWrm128
VPSIGNBrr128
VPSIGNDrr128
VPSIGNWrr128
VPHSUBSWrr128
VPHADDSWrr128
VPHMINPOSUWrr128
LXADD8
LCMPXCHG8
CMOV_GR8
PUSH32i8
PUSH64i8
PUSH16i8
SBB8i8
SUB8i8
ADC8i8
AAD8i8
ADD8i8
AND8i8
AAM8i8
CMP8i8
XOR8i8
TEST8i8
SBB32mi8
LOCK_SUB32mi8
ADC32mi8
BTC32mi8
LOCK_ADD32mi8
LOCK_AND32mi8
CMP32mi8
LOCK_XOR32mi8
LOCK_OR32mi8
BTR32mi8
BTS32mi8
BT32mi8
SBB64mi8
LOCK_SUB64mi8
ADC64mi8
BTC64mi8
LOCK_ADD64mi8
LOCK_AND64mi8
CMP64mi8
LOCK_XOR64mi8
LOCK_OR64mi8
BTR64mi8
BTS64mi8
BT64mi8
SBB16mi8
LOCK_SUB16mi8
ADC16mi8
BTC16mi8
LOCK_ADD16mi8
LOCK_AND16mi8
CMP16mi8
LOCK_XOR16mi8
LOCK_OR16mi8
BTR16mi8
BTS16mi8
BT16mi8
SBB8mi8
SUB8mi8
ADC8mi8
ADD8mi8
AND8mi8
CMP8mi8
XOR8mi8
IMUL32rmi8
IMUL64rmi8
IMUL16rmi8
SBB32ri8
SUB32ri8
ADC32ri8
BTC32ri8
ADD32ri8
AND32ri8
CMP32ri8
XOR32ri8
BTR32ri8
BTS32ri8
BT32ri8
SBB64ri8
SUB64ri8
ADC64ri8
BTC64ri8
ADD64ri8
AND64ri8
CMP64ri8
XOR64ri8
BTR64ri8
BTS64ri8
BT64ri8
SBB16ri8
SUB16ri8
ADC16ri8
BTC16ri8
ADD16ri8
AND16ri8
CMP16ri8
XOR16ri8
BTR16ri8
BTS16ri8
BT16ri8
SBB8ri8
SUB8ri8
ADC8ri8
ADD8ri8
AND8ri8
CMP8ri8
XOR8ri8
SHLD32mri8
SHRD32mri8
SHLD64mri8
SHRD64mri8
SHLD16mri8
SHRD16mri8
SHLD32rri8
SHRD32rri8
IMUL32rri8
SHLD64rri8
SHRD64rri8
IMUL64rri8
SHLD16rri8
SHRD16rri8
IMUL16rri8
MOV32ImmSExti8
MOV64ImmSExti8
CRC32r32m8
CRC32r64m8
MOVSX32rm8
MOVZX32rm8
MOVSX64rm8
MOVZX64rm8
MOVSX16rm8
MOVZX16rm8
MOVSX32_NOREXrm8
MOVZX32_NOREXrm8
CRC32r32r8
CRC32r64r8
MOVSX32rr8
MOVZX32rr8
MOVSX64rr8
MOVZX64rr8
MOVSX16rr8
MOVZX16rr8
MOVSX32_NOREXrr8
MOVZX32_NOREXrr8
PREFETCHNTA
KSET0B
KSET1B
UD2B
LCMPXCHG16B
LCMPXCHG8B
XCRYPTECB
ADD64ri32_DB
ADD32ri8_DB
ADD64ri8_DB
ADD16ri8_DB
ADD32ri_DB
ADD16ri_DB
ADD32rr_DB
ADD64rr_DB
ADD16rr_DB
XCRYPTCFB
XCRYPTOFB
SCASB
LODSB
INSB
STOSB
CMPSB
OUTSB
MOVSB
G_FSUB
G_SUB
CLWB
CLAC
STAC
XCRYPTCBC
GETSEC
XSAVEC
G_INTRINSIC
RDPMC
VMFUNC
G_FPTRUNC
G_TRUNC
RDTSC
KSET0D
KSET1D
G_LOAD
CATCHPAD
G_FADD
G_ADD
CPUID
G_AND
XEND
LIFETIME_END
G_BRCOND
LOAD_STACK_GUARD
AVX512_FsFLD0SD
MOVNTSD
WBINVD
FLDL2E
G_USUBE
LFENCE
MFENCE
SFENCE
REG_SEQUENCE
G_UADDE
CWDE
FFREE
FSCALE
BUNDLE
VMRESUME
LOOPNE
LOCAL_ESCAPE
LOOPE
CDQE
EH_RESTORE
XSTORE
G_STORE
RDFSBASE
WRFSBASE
RDGSBASE
WRGSBASE
PAUSE
DBG_VALUE
G_GLOBAL_VALUE
LEAVE
FXSAVE
IMPLICIT_DEF
VMXOFF
LAHF
SAHF
CMOVNB_F
CMOVB_F
CMOVNBE_F
CMOVBE_F
CMOVNE_F
CMOVE_F
XCH_F
SIN_F
CMOVNP_F
CMOVP_F
ABS_F
CHS_F
COS_F
SQRT_F
TST_F
G_FNEG
VPCMPESTRM128REG
VPCMPISTRM128REG
EXTRACT_SUBREG
INSERT_SUBREG
VPCMPESTRIREG
VPCMPISTRIREG
SUBREG_TO_REG
INVLPG
G_VAARG
VMLAUNCH
PREFETCH
G_SMULH
G_UMULH
CLFLUSH
CLGI
STGI
FLDPI
EXTRQI
INSERTQI
G_FPTOSI
G_FPTOUI
G_PTR_MASK
RCL32mCL
SHL32mCL
ROL32mCL
SAR32mCL
RCR32mCL
SHR32mCL
ROR32mCL
RCL64mCL
SHL64mCL
ROL64mCL
SAR64mCL
RCR64mCL
SHR64mCL
ROR64mCL
RCL16mCL
SHL16mCL
ROL16mCL
SAR16mCL
RCR16mCL
SHR16mCL
ROR16mCL
RCL8mCL
SHL8mCL
ROL8mCL
SAR8mCL
RCR8mCL
SHR8mCL
ROR8mCL
RCL32rCL
SHL32rCL
ROL32rCL
SAR32rCL
RCR32rCL
SHR32rCL
ROR32rCL
RCL64rCL
SHL64rCL
ROL64rCL
SAR64rCL
RCR64rCL
SHR64rCL
ROR64rCL
RCL16rCL
SHL16rCL
ROL16rCL
SAR16rCL
RCR16rCL
SHR16rCL
ROR16rCL
RCL8rCL
SHL8rCL
ROL8rCL
SAR8rCL
RCR8rCL
SHR8rCL
ROR8rCL
SHLD32mrCL
SHRD32mrCL
SHLD64mrCL
SHRD64mrCL
SHLD16mrCL
SHRD16mrCL
SHLD32rrCL
SHRD32rrCL
SHLD64rrCL
SHRD64rrCL
SHLD16rrCL
SHRD16rrCL
GC_LABEL
EH_LABEL
G_SHL
LRETIL
VMMCALL
VMCALL
SYSCALL
PATCHABLE_TAIL_CALL
VZEROALL
KILL
NOOPL
SCASL
LODSL
INSL
STOSL
CMPSL
OUTSL
MOVSL
LRETL
G_FMUL
MONTMUL
G_MUL
FXAM
VPCMPESTRM128MEM
VPCMPISTRM128MEM
VPCMPESTRIMEM
VPCMPISTRIMEM
FP80_TO_INT32_IN_MEM
FP32_TO_INT32_IN_MEM
FP64_TO_INT32_IN_MEM
FP80_TO_INT64_IN_MEM
FP32_TO_INT64_IN_MEM
FP64_TO_INT64_IN_MEM
FP80_TO_INT16_IN_MEM
FP32_TO_INT16_IN_MEM
FP64_TO_INT16_IN_MEM
G_FREM
FPREM
G_SREM
G_UREM
SEH_SaveXMM
INLINEASM
FPATAN
FPTAN
XBEGIN
CFI_INSTRUCTION
VMXON
EH_RETURN
G_SSUBO
G_SADDO
G_SMULO
G_UMULO
INTO
STACKMAP
TRAP
RDTSCP
G_GEP
G_SITOFP
G_UITOFP
G_FCMP
G_ICMP
FNOP
LOOP
NOOP
FAULTING_LOAD_OP
PATCHABLE_OP
FCOMPP
FDECSTP
FINCSTP
KSET0Q
KSET1Q
LRETIQ
EXTRQ
SCASQ
LODSQ
STOSQ
CMPSQ
MOVSQ
LRETQ
INSERTQ
MMX_MASKMOVQ
G_BR
VZEROUPPER
SYSENTER
PATCHABLE_FUNCTION_ENTER
G_ASHR
G_LSHR
MONITOR
FXRSTOR
G_XOR
G_OR
VLDMXCSR
VSTMXCSR
RDMSR
WRMSR
XCRYPTCTR
G_INTTOPTR
AVX512_512_SETALLONES
AVX2_SETALLONES
V_SETALLONES
G_UNMERGE_VALUES
G_MERGE_VALUES
XSAVES
VASTART_SAVE_XMM_REGS
SWAPGS
ENCLS
FEMMS
MMX_EMMS
FSINCOS
XRSTORS
AVX512_FsFLD0SS
COPY_TO_REGCLASS
MOVNTSS
G_INTRINSIC_W_SIDE_EFFECTS
CLTS
FLDL2T
XLAT
G_EXTRACT
FXTRACT
G_SELECT
G_BRINDIRECT
CATCHRET
IRET
CLEANUPRET
SYSRET
PATCHABLE_RET
MORESTACK_RET
WAIT
PCOMMIT
SKINIT
FNINIT
SYSEXIT
PATCHABLE_FUNCTION_EXIT
G_EXTRACT_VECTOR_ELT
G_INSERT_VECTOR_ELT
G_FCONSTANT
G_CONSTANT
FRNDINT
STATEPOINT
PATCHPOINT
G_PTRTOINT
XSAVEOPT
CLFLUSHOPT
G_VASTART
LIFETIME_START
G_INSERT
XABORT
G_BITCAST
XTEST
G_FPEXT
G_SEXT
G_ANYEXT
G_ZEXT
ENCLU
VMASKMOVDQU
RDPKRU
WRPKRU
XGETBV
XSETBV
VPERMIL2PDrrY_REV
VPERMIL2PSrrY_REV
VPCMOVrrrY_REV
VMOVDQA32Z256rrk_REV
VMOVDQU32Z256rrk_REV
VMOVDQA64Z256rrk_REV
VMOVDQU64Z256rrk_REV
VMOVDQU16Z256rrk_REV
VMOVDQU8Z256rrk_REV
VMOVAPDZ256rrk_REV
VMOVUPDZ256rrk_REV
VMOVAPSZ256rrk_REV
VMOVUPSZ256rrk_REV
VMOVDQA32Z128rrk_REV
VMOVDQU32Z128rrk_REV
VMOVDQA64Z128rrk_REV
VMOVDQU64Z128rrk_REV
VMOVDQU16Z128rrk_REV
VMOVDQU8Z128rrk_REV
VMOVAPDZ128rrk_REV
VMOVUPDZ128rrk_REV
VMOVAPSZ128rrk_REV
VMOVUPSZ128rrk_REV
VMOVDQA32Zrrk_REV
VMOVDQU32Zrrk_REV
VMOVDQA64Zrrk_REV
VMOVDQU64Zrrk_REV
VMOVDQU16Zrrk_REV
VMOVDQU8Zrrk_REV
VMOVAPDZrrk_REV
VMOVUPDZrrk_REV
VMOVAPSZrrk_REV
VMOVUPSZrrk_REV
SBB32rr_REV
SUB32rr_REV
ADC32rr_REV
ADD32rr_REV
AND32rr_REV
CMP32rr_REV
XOR32rr_REV
MOV32rr_REV
SBB64rr_REV
SUB64rr_REV
ADC64rr_REV
ADD64rr_REV
AND64rr_REV
CMP64rr_REV
MMX_MOVQ64rr_REV
XOR64rr_REV
MOV64rr_REV
VFMADDSUBPD4rr_REV
VFMSUBPD4rr_REV
VFNMSUBPD4rr_REV
VFMSUBADDPD4rr_REV
VFMADDPD4rr_REV
VFNMADDPD4rr_REV
VFMSUBSD4rr_REV
VFNMSUBSD4rr_REV
VFMADDSD4rr_REV
VFNMADDSD4rr_REV
VFMADDSUBPS4rr_REV
VFMSUBPS4rr_REV
VFNMSUBPS4rr_REV
VFMSUBADDPS4rr_REV
VFMADDPS4rr_REV
VFNMADDPS4rr_REV
VFMSUBSS4rr_REV
VFNMSUBSS4rr_REV
VFMADDSS4rr_REV
VFNMADDSS4rr_REV
SBB16rr_REV
SUB16rr_REV
ADC16rr_REV
ADD16rr_REV
AND16rr_REV
CMP16rr_REV
XOR16rr_REV
MOV16rr_REV
VMOVDQA32Z256rr_REV
VMOVDQU32Z256rr_REV
VMOVDQA64Z256rr_REV
VMOVDQU64Z256rr_REV
VMOVDQU16Z256rr_REV
VMOVDQU8Z256rr_REV
VMOVAPDZ256rr_REV
VMOVUPDZ256rr_REV
VMOVAPSZ256rr_REV
VMOVUPSZ256rr_REV
VMOVDQA32Z128rr_REV
VMOVDQU32Z128rr_REV
VMOVDQA64Z128rr_REV
VMOVDQU64Z128rr_REV
VMOVDQU16Z128rr_REV
VMOVDQU8Z128rr_REV
VMOVAPDZ128rr_REV
VMOVUPDZ128rr_REV
VMOVAPSZ128rr_REV
VMOVUPSZ128rr_REV
SBB8rr_REV
SUB8rr_REV
ADC8rr_REV
ADD8rr_REV
AND8rr_REV
CMP8rr_REV
XOR8rr_REV
MOV8rr_REV
VMOVDQArr_REV
VPSHABrr_REV
VPSHLBrr_REV
VPROTBrr_REV
VPSHADrr_REV
VPSHLDrr_REV
VPERMIL2PDrr_REV
VMOVAPDrr_REV
VMOVUPDrr_REV
VMOVSSDrr_REV
VMOVSDrr_REV
VPROTDrr_REV
VPSHAQrr_REV
VPSHLQrr_REV
VPROTQrr_REV
VPERMIL2PSrr_REV
VMOVAPSrr_REV
VMOVUPSrr_REV
VMOVSSrr_REV
VMOVDQUrr_REV
VPSHAWrr_REV
VPSHLWrr_REV
VPEXTRWrr_REV
VPROTWrr_REV
VFMADDSUBPD4Yrr_REV
VFMSUBPD4Yrr_REV
VFNMSUBPD4Yrr_REV
VFMSUBADDPD4Yrr_REV
VFMADDPD4Yrr_REV
VFNMADDPD4Yrr_REV
VFMADDSUBPS4Yrr_REV
VFMSUBPS4Yrr_REV
VFNMSUBPS4Yrr_REV
VFMSUBADDPS4Yrr_REV
VFMADDPS4Yrr_REV
VFNMADDPS4Yrr_REV
VMOVDQAYrr_REV
VMOVAPDYrr_REV
VMOVUPDYrr_REV
VMOVAPSYrr_REV
VMOVUPSYrr_REV
VMOVDQUYrr_REV
VMOVDQA32Zrr_REV
VMOVDQU32Zrr_REV
VMOVDQA64Zrr_REV
VMOVDQU64Zrr_REV
VMOVDQU16Zrr_REV
VMOVDQU8Zrr_REV
VMOVAPDZrr_REV
VMOVUPDZrr_REV
VMOVAPSZrr_REV
VMOVUPSZrr_REV
VMOVSSZrr_REV
VPEXTRWZrr_REV
VPPERMrrr_REV
VPCMOVrrr_REV
VMOVDQA32Z256rrkz_REV
VMOVDQU32Z256rrkz_REV
VMOVDQA64Z256rrkz_REV
VMOVDQU64Z256rrkz_REV
VMOVDQU16Z256rrkz_REV
VMOVDQU8Z256rrkz_REV
VMOVAPDZ256rrkz_REV
VMOVUPDZ256rrkz_REV
VMOVAPSZ256rrkz_REV
VMOVUPSZ256rrkz_REV
VMOVDQA32Z128rrkz_REV
VMOVDQU32Z128rrkz_REV
VMOVDQA64Z128rrkz_REV
VMOVDQU64Z128rrkz_REV
VMOVDQU16Z128rrkz_REV
VMOVDQU8Z128rrkz_REV
VMOVAPDZ128rrkz_REV
VMOVUPDZ128rrkz_REV
VMOVAPSZ128rrkz_REV
VMOVUPSZ128rrkz_REV
VMOVDQA32Zrrkz_REV
VMOVDQU32Zrrkz_REV
VMOVDQA64Zrrkz_REV
VMOVDQU64Zrrkz_REV
VMOVDQU16Zrrkz_REV
VMOVDQU8Zrrkz_REV
VMOVAPDZrrkz_REV
VMOVUPDZrrkz_REV
VMOVAPSZrrkz_REV
VMOVUPSZrrkz_REV
G_FDIV
G_SDIV
G_UDIV
KSET0W
KSET1W
PREFETCHW
LRETIW
G_FPOW
NOOPW
SCASW
LODSW
INSW
STOSW
CMPSW
OUTSW
MOVSW
LRETW
FYL2X
LCMPXCHG8B_SAVE_EBX
LCMPXCHG16B_SAVE_RBX
G_FRAME_INDEX
FNCLEX
TEST8ri_NOREX
MOV8rm_NOREX
MOV8mr_NOREX
MOV8rr_NOREX
TAILJMPm64_REX
TAILJMPr64_REX
REX64_PREFIX
DATA16_PREFIX
REPNE_PREFIX
XACQUIRE_PREFIX
XRELEASE_PREFIX
LOCK_PREFIX
REP_PREFIX
CS_PREFIX
DS_PREFIX
ES_PREFIX
FS_PREFIX
GS_PREFIX
SS_PREFIX
VMOVAPSZ256rm_NOVLX
VMOVUPSZ256rm_NOVLX
VMOVAPSZ128rm_NOVLX
VMOVUPSZ128rm_NOVLX
VMOVAPSZ256mr_NOVLX
VMOVUPSZ256mr_NOVLX
VMOVAPSZ128mr_NOVLX
VMOVUPSZ128mr_NOVLX
MONITORX
COPY
VPERMIL2PDrmY
VFRCZPDrmY
VPERMIL2PSrmY
VFRCZPSrmY
VPCMOVrrmY
VPERMIL2PDmrY
VPERMIL2PSmrY
VPCMOVrmrY
VPERMIL2PDrrY
VFRCZPDrrY
VPERMIL2PSrrY
VFRCZPSrrY
VPCMOVrrrY
JECXZ
JCXZ
JRCXZ
MOV32o32a
MOV64o32a
MOV16o32a
MOV8o32a
MOV32o64a
MOV64o64a
MOV16o64a
MOV8o64a
MOV32o16a
MOV16o16a
MOV8o16a
VPCMPDZ256rmib
VPCMPUDZ256rmib
VPCMPQZ256rmib
VPCMPUQZ256rmib
VPCMPDZ128rmib
VPCMPUDZ128rmib
VPCMPQZ128rmib
VPCMPUQZ128rmib
VPCMPDZrmib
VPCMPUDZrmib
VPCMPQZrmib
VPCMPUQZrmib
VREDUCESDZ128rrib
VRANGESDZ128rrib
VGETMANTSDZ128rrib
VREDUCESSZ128rrib
VRANGESSZ128rrib
VGETMANTSSZ128rrib
VFIXUPIMMSDrrib
VFIXUPIMMSSrrib
VREDUCEPDZrrib
VRANGEPDZrrib
VRNDSCALEPDZrrib
VFIXUPIMMPDZrrib
VCMPPDZrrib
VGETMANTPDZrrib
VREDUCEPSZrrib
VRANGEPSZrrib
VRNDSCALEPSZrrib
VFIXUPIMMPSZrrib
VCMPPSZrrib
VGETMANTPSZrrib
VFMADDSUB231PDZ256mb
VFMSUB231PDZ256mb
VFNMSUB231PDZ256mb
VFMSUBADD231PDZ256mb
VFMADD231PDZ256mb
VFNMADD231PDZ256mb
VFMADDSUB132PDZ256mb
VFMSUB132PDZ256mb
VFNMSUB132PDZ256mb
VFMSUBADD132PDZ256mb
VFMADD132PDZ256mb
VFNMADD132PDZ256mb
VFMADDSUB213PDZ256mb
VFMSUB213PDZ256mb
VFNMSUB213PDZ256mb
VFMSUBADD213PDZ256mb
VFMADD213PDZ256mb
VFNMADD213PDZ256mb
VRCP14PDZ256mb
VRSQRT14PDZ256mb
VGETEXPPDZ256mb
VSQRTPDZ256mb
VPMADD52HUQZ256mb
VPMADD52LUQZ256mb
VFMADDSUB231PSZ256mb
VFMSUB231PSZ256mb
VFNMSUB231PSZ256mb
VFMSUBADD231PSZ256mb
VFMADD231PSZ256mb
VFNMADD231PSZ256mb
VFMADDSUB132PSZ256mb
VFMSUB132PSZ256mb
VFNMSUB132PSZ256mb
VFMSUBADD132PSZ256mb
VFMADD132PSZ256mb
VFNMADD132PSZ256mb
VFMADDSUB213PSZ256mb
VFMSUB213PSZ256mb
VFNMSUB213PSZ256mb
VFMSUBADD213PSZ256mb
VFMADD213PSZ256mb
VFNMADD213PSZ256mb
VRCP14PSZ256mb
VRSQRT14PSZ256mb
VGETEXPPSZ256mb
VSQRTPSZ256mb
VFMADDSUB231PDZ128mb
VFMSUB231PDZ128mb
VFNMSUB231PDZ128mb
VFMSUBADD231PDZ128mb
VFMADD231PDZ128mb
VFNMADD231PDZ128mb
VFMADDSUB132PDZ128mb
VFMSUB132PDZ128mb
VFNMSUB132PDZ128mb
VFMSUBADD132PDZ128mb
VFMADD132PDZ128mb
VFNMADD132PDZ128mb
VFMADDSUB213PDZ128mb
VFMSUB213PDZ128mb
VFNMSUB213PDZ128mb
VFMSUBADD213PDZ128mb
VFMADD213PDZ128mb
VFNMADD213PDZ128mb
VRCP14PDZ128mb
VRSQRT14PDZ128mb
VGETEXPPDZ128mb
VSQRTPDZ128mb
VPMADD52HUQZ128mb
VPMADD52LUQZ128mb
VFMADDSUB231PSZ128mb
VFMSUB231PSZ128mb
VFNMSUB231PSZ128mb
VFMSUBADD231PSZ128mb
VFMADD231PSZ128mb
VFNMADD231PSZ128mb
VFMADDSUB132PSZ128mb
VFMSUB132PSZ128mb
VFNMSUB132PSZ128mb
VFMSUBADD132PSZ128mb
VFMADD132PSZ128mb
VFNMADD132PSZ128mb
VFMADDSUB213PSZ128mb
VFMSUB213PSZ128mb
VFNMSUB213PSZ128mb
VFMSUBADD213PSZ128mb
VFMADD213PSZ128mb
VFNMADD213PSZ128mb
VRCP14PSZ128mb
VRSQRT14PSZ128mb
VGETEXPPSZ128mb
VSQRTPSZ128mb
VEXP2PDmb
VRCP28PDmb
VRSQRT28PDmb
VGETEXPPDmb
VEXP2PSmb
VRCP28PSmb
VRSQRT28PSmb
VGETEXPPSmb
VFMADDSUB231PDZmb
VFMSUB231PDZmb
VFNMSUB231PDZmb
VFMSUBADD231PDZmb
VFMADD231PDZmb
VFNMADD231PDZmb
VFMADDSUB132PDZmb
VFMSUB132PDZmb
VFNMSUB132PDZmb
VFMSUBADD132PDZmb
VFMADD132PDZmb
VFNMADD132PDZmb
VFMADDSUB213PDZmb
VFMSUB213PDZmb
VFNMSUB213PDZmb
VFMSUBADD213PDZmb
VFMADD213PDZmb
VFNMADD213PDZmb
VRCP14PDZmb
VRSQRT14PDZmb
VSQRTPDZmb
VPMADD52HUQZmb
VPMADD52LUQZmb
VFMADDSUB231PSZmb
VFMSUB231PSZmb
VFNMSUB231PSZmb
VFMSUBADD231PSZmb
VFMADD231PSZmb
VFNMADD231PSZmb
VFMADDSUB132PSZmb
VFMSUB132PSZmb
VFNMSUB132PSZmb
VFMSUBADD132PSZmb
VFMADD132PSZmb
VFNMADD132PSZmb
VFMADDSUB213PSZmb
VFMSUB213PSZmb
VFNMSUB213PSZmb
VFMSUBADD213PSZmb
VFMADD213PSZmb
VFNMADD213PSZmb
VRCP14PSZmb
VRSQRT14PSZmb
VSQRTPSZmb
VPERMI2D256rmb
VPERMT2D256rmb
VPERMI2PD256rmb
VPERMT2PD256rmb
VPERMI2Q256rmb
VPERMT2Q256rmb
VPERMI2PS256rmb
VPERMT2PS256rmb
VPMULTISHIFTQBZ256rmb
VPSUBDZ256rmb
VPADDDZ256rmb
VPANDDZ256rmb
VPMULLDZ256rmb
VPBLENDMDZ256rmb
VPTESTNMDZ256rmb
VPERMDZ256rmb
VPTESTMDZ256rmb
VPANDNDZ256rmb
VCVTDQ2PDZ256rmb
VCVTUDQ2PDZ256rmb
VCVTQQ2PDZ256rmb
VCVTUQQ2PDZ256rmb
VCVTPS2PDZ256rmb
VSUBPDZ256rmb
VMINCPDZ256rmb
VMAXCPDZ256rmb
VADDPDZ256rmb
VANDPDZ256rmb
VSCALEFPDZ256rmb
VUNPCKHPDZ256rmb
VPERMILPDZ256rmb
VUNPCKLPDZ256rmb
VMULPDZ256rmb
VBLENDMPDZ256rmb
VPERMPDZ256rmb
VANDNPDZ256rmb
VMINPDZ256rmb
VORPDZ256rmb
VXORPDZ256rmb
VFPCLASSPDZ256rmb
VDIVPDZ256rmb
VMAXPDZ256rmb
VPCMPEQDZ256rmb
VPORDZ256rmb
VPXORDZ256rmb
VPABSDZ256rmb
VPMINSDZ256rmb
VPMAXSDZ256rmb
VPCONFLICTDZ256rmb
VPCMPGTDZ256rmb
VPLZCNTDZ256rmb
VPMINUDZ256rmb
VPMAXUDZ256rmb
VPSRAVDZ256rmb
VPSLLVDZ256rmb
VPROLVDZ256rmb
VPSRLVDZ256rmb
VPRORVDZ256rmb
VPSUBQZ256rmb
VCVTTPD2DQZ256rmb
VCVTPD2DQZ256rmb
VCVTTPS2DQZ256rmb
VCVTPS2DQZ256rmb
VPADDQZ256rmb
VPUNPCKHDQZ256rmb
VPUNPCKLDQZ256rmb
VPMULDQZ256rmb
VPANDQZ256rmb
VPUNPCKHQDQZ256rmb
VPUNPCKLQDQZ256rmb
VCVTTPD2UDQZ256rmb
VCVTPD2UDQZ256rmb
VCVTTPS2UDQZ256rmb
VCVTPS2UDQZ256rmb
VPMULUDQZ256rmb
VPMULLQZ256rmb
VPBLENDMQZ256rmb
VPTESTNMQZ256rmb
VPERMQZ256rmb
VPTESTMQZ256rmb
VPANDNQZ256rmb
VCVTTPD2QQZ256rmb
VCVTPD2QQZ256rmb
VCVTTPS2QQZ256rmb
VCVTPS2QQZ256rmb
VPCMPEQQZ256rmb
VCVTTPD2UQQZ256rmb
VCVTPD2UQQZ256rmb
VCVTTPS2UQQZ256rmb
VCVTPS2UQQZ256rmb
VPORQZ256rmb
VPXORQZ256rmb
VPABSQZ256rmb
VPMINSQZ256rmb
VPMAXSQZ256rmb
VPCONFLICTQZ256rmb
VPCMPGTQZ256rmb
VPLZCNTQZ256rmb
VPMINUQZ256rmb
VPMAXUQZ256rmb
VPSRAVQZ256rmb
VPSLLVQZ256rmb
VPROLVQZ256rmb
VPSRLVQZ256rmb
VPRORVQZ256rmb
VCVTPD2PSZ256rmb
VCVTDQ2PSZ256rmb
VCVTUDQ2PSZ256rmb
VCVTQQ2PSZ256rmb
VCVTUQQ2PSZ256rmb
VSUBPSZ256rmb
VMINCPSZ256rmb
VMAXCPSZ256rmb
VADDPSZ256rmb
VANDPSZ256rmb
VSCALEFPSZ256rmb
VUNPCKHPSZ256rmb
VPERMILPSZ256rmb
VUNPCKLPSZ256rmb
VMULPSZ256rmb
VBLENDMPSZ256rmb
VPERMPSZ256rmb
VANDNPSZ256rmb
VMINPSZ256rmb
VORPSZ256rmb
VXORPSZ256rmb
VFPCLASSPSZ256rmb
VDIVPSZ256rmb
VMAXPSZ256rmb
VPACKSSDWZ256rmb
VPACKUSDWZ256rmb
VPERMI2D128rmb
VPERMT2D128rmb
VPERMI2PD128rmb
VPERMT2PD128rmb
VPERMI2Q128rmb
VPERMT2Q128rmb
VPERMI2PS128rmb
VPERMT2PS128rmb
VPMULTISHIFTQBZ128rmb
VPSUBDZ128rmb
VPADDDZ128rmb
VPANDDZ128rmb
VPMULLDZ128rmb
VPBLENDMDZ128rmb
VPTESTNMDZ128rmb
VPTESTMDZ128rmb
VPANDNDZ128rmb
VCVTDQ2PDZ128rmb
VCVTUDQ2PDZ128rmb
VCVTQQ2PDZ128rmb
VCVTUQQ2PDZ128rmb
VCVTPS2PDZ128rmb
VSUBPDZ128rmb
VMINCPDZ128rmb
VMAXCPDZ128rmb
VADDPDZ128rmb
VANDPDZ128rmb
VSCALEFPDZ128rmb
VUNPCKHPDZ128rmb
VPERMILPDZ128rmb
VUNPCKLPDZ128rmb
VMULPDZ128rmb
VBLENDMPDZ128rmb
VANDNPDZ128rmb
VMINPDZ128rmb
VORPDZ128rmb
VXORPDZ128rmb
VFPCLASSPDZ128rmb
VDIVPDZ128rmb
VMAXPDZ128rmb
VPCMPEQDZ128rmb
VPORDZ128rmb
VPXORDZ128rmb
VPABSDZ128rmb
VPMINSDZ128rmb
VPMAXSDZ128rmb
VPCONFLICTDZ128rmb
VPCMPGTDZ128rmb
VPLZCNTDZ128rmb
VPMINUDZ128rmb
VPMAXUDZ128rmb
VPSRAVDZ128rmb
VPSLLVDZ128rmb
VPROLVDZ128rmb
VPSRLVDZ128rmb
VPRORVDZ128rmb
VPSUBQZ128rmb
VCVTTPD2DQZ128rmb
VCVTPD2DQZ128rmb
VCVTTPS2DQZ128rmb
VCVTPS2DQZ128rmb
VPADDQZ128rmb
VPUNPCKHDQZ128rmb
VPUNPCKLDQZ128rmb
VPMULDQZ128rmb
VPANDQZ128rmb
VPUNPCKHQDQZ128rmb
VPUNPCKLQDQZ128rmb
VCVTTPD2UDQZ128rmb
VCVTPD2UDQZ128rmb
VCVTTPS2UDQZ128rmb
VCVTPS2UDQZ128rmb
VPMULUDQZ128rmb
VPMULLQZ128rmb
VPBLENDMQZ128rmb
VPTESTNMQZ128rmb
VPTESTMQZ128rmb
VPANDNQZ128rmb
VCVTTPD2QQZ128rmb
VCVTPD2QQZ128rmb
VCVTTPS2QQZ128rmb
VCVTPS2QQZ128rmb
VPCMPEQQZ128rmb
VCVTTPD2UQQZ128rmb
VCVTPD2UQQZ128rmb
VCVTTPS2UQQZ128rmb
VCVTPS2UQQZ128rmb
VPORQZ128rmb
VPXORQZ128rmb
VPABSQZ128rmb
VPMINSQZ128rmb
VPMAXSQZ128rmb
VPCONFLICTQZ128rmb
VPCMPGTQZ128rmb
VPLZCNTQZ128rmb
VPMINUQZ128rmb
VPMAXUQZ128rmb
VPSRAVQZ128rmb
VPSLLVQZ128rmb
VPROLVQZ128rmb
VPSRLVQZ128rmb
VPRORVQZ128rmb
VCVTPD2PSZ128rmb
VCVTDQ2PSZ128rmb
VCVTUDQ2PSZ128rmb
VCVTQQ2PSZ128rmb
VCVTUQQ2PSZ128rmb
VSUBPSZ128rmb
VMINCPSZ128rmb
VMAXCPSZ128rmb
VADDPSZ128rmb
VANDPSZ128rmb
VSCALEFPSZ128rmb
VUNPCKHPSZ128rmb
VPERMILPSZ128rmb
VUNPCKLPSZ128rmb
VMULPSZ128rmb
VBLENDMPSZ128rmb
VANDNPSZ128rmb
VMINPSZ128rmb
VORPSZ128rmb
VXORPSZ128rmb
VFPCLASSPSZ128rmb
VDIVPSZ128rmb
VMAXPSZ128rmb
VPACKSSDWZ128rmb
VPACKUSDWZ128rmb
VPERMI2Drmb
VPERMT2Drmb
VPERMI2PDrmb
VPERMT2PDrmb
VPERMI2Qrmb
VPERMT2Qrmb
VPERMI2PSrmb
VPERMT2PSrmb
VPMULTISHIFTQBZrmb
VPSUBDZrmb
VPADDDZrmb
VPANDDZrmb
VPMULLDZrmb
VPBLENDMDZrmb
VPTESTNMDZrmb
VPERMDZrmb
VPTESTMDZrmb
VPANDNDZrmb
VCVTDQ2PDZrmb
VCVTUDQ2PDZrmb
VCVTQQ2PDZrmb
VCVTUQQ2PDZrmb
VCVTPS2PDZrmb
VSUBPDZrmb
VMINCPDZrmb
VMAXCPDZrmb
VADDPDZrmb
VANDPDZrmb
VSCALEFPDZrmb
VUNPCKHPDZrmb
VPERMILPDZrmb
VUNPCKLPDZrmb
VMULPDZrmb
VBLENDMPDZrmb
VPERMPDZrmb
VANDNPDZrmb
VMINPDZrmb
VORPDZrmb
VXORPDZrmb
VFPCLASSPDZrmb
VDIVPDZrmb
VMAXPDZrmb
VPCMPEQDZrmb
VPORDZrmb
VPXORDZrmb
VPABSDZrmb
VPMINSDZrmb
VPMAXSDZrmb
VPCONFLICTDZrmb
VPCMPGTDZrmb
VPLZCNTDZrmb
VPMINUDZrmb
VPMAXUDZrmb
VPSRAVDZrmb
VPSLLVDZrmb
VPROLVDZrmb
VPSRLVDZrmb
VPRORVDZrmb
VPSUBQZrmb
VCVTTPD2DQZrmb
VCVTPD2DQZrmb
VCVTTPS2DQZrmb
VCVTPS2DQZrmb
VPADDQZrmb
VPUNPCKHDQZrmb
VPUNPCKLDQZrmb
VPMULDQZrmb
VPANDQZrmb
VPUNPCKHQDQZrmb
VPUNPCKLQDQZrmb
VCVTTPD2UDQZrmb
VCVTPD2UDQZrmb
VCVTTPS2UDQZrmb
VCVTPS2UDQZrmb
VPMULUDQZrmb
VPMULLQZrmb
VPBLENDMQZrmb
VPTESTNMQZrmb
VPERMQZrmb
VPTESTMQZrmb
VPANDNQZrmb
VCVTTPD2QQZrmb
VCVTPD2QQZrmb
VCVTTPS2QQZrmb
VCVTPS2QQZrmb
VPCMPEQQZrmb
VCVTTPD2UQQZrmb
VCVTPD2UQQZrmb
VCVTTPS2UQQZrmb
VCVTPS2UQQZrmb
VPORQZrmb
VPXORQZrmb
VPABSQZrmb
VPMINSQZrmb
VPMAXSQZrmb
VPCONFLICTQZrmb
VPCMPGTQZrmb
VPLZCNTQZrmb
VPMINUQZrmb
VPMAXUQZrmb
VPSRAVQZrmb
VPSLLVQZrmb
VPROLVQZrmb
VPSRLVQZrmb
VPRORVQZrmb
VCVTPD2PSZrmb
VCVTDQ2PSZrmb
VCVTUDQ2PSZrmb
VCVTQQ2PSZrmb
VCVTUQQ2PSZrmb
VSUBPSZrmb
VMINCPSZrmb
VMAXCPSZrmb
VADDPSZrmb
VANDPSZrmb
VSCALEFPSZrmb
VUNPCKHPSZrmb
VPERMILPSZrmb
VUNPCKLPSZrmb
VMULPSZrmb
VBLENDMPSZrmb
VPERMPSZrmb
VANDNPSZrmb
VMINPSZrmb
VORPSZrmb
VXORPSZrmb
VFPCLASSPSZrmb
VDIVPSZrmb
VMAXPSZrmb
VPACKSSDWZrmb
VPACKUSDWZrmb
VEXP2PDrb
VRCP28PDrb
VRSQRT28PDrb
VGETEXPPDrb
VRCP28SDrb
VRSQRT28SDrb
VRNDSCALESDrb
VGETEXPSDrb
VEXP2PSrb
VRCP28PSrb
VRSQRT28PSrb
VGETEXPPSrb
VRCP28SSrb
VRSQRT28SSrb
VRNDSCALESSrb
VGETEXPSSrb
VCVTTSD2SI64Zrb
VCVTSD2SI64Zrb
VCVTTSS2SI64Zrb
VCVTSS2SI64Zrb
VCVTTSD2USI64Zrb
VCVTSD2USI64Zrb
VCVTTSS2USI64Zrb
VCVTSS2USI64Zrb
VFMADDSUB231PDZrb
VFMSUB231PDZrb
VFNMSUB231PDZrb
VFMSUBADD231PDZrb
VFMADD231PDZrb
VFNMADD231PDZrb
VFMADDSUB132PDZrb
VFMSUB132PDZrb
VFNMSUB132PDZrb
VFMSUBADD132PDZrb
VFMADD132PDZrb
VFNMADD132PDZrb
VFMADDSUB213PDZrb
VFMSUB213PDZrb
VFNMSUB213PDZrb
VFMSUBADD213PDZrb
VFMADD213PDZrb
VFNMADD213PDZrb
VSUBPDZrb
VADDPDZrb
VSCALEFPDZrb
VMULPDZrb
VMINPDZrb
VSQRTPDZrb
VDIVPDZrb
VMAXPDZrb
VUCOMISDZrb
VCOMISDZrb
VCVTPS2PHZrb
VCVTTSD2SIZrb
VCVTSD2SIZrb
VCVTTSS2SIZrb
VCVTSS2SIZrb
VCVTTSD2USIZrb
VCVTSD2USIZrb
VCVTTSS2USIZrb
VCVTSS2USIZrb
VFMADDSUB231PSZrb
VFMSUB231PSZrb
VFNMSUB231PSZrb
VFMSUBADD231PSZrb
VFMADD231PSZrb
VFNMADD231PSZrb
VFMADDSUB132PSZrb
VFMSUB132PSZrb
VFNMSUB132PSZrb
VFMSUBADD132PSZrb
VFMADD132PSZrb
VFNMADD132PSZrb
VCVTPH2PSZrb
VFMADDSUB213PSZrb
VFMSUB213PSZrb
VFNMSUB213PSZrb
VFMSUBADD213PSZrb
VFMADD213PSZrb
VFNMADD213PSZrb
VSUBPSZrb
VADDPSZrb
VSCALEFPSZrb
VMULPSZrb
VMINPSZrb
VSQRTPSZrb
VDIVPSZrb
VMAXPSZrb
VUCOMISSZrb
VCOMISSZrb
VSCALEFSDZ128rrb
VSCALEFSSZ128rrb
VCVTQQ2PDZrrb
VCVTUQQ2PDZrrb
VCVTPS2PDZrrb
VCVTSS2SDZrrb
VSUBSDZrrb
VADDSDZrrb
VMULSDZrrb
VMINSDZrrb
VDIVSDZrrb
VMAXSDZrrb
VCVTTPD2DQZrrb
VCVTPD2DQZrrb
VCVTTPS2DQZrrb
VCVTPS2DQZrrb
VCVTTPD2UDQZrrb
VCVTPD2UDQZrrb
VCVTTPS2UDQZrrb
VCVTPS2UDQZrrb
VCVTTPD2QQZrrb
VCVTPD2QQZrrb
VCVTTPS2QQZrrb
VCVTPS2QQZrrb
VCVTTPD2UQQZrrb
VCVTPD2UQQZrrb
VCVTTPS2UQQZrrb
VCVTPS2UQQZrrb
VCVTPD2PSZrrb
VCVTDQ2PSZrrb
VCVTUDQ2PSZrrb
VCVTQQ2PSZrrb
VCVTUQQ2PSZrrb
VCVTSD2SSZrrb
VSUBSSZrrb
VADDSSZrrb
VMULSSZrrb
VMINSSZrrb
VDIVSSZrrb
VMAXSSZrrb
SEH_StackAlloc
MOV32rc
MOV64rc
TAILJMPd
OR32mrLocked
MOV32rd
MOV64rd
SEH_PushFrame
SEH_SetFrame
SEH_Epilogue
SEH_EndPrologue
SEH_SaveReg
SEH_PushReg
Int_eh_sjlj_setup_dispatch
FARCALL32i
FARJMP32i
FARCALL16i
FARJMP16i
VPSRADZ256mbi
VPSHUFDZ256mbi
VPSLLDZ256mbi
VPROLDZ256mbi
VPSRLDZ256mbi
VPERMILPDZ256mbi
VPERMPDZ256mbi
VPRORDZ256mbi
VPSRAQZ256mbi
VPSLLQZ256mbi
VPROLQZ256mbi
VPSRLQZ256mbi
VPERMQZ256mbi
VPRORQZ256mbi
VPERMILPSZ256mbi
VPSRADZ128mbi
VPSHUFDZ128mbi
VPSLLDZ128mbi
VPROLDZ128mbi
VPSRLDZ128mbi
VPERMILPDZ128mbi
VPRORDZ128mbi
VPSRAQZ128mbi
VPSLLQZ128mbi
VPROLQZ128mbi
VPSRLQZ128mbi
VPRORQZ128mbi
VPERMILPSZ128mbi
VPSRADZmbi
VPSHUFDZmbi
VPSLLDZmbi
VPROLDZmbi
VPSRLDZmbi
VPERMILPDZmbi
VPERMPDZmbi
VPRORDZmbi
VPSRAQZmbi
VPSLLQZmbi
VPROLQZmbi
VPSRLQZmbi
VPERMQZmbi
VPRORQZmbi
VPERMILPSZmbi
VSHUFF64X2Z256rmbi
VSHUFI64X2Z256rmbi
VSHUFF32X4Z256rmbi
VSHUFI32X4Z256rmbi
VPTERNLOGDZ256rmbi
VALIGNDZ256rmbi
VREDUCEPDZ256rmbi
VRANGEPDZ256rmbi
VRNDSCALEPDZ256rmbi
VSHUFPDZ256rmbi
VFIXUPIMMPDZ256rmbi
VCMPPDZ256rmbi
VGETMANTPDZ256rmbi
VPTERNLOGQZ256rmbi
VALIGNQZ256rmbi
VREDUCEPSZ256rmbi
VRANGEPSZ256rmbi
VRNDSCALEPSZ256rmbi
VSHUFPSZ256rmbi
VFIXUPIMMPSZ256rmbi
VCMPPSZ256rmbi
VGETMANTPSZ256rmbi
VPTERNLOGDZ128rmbi
VALIGNDZ128rmbi
VREDUCEPDZ128rmbi
VRANGEPDZ128rmbi
VRNDSCALEPDZ128rmbi
VSHUFPDZ128rmbi
VFIXUPIMMPDZ128rmbi
VCMPPDZ128rmbi
VGETMANTPDZ128rmbi
VPTERNLOGQZ128rmbi
VALIGNQZ128rmbi
VREDUCEPSZ128rmbi
VRANGEPSZ128rmbi
VRNDSCALEPSZ128rmbi
VSHUFPSZ128rmbi
VFIXUPIMMPSZ128rmbi
VCMPPSZ128rmbi
VGETMANTPSZ128rmbi
VSHUFF64X2Zrmbi
VSHUFI64X2Zrmbi
VSHUFF32X4Zrmbi
VSHUFI32X4Zrmbi
VPTERNLOGDZrmbi
VALIGNDZrmbi
VREDUCEPDZrmbi
VRANGEPDZrmbi
VRNDSCALEPDZrmbi
VSHUFPDZrmbi
VFIXUPIMMPDZrmbi
VCMPPDZrmbi
VGETMANTPDZrmbi
VPTERNLOGQZrmbi
VALIGNQZrmbi
VREDUCEPSZrmbi
VRANGEPSZrmbi
VRNDSCALEPSZrmbi
VSHUFPSZrmbi
VFIXUPIMMPSZrmbi
VCMPPSZrmbi
VGETMANTPSZrmbi
TCRETURNdi
SBB32mi
LOCK_SUB32mi
ADC32mi
RELEASE_ADD32mi
LOCK_ADD32mi
RELEASE_AND32mi
LOCK_AND32mi
BEXTRI32mi
RCL32mi
SHL32mi
ROL32mi
CMP32mi
SAR32mi
RCR32mi
SHR32mi
ROR32mi
RELEASE_XOR32mi
LOCK_XOR32mi
RELEASE_OR32mi
LOCK_OR32mi
TEST32mi
RELEASE_MOV32mi
RORX32mi
BEXTRI64mi
RCL64mi
SHL64mi
ROL64mi
SAR64mi
RCR64mi
SHR64mi
ROR64mi
RORX64mi
SBB16mi
LOCK_SUB16mi
ADC16mi
LOCK_ADD16mi
LOCK_AND16mi
RCL16mi
SHL16mi
ROL16mi
CMP16mi
SAR16mi
RCR16mi
SHR16mi
ROR16mi
LOCK_XOR16mi
LOCK_OR16mi
TEST16mi
RELEASE_MOV16mi
VPSRADZ256mi
VPSHUFDZ256mi
VPSLLDZ256mi
VPROLDZ256mi
VPSRLDZ256mi
VPERMILPDZ256mi
VPERMPDZ256mi
VPRORDZ256mi
VPSRAQZ256mi
VPSLLQZ256mi
VPROLQZ256mi
VPSRLQZ256mi
VPERMQZ256mi
VPRORQZ256mi
VPERMILPSZ256mi
VPSRAWZ256mi
VPSHUFHWZ256mi
VPSHUFLWZ256mi
VPSLLWZ256mi
VPSRLWZ256mi
VPSRADZ128mi
VPSHUFDZ128mi
VPSLLDZ128mi
VPROLDZ128mi
VPSRLDZ128mi
VPERMILPDZ128mi
VPRORDZ128mi
VPSRAQZ128mi
VPSLLQZ128mi
VPROLQZ128mi
VPSRLQZ128mi
VPRORQZ128mi
VPERMILPSZ128mi
VPSRAWZ128mi
VPSHUFHWZ128mi
VPSHUFLWZ128mi
VPSLLWZ128mi
VPSRLWZ128mi
SBB8mi
LOCK_SUB8mi
ADC8mi
RELEASE_ADD8mi
LOCK_ADD8mi
RELEASE_AND8mi
LOCK_AND8mi
RCL8mi
SHL8mi
ROL8mi
CMP8mi
SAR8mi
RCR8mi
SHR8mi
ROR8mi
RELEASE_XOR8mi
LOCK_XOR8mi
RELEASE_OR8mi
LOCK_OR8mi
TEST8mi
RELEASE_MOV8mi
VPCOMBmi
VPROTBmi
VPCOMUBmi
VPSHUFDmi
VPCOMDmi
VPERMILPDmi
VPROTDmi
VPCOMUDmi
TCRETURNmi
VPCOMQmi
VPROTQmi
VPCOMUQmi
VPERMILPSmi
MMX_PSHUFWmi
VPSHUFHWmi
VPSHUFLWmi
VPCOMWmi
VPROTWmi
VPCOMUWmi
VPSHUFDYmi
VPERMILPDYmi
VPERMPDYmi
VPERMQYmi
VPERMILPSYmi
VPSHUFHWYmi
VPSHUFLWYmi
VPSRADZmi
VPSHUFDZmi
VPSLLDZmi
VPROLDZmi
VPSRLDZmi
VPERMILPDZmi
VPERMPDZmi
VPRORDZmi
VPSRAQZmi
VPSLLQZmi
VPROLQZmi
VPSRLQZmi
VPERMQZmi
VPRORQZmi
VPERMILPSZmi
VPSRAWZmi
VPSHUFHWZmi
VPSHUFLWZmi
VPSLLWZmi
VPSRLWZmi
IMUL32rmi
SHA1RNDS4rmi
IMUL16rmi
VSHUFF64X2Z256rmi
VSHUFI64X2Z256rmi
VSHUFF32X4Z256rmi
VSHUFI32X4Z256rmi
VPCMPBZ256rmi
VPCMPUBZ256rmi
VPTERNLOGDZ256rmi
VALIGNDZ256rmi
VREDUCEPDZ256rmi
VRANGEPDZ256rmi
VRNDSCALEPDZ256rmi
VSHUFPDZ256rmi
VPCMPDZ256rmi
VFIXUPIMMPDZ256rmi
VCMPPDZ256rmi
VGETMANTPDZ256rmi
VPCMPUDZ256rmi
VPTERNLOGQZ256rmi
VALIGNQZ256rmi
VPCMPQZ256rmi
VPCMPUQZ256rmi
VPALIGNRZ256rmi
VREDUCEPSZ256rmi
VRANGEPSZ256rmi
VRNDSCALEPSZ256rmi
VSHUFPSZ256rmi
VFIXUPIMMPSZ256rmi
VCMPPSZ256rmi
VGETMANTPSZ256rmi
VDBPSADBWZ256rmi
VPCMPWZ256rmi
VPCMPUWZ256rmi
VPCMPBZ128rmi
VPCMPUBZ128rmi
VPTERNLOGDZ128rmi
VALIGNDZ128rmi
VREDUCEPDZ128rmi
VRANGEPDZ128rmi
VRNDSCALEPDZ128rmi
VSHUFPDZ128rmi
VPCMPDZ128rmi
VFIXUPIMMPDZ128rmi
VCMPPDZ128rmi
VGETMANTPDZ128rmi
VREDUCESDZ128rmi
VRANGESDZ128rmi
VGETMANTSDZ128rmi
VPCMPUDZ128rmi
VPTERNLOGQZ128rmi
VALIGNQZ128rmi
VPCMPQZ128rmi
VPCMPUQZ128rmi
VPALIGNRZ128rmi
VREDUCEPSZ128rmi
VRANGEPSZ128rmi
VRNDSCALEPSZ128rmi
VSHUFPSZ128rmi
VFIXUPIMMPSZ128rmi
VCMPPSZ128rmi
VGETMANTPSZ128rmi
VREDUCESSZ128rmi
VRANGESSZ128rmi
VGETMANTSSZ128rmi
VDBPSADBWZ128rmi
VPCMPWZ128rmi
VPCMPUWZ128rmi
VPBLENDDrmi
VBLENDPDrmi
VSHUFPDrmi
VDPPDrmi
VCMPPDrmi
VFIXUPIMMSDrmi
VPALIGNRrmi
VBLENDPSrmi
VSHUFPSrmi
VDPPSrmi
VCMPPSrmi
VFIXUPIMMSSrmi
VMPSADBWrmi
VPBLENDWrmi
VPINSRWrmi
VPBLENDDYrmi
VBLENDPDYrmi
VSHUFPDYrmi
VCMPPDYrmi
VPALIGNRYrmi
VBLENDPSYrmi
VSHUFPSYrmi
VDPPSYrmi
VCMPPSYrmi
VMPSADBWYrmi
VPBLENDWYrmi
VSHUFF64X2Zrmi
VSHUFI64X2Zrmi
VSHUFF32X4Zrmi
VSHUFI32X4Zrmi
VPCMPBZrmi
VPCMPUBZrmi
VPTERNLOGDZrmi
VALIGNDZrmi
VREDUCEPDZrmi
VRANGEPDZrmi
VRNDSCALEPDZrmi
VSHUFPDZrmi
VPCMPDZrmi
VFIXUPIMMPDZrmi
VCMPPDZrmi
VGETMANTPDZrmi
VPCMPUDZrmi
VPTERNLOGQZrmi
VALIGNQZrmi
VPCMPQZrmi
VPCMPUQZrmi
VPALIGNRZrmi
VREDUCEPSZrmi
VRANGEPSZrmi
VRNDSCALEPSZrmi
VSHUFPSZrmi
VFIXUPIMMPSZrmi
VCMPPSZrmi
VGETMANTPSZrmi
VDBPSADBWZrmi
VPCMPWZrmi
VPCMPUWZrmi
MMX_PINSRWirmi
SBB32ri
SUB32ri
ADC32ri
ADD32ri
AND32ri
BEXTRI32ri
RCL32ri
SHL32ri
ROL32ri
IN32ri
CMP32ri
SAR32ri
RCR32ri
SHR32ri
ROR32ri
XOR32ri
TEST32ri
MOV32ri
RORX32ri
BEXTRI64ri
RCL64ri
SHL64ri
ROL64ri
SAR64ri
RCR64ri
SHR64ri
ROR64ri
MOV64ri
RORX64ri
SBB16ri
SUB16ri
ADC16ri
ADD16ri
AND16ri
RCL16ri
SHL16ri
ROL16ri
IN16ri
CMP16ri
SAR16ri
RCR16ri
SHR16ri
ROR16ri
XOR16ri
TEST16ri
MOV16ri
VPSRADZ256ri
VPSHUFDZ256ri
VPSLLDZ256ri
VPROLDZ256ri
VPSRLDZ256ri
VPERMILPDZ256ri
VPERMPDZ256ri
VPRORDZ256ri
VPSRAQZ256ri
VPSLLQZ256ri
VPROLQZ256ri
VPSRLQZ256ri
VPERMQZ256ri
VPRORQZ256ri
VPERMILPSZ256ri
VPSRAWZ256ri
VPSHUFHWZ256ri
VPSHUFLWZ256ri
VPSLLWZ256ri
VPSRLWZ256ri
VPSRADZ128ri
VPSHUFDZ128ri
VPSLLDZ128ri
VPROLDZ128ri
VPSRLDZ128ri
VPERMILPDZ128ri
VPRORDZ128ri
VPSRAQZ128ri
VPSLLQZ128ri
VPROLQZ128ri
VPSRLQZ128ri
VPRORQZ128ri
VPERMILPSZ128ri
VPSRAWZ128ri
VPSHUFHWZ128ri
VPSHUFLWZ128ri
VPSLLWZ128ri
VPSRLWZ128ri
SBB8ri
SUB8ri
ADC8ri
ADD8ri
AND8ri
RCL8ri
SHL8ri
ROL8ri
IN8ri
CMP8ri
SAR8ri
RCR8ri
SHR8ri
ROR8ri
XOR8ri
TEST8ri
MOV8ri
KSHIFTLBri
VPCOMBri
KSHIFTRBri
VPROTBri
VPCOMUBri
VPSRADri
MMX_PSRADri
VPSHUFDri
VPSLLDri
MMX_PSLLDri
VPSRLDri
MMX_PSRLDri
KSHIFTLDri
VPCOMDri
VPERMILPDri
KSHIFTRDri
VPROTDri
VPCOMUDri
TCRETURNri
VPSLLDQri
VPSRLDQri
VPSLLQri
MMX_PSLLQri
VPSRLQri
MMX_PSRLQri
KSHIFTLQri
VPCOMQri
KSHIFTRQri
VPROTQri
VPCOMUQri
VPERMILPSri
VPSRAWri
MMX_PSRAWri
MMX_PSHUFWri
VPSHUFHWri
VPSHUFLWri
VPSLLWri
MMX_PSLLWri
VPSRLWri
MMX_PSRLWri
KSHIFTLWri
VPCOMWri
KSHIFTRWri
VPEXTRWri
VPROTWri
VPCOMUWri
VPSRADYri
VPSHUFDYri
VPSLLDYri
VPSRLDYri
VPERMILPDYri
VPERMPDYri
VPSLLDQYri
VPSRLDQYri
VPSLLQYri
VPSRLQYri
VPERMQYri
VPERMILPSYri
VPSRAWYri
VPSHUFHWYri
VPSHUFLWYri
VPSLLWYri
VPSRLWYri
VPSRADZri
VPSHUFDZri
VPSLLDZri
VPROLDZri
VPSRLDZri
VPERMILPDZri
VPERMPDZri
VPRORDZri
VPSRAQZri
VPSLLQZri
VPROLQZri
VPSRLQZri
VPERMQZri
VPRORQZri
VPERMILPSZri
VPSRAWZri
VPSHUFHWZri
VPSHUFLWZri
VPSLLWZri
VPSRLWZri
IMUL32rri
SHA1RNDS4rri
IMUL16rri
VSHUFF64X2Z256rri
VSHUFI64X2Z256rri
VSHUFF32X4Z256rri
VSHUFI32X4Z256rri
VPCMPBZ256rri
VPCMPUBZ256rri
VPTERNLOGDZ256rri
VALIGNDZ256rri
VREDUCEPDZ256rri
VRANGEPDZ256rri
VRNDSCALEPDZ256rri
VSHUFPDZ256rri
VPCMPDZ256rri
VFIXUPIMMPDZ256rri
VCMPPDZ256rri
VGETMANTPDZ256rri
VPCMPUDZ256rri
VPTERNLOGQZ256rri
VALIGNQZ256rri
VPCMPQZ256rri
VPCMPUQZ256rri
VPALIGNRZ256rri
VREDUCEPSZ256rri
VRANGEPSZ256rri
VRNDSCALEPSZ256rri
VSHUFPSZ256rri
VFIXUPIMMPSZ256rri
VCMPPSZ256rri
VGETMANTPSZ256rri
VDBPSADBWZ256rri
VPCMPWZ256rri
VPCMPUWZ256rri
VPCMPBZ128rri
VPCMPUBZ128rri
VPTERNLOGDZ128rri
VALIGNDZ128rri
VREDUCEPDZ128rri
VRANGEPDZ128rri
VRNDSCALEPDZ128rri
VSHUFPDZ128rri
VPCMPDZ128rri
VFIXUPIMMPDZ128rri
VCMPPDZ128rri
VGETMANTPDZ128rri
VREDUCESDZ128rri
VRANGESDZ128rri
VGETMANTSDZ128rri
VPCMPUDZ128rri
VPTERNLOGQZ128rri
VALIGNQZ128rri
VPCMPQZ128rri
VPCMPUQZ128rri
VPALIGNRZ128rri
VREDUCEPSZ128rri
VRANGEPSZ128rri
VRNDSCALEPSZ128rri
VSHUFPSZ128rri
VFIXUPIMMPSZ128rri
VCMPPSZ128rri
VGETMANTPSZ128rri
VREDUCESSZ128rri
VRANGESSZ128rri
VGETMANTSSZ128rri
VDBPSADBWZ128rri
VPCMPWZ128rri
VPCMPUWZ128rri
VPBLENDDrri
VBLENDPDrri
VSHUFPDrri
VDPPDrri
VCMPPDrri
VFIXUPIMMSDrri
VPALIGNRrri
VBLENDPSrri
VSHUFPSrri
VDPPSrri
VCMPPSrri
VFIXUPIMMSSrri
VMPSADBWrri
VPBLENDWrri
VPINSRWrri
VPBLENDDYrri
VBLENDPDYrri
VSHUFPDYrri
VCMPPDYrri
VPALIGNRYrri
VBLENDPSYrri
VSHUFPSYrri
VDPPSYrri
VCMPPSYrri
VMPSADBWYrri
VPBLENDWYrri
VSHUFF64X2Zrri
VSHUFI64X2Zrri
VSHUFF32X4Zrri
VSHUFI32X4Zrri
VPCMPBZrri
VPCMPUBZrri
VPTERNLOGDZrri
VALIGNDZrri
VREDUCEPDZrri
VRANGEPDZrri
VRNDSCALEPDZrri
VSHUFPDZrri
VPCMPDZrri
VFIXUPIMMPDZrri
VCMPPDZrri
VGETMANTPDZrri
VPCMPUDZrri
VPTERNLOGQZrri
VALIGNQZrri
VPCMPQZrri
VPCMPUQZrri
VPALIGNRZrri
VREDUCEPSZrri
VRANGEPSZrri
VRNDSCALEPSZrri
VSHUFPSZrri
VFIXUPIMMPSZrri
VCMPPSZrri
VGETMANTPSZrri
VDBPSADBWZrri
VPCMPWZrri
VPCMPUWZrri
MMX_PINSRWirri
MMX_PEXTRWirri
VMOVSSDrr_REVk
VMOVSSZrr_REVk
VPCMPDZ256rmibk
VPCMPUDZ256rmibk
VPCMPQZ256rmibk
VPCMPUQZ256rmibk
VPCMPDZ128rmibk
VPCMPUDZ128rmibk
VPCMPQZ128rmibk
VPCMPUQZ128rmibk
VPCMPDZrmibk
VPCMPUDZrmibk
VPCMPQZrmibk
VPCMPUQZrmibk
VREDUCESDZ128rribk
VRANGESDZ128rribk
VGETMANTSDZ128rribk
VREDUCESSZ128rribk
VRANGESSZ128rribk
VGETMANTSSZ128rribk
VFIXUPIMMSDrribk
VFIXUPIMMSSrribk
VREDUCEPDZrribk
VRANGEPDZrribk
VRNDSCALEPDZrribk
VFIXUPIMMPDZrribk
VCMPPDZrribk
VGETMANTPDZrribk
VREDUCEPSZrribk
VRANGEPSZrribk
VRNDSCALEPSZrribk
VFIXUPIMMPSZrribk
VCMPPSZrribk
VGETMANTPSZrribk
VFMADDSUB231PDZ256mbk
VFMSUB231PDZ256mbk
VFNMSUB231PDZ256mbk
VFMSUBADD231PDZ256mbk
VFMADD231PDZ256mbk
VFNMADD231PDZ256mbk
VFMADDSUB132PDZ256mbk
VFMSUB132PDZ256mbk
VFNMSUB132PDZ256mbk
VFMSUBADD132PDZ256mbk
VFMADD132PDZ256mbk
VFNMADD132PDZ256mbk
VFMADDSUB213PDZ256mbk
VFMSUB213PDZ256mbk
VFNMSUB213PDZ256mbk
VFMSUBADD213PDZ256mbk
VFMADD213PDZ256mbk
VFNMADD213PDZ256mbk
VRCP14PDZ256mbk
VRSQRT14PDZ256mbk
VGETEXPPDZ256mbk
VSQRTPDZ256mbk
VPMADD52HUQZ256mbk
VPMADD52LUQZ256mbk
VFMADDSUB231PSZ256mbk
VFMSUB231PSZ256mbk
VFNMSUB231PSZ256mbk
VFMSUBADD231PSZ256mbk
VFMADD231PSZ256mbk
VFNMADD231PSZ256mbk
VFMADDSUB132PSZ256mbk
VFMSUB132PSZ256mbk
VFNMSUB132PSZ256mbk
VFMSUBADD132PSZ256mbk
VFMADD132PSZ256mbk
VFNMADD132PSZ256mbk
VFMADDSUB213PSZ256mbk
VFMSUB213PSZ256mbk
VFNMSUB213PSZ256mbk
VFMSUBADD213PSZ256mbk
VFMADD213PSZ256mbk
VFNMADD213PSZ256mbk
VRCP14PSZ256mbk
VRSQRT14PSZ256mbk
VGETEXPPSZ256mbk
VSQRTPSZ256mbk
VFMADDSUB231PDZ128mbk
VFMSUB231PDZ128mbk
VFNMSUB231PDZ128mbk
VFMSUBADD231PDZ128mbk
VFMADD231PDZ128mbk
VFNMADD231PDZ128mbk
VFMADDSUB132PDZ128mbk
VFMSUB132PDZ128mbk
VFNMSUB132PDZ128mbk
VFMSUBADD132PDZ128mbk
VFMADD132PDZ128mbk
VFNMADD132PDZ128mbk
VFMADDSUB213PDZ128mbk
VFMSUB213PDZ128mbk
VFNMSUB213PDZ128mbk
VFMSUBADD213PDZ128mbk
VFMADD213PDZ128mbk
VFNMADD213PDZ128mbk
VRCP14PDZ128mbk
VRSQRT14PDZ128mbk
VGETEXPPDZ128mbk
VSQRTPDZ128mbk
VPMADD52HUQZ128mbk
VPMADD52LUQZ128mbk
VFMADDSUB231PSZ128mbk
VFMSUB231PSZ128mbk
VFNMSUB231PSZ128mbk
VFMSUBADD231PSZ128mbk
VFMADD231PSZ128mbk
VFNMADD231PSZ128mbk
VFMADDSUB132PSZ128mbk
VFMSUB132PSZ128mbk
VFNMSUB132PSZ128mbk
VFMSUBADD132PSZ128mbk
VFMADD132PSZ128mbk
VFNMADD132PSZ128mbk
VFMADDSUB213PSZ128mbk
VFMSUB213PSZ128mbk
VFNMSUB213PSZ128mbk
VFMSUBADD213PSZ128mbk
VFMADD213PSZ128mbk
VFNMADD213PSZ128mbk
VRCP14PSZ128mbk
VRSQRT14PSZ128mbk
VGETEXPPSZ128mbk
VSQRTPSZ128mbk
VEXP2PDmbk
VRCP28PDmbk
VRSQRT28PDmbk
VGETEXPPDmbk
VEXP2PSmbk
VRCP28PSmbk
VRSQRT28PSmbk
VGETEXPPSmbk
VFMADDSUB231PDZmbk
VFMSUB231PDZmbk
VFNMSUB231PDZmbk
VFMSUBADD231PDZmbk
VFMADD231PDZmbk
VFNMADD231PDZmbk
VFMADDSUB132PDZmbk
VFMSUB132PDZmbk
VFNMSUB132PDZmbk
VFMSUBADD132PDZmbk
VFMADD132PDZmbk
VFNMADD132PDZmbk
VFMADDSUB213PDZmbk
VFMSUB213PDZmbk
VFNMSUB213PDZmbk
VFMSUBADD213PDZmbk
VFMADD213PDZmbk
VFNMADD213PDZmbk
VRCP14PDZmbk
VRSQRT14PDZmbk
VSQRTPDZmbk
VPMADD52HUQZmbk
VPMADD52LUQZmbk
VFMADDSUB231PSZmbk
VFMSUB231PSZmbk
VFNMSUB231PSZmbk
VFMSUBADD231PSZmbk
VFMADD231PSZmbk
VFNMADD231PSZmbk
VFMADDSUB132PSZmbk
VFMSUB132PSZmbk
VFNMSUB132PSZmbk
VFMSUBADD132PSZmbk
VFMADD132PSZmbk
VFNMADD132PSZmbk
VFMADDSUB213PSZmbk
VFMSUB213PSZmbk
VFNMSUB213PSZmbk
VFMSUBADD213PSZmbk
VFMADD213PSZmbk
VFNMADD213PSZmbk
VRCP14PSZmbk
VRSQRT14PSZmbk
VSQRTPSZmbk
VPERMI2D256rmbk
VPERMT2D256rmbk
VPERMI2PD256rmbk
VPERMT2PD256rmbk
VPERMI2Q256rmbk
VPERMT2Q256rmbk
VPERMI2PS256rmbk
VPERMT2PS256rmbk
VPMULTISHIFTQBZ256rmbk
VPSUBDZ256rmbk
VPADDDZ256rmbk
VPANDDZ256rmbk
VPMULLDZ256rmbk
VPBLENDMDZ256rmbk
VPTESTNMDZ256rmbk
VPERMDZ256rmbk
VPTESTMDZ256rmbk
VPANDNDZ256rmbk
VCVTDQ2PDZ256rmbk
VCVTUDQ2PDZ256rmbk
VCVTQQ2PDZ256rmbk
VCVTUQQ2PDZ256rmbk
VCVTPS2PDZ256rmbk
VSUBPDZ256rmbk
VMINCPDZ256rmbk
VMAXCPDZ256rmbk
VADDPDZ256rmbk
VANDPDZ256rmbk
VSCALEFPDZ256rmbk
VUNPCKHPDZ256rmbk
VPERMILPDZ256rmbk
VUNPCKLPDZ256rmbk
VMULPDZ256rmbk
VBLENDMPDZ256rmbk
VPERMPDZ256rmbk
VANDNPDZ256rmbk
VMINPDZ256rmbk
VORPDZ256rmbk
VXORPDZ256rmbk
VFPCLASSPDZ256rmbk
VDIVPDZ256rmbk
VMAXPDZ256rmbk
VPCMPEQDZ256rmbk
VPORDZ256rmbk
VPXORDZ256rmbk
VPABSDZ256rmbk
VPMINSDZ256rmbk
VPMAXSDZ256rmbk
VPCONFLICTDZ256rmbk
VPCMPGTDZ256rmbk
VPLZCNTDZ256rmbk
VPMINUDZ256rmbk
VPMAXUDZ256rmbk
VPSRAVDZ256rmbk
VPSLLVDZ256rmbk
VPROLVDZ256rmbk
VPSRLVDZ256rmbk
VPRORVDZ256rmbk
VPSUBQZ256rmbk
VCVTTPD2DQZ256rmbk
VCVTPD2DQZ256rmbk
VCVTTPS2DQZ256rmbk
VCVTPS2DQZ256rmbk
VPADDQZ256rmbk
VPUNPCKHDQZ256rmbk
VPUNPCKLDQZ256rmbk
VPMULDQZ256rmbk
VPANDQZ256rmbk
VPUNPCKHQDQZ256rmbk
VPUNPCKLQDQZ256rmbk
VCVTTPD2UDQZ256rmbk
VCVTPD2UDQZ256rmbk
VCVTTPS2UDQZ256rmbk
VCVTPS2UDQZ256rmbk
VPMULUDQZ256rmbk
VPMULLQZ256rmbk
VPBLENDMQZ256rmbk
VPTESTNMQZ256rmbk
VPERMQZ256rmbk
VPTESTMQZ256rmbk
VPANDNQZ256rmbk
VCVTTPD2QQZ256rmbk
VCVTPD2QQZ256rmbk
VCVTTPS2QQZ256rmbk
VCVTPS2QQZ256rmbk
VPCMPEQQZ256rmbk
VCVTTPD2UQQZ256rmbk
VCVTPD2UQQZ256rmbk
VCVTTPS2UQQZ256rmbk
VCVTPS2UQQZ256rmbk
VPORQZ256rmbk
VPXORQZ256rmbk
VPABSQZ256rmbk
VPMINSQZ256rmbk
VPMAXSQZ256rmbk
VPCONFLICTQZ256rmbk
VPCMPGTQZ256rmbk
VPLZCNTQZ256rmbk
VPMINUQZ256rmbk
VPMAXUQZ256rmbk
VPSRAVQZ256rmbk
VPSLLVQZ256rmbk
VPROLVQZ256rmbk
VPSRLVQZ256rmbk
VPRORVQZ256rmbk
VCVTPD2PSZ256rmbk
VCVTDQ2PSZ256rmbk
VCVTUDQ2PSZ256rmbk
VCVTQQ2PSZ256rmbk
VCVTUQQ2PSZ256rmbk
VSUBPSZ256rmbk
VMINCPSZ256rmbk
VMAXCPSZ256rmbk
VADDPSZ256rmbk
VANDPSZ256rmbk
VSCALEFPSZ256rmbk
VUNPCKHPSZ256rmbk
VPERMILPSZ256rmbk
VUNPCKLPSZ256rmbk
VMULPSZ256rmbk
VBLENDMPSZ256rmbk
VPERMPSZ256rmbk
VANDNPSZ256rmbk
VMINPSZ256rmbk
VORPSZ256rmbk
VXORPSZ256rmbk
VFPCLASSPSZ256rmbk
VDIVPSZ256rmbk
VMAXPSZ256rmbk
VPACKSSDWZ256rmbk
VPACKUSDWZ256rmbk
VPERMI2D128rmbk
VPERMT2D128rmbk
VPERMI2PD128rmbk
VPERMT2PD128rmbk
VPERMI2Q128rmbk
VPERMT2Q128rmbk
VPERMI2PS128rmbk
VPERMT2PS128rmbk
VPMULTISHIFTQBZ128rmbk
VPSUBDZ128rmbk
VPADDDZ128rmbk
VPANDDZ128rmbk
VPMULLDZ128rmbk
VPBLENDMDZ128rmbk
VPTESTNMDZ128rmbk
VPTESTMDZ128rmbk
VPANDNDZ128rmbk
VCVTDQ2PDZ128rmbk
VCVTUDQ2PDZ128rmbk
VCVTQQ2PDZ128rmbk
VCVTUQQ2PDZ128rmbk
VCVTPS2PDZ128rmbk
VSUBPDZ128rmbk
VMINCPDZ128rmbk
VMAXCPDZ128rmbk
VADDPDZ128rmbk
VANDPDZ128rmbk
VSCALEFPDZ128rmbk
VUNPCKHPDZ128rmbk
VPERMILPDZ128rmbk
VUNPCKLPDZ128rmbk
VMULPDZ128rmbk
VBLENDMPDZ128rmbk
VANDNPDZ128rmbk
VMINPDZ128rmbk
VORPDZ128rmbk
VXORPDZ128rmbk
VFPCLASSPDZ128rmbk
VDIVPDZ128rmbk
VMAXPDZ128rmbk
VPCMPEQDZ128rmbk
VPORDZ128rmbk
VPXORDZ128rmbk
VPABSDZ128rmbk
VPMINSDZ128rmbk
VPMAXSDZ128rmbk
VPCONFLICTDZ128rmbk
VPCMPGTDZ128rmbk
VPLZCNTDZ128rmbk
VPMINUDZ128rmbk
VPMAXUDZ128rmbk
VPSRAVDZ128rmbk
VPSLLVDZ128rmbk
VPROLVDZ128rmbk
VPSRLVDZ128rmbk
VPRORVDZ128rmbk
VPSUBQZ128rmbk
VCVTTPD2DQZ128rmbk
VCVTPD2DQZ128rmbk
VCVTTPS2DQZ128rmbk
VCVTPS2DQZ128rmbk
VPADDQZ128rmbk
VPUNPCKHDQZ128rmbk
VPUNPCKLDQZ128rmbk
VPMULDQZ128rmbk
VPANDQZ128rmbk
VPUNPCKHQDQZ128rmbk
VPUNPCKLQDQZ128rmbk
VCVTTPD2UDQZ128rmbk
VCVTPD2UDQZ128rmbk
VCVTTPS2UDQZ128rmbk
VCVTPS2UDQZ128rmbk
VPMULUDQZ128rmbk
VPMULLQZ128rmbk
VPBLENDMQZ128rmbk
VPTESTNMQZ128rmbk
VPTESTMQZ128rmbk
VPANDNQZ128rmbk
VCVTTPD2QQZ128rmbk
VCVTPD2QQZ128rmbk
VCVTTPS2QQZ128rmbk
VCVTPS2QQZ128rmbk
VPCMPEQQZ128rmbk
VCVTTPD2UQQZ128rmbk
VCVTPD2UQQZ128rmbk
VCVTTPS2UQQZ128rmbk
VCVTPS2UQQZ128rmbk
VPORQZ128rmbk
VPXORQZ128rmbk
VPABSQZ128rmbk
VPMINSQZ128rmbk
VPMAXSQZ128rmbk
VPCONFLICTQZ128rmbk
VPCMPGTQZ128rmbk
VPLZCNTQZ128rmbk
VPMINUQZ128rmbk
VPMAXUQZ128rmbk
VPSRAVQZ128rmbk
VPSLLVQZ128rmbk
VPROLVQZ128rmbk
VPSRLVQZ128rmbk
VPRORVQZ128rmbk
VCVTPD2PSZ128rmbk
VCVTDQ2PSZ128rmbk
VCVTUDQ2PSZ128rmbk
VCVTQQ2PSZ128rmbk
VCVTUQQ2PSZ128rmbk
VSUBPSZ128rmbk
VMINCPSZ128rmbk
VMAXCPSZ128rmbk
VADDPSZ128rmbk
VANDPSZ128rmbk
VSCALEFPSZ128rmbk
VUNPCKHPSZ128rmbk
VPERMILPSZ128rmbk
VUNPCKLPSZ128rmbk
VMULPSZ128rmbk
VBLENDMPSZ128rmbk
VANDNPSZ128rmbk
VMINPSZ128rmbk
VORPSZ128rmbk
VXORPSZ128rmbk
VFPCLASSPSZ128rmbk
VDIVPSZ128rmbk
VMAXPSZ128rmbk
VPACKSSDWZ128rmbk
VPACKUSDWZ128rmbk
VPERMI2Drmbk
VPERMT2Drmbk
VPERMI2PDrmbk
VPERMT2PDrmbk
VPERMI2Qrmbk
VPERMT2Qrmbk
VPERMI2PSrmbk
VPERMT2PSrmbk
VPMULTISHIFTQBZrmbk
VPSUBDZrmbk
VPADDDZrmbk
VPANDDZrmbk
VPMULLDZrmbk
VPBLENDMDZrmbk
VPTESTNMDZrmbk
VPERMDZrmbk
VPTESTMDZrmbk
VPANDNDZrmbk
VCVTDQ2PDZrmbk
VCVTUDQ2PDZrmbk
VCVTQQ2PDZrmbk
VCVTUQQ2PDZrmbk
VCVTPS2PDZrmbk
VSUBPDZrmbk
VMINCPDZrmbk
VMAXCPDZrmbk
VADDPDZrmbk
VANDPDZrmbk
VSCALEFPDZrmbk
VUNPCKHPDZrmbk
VPERMILPDZrmbk
VUNPCKLPDZrmbk
VMULPDZrmbk
VBLENDMPDZrmbk
VPERMPDZrmbk
VANDNPDZrmbk
VMINPDZrmbk
VORPDZrmbk
VXORPDZrmbk
VFPCLASSPDZrmbk
VDIVPDZrmbk
VMAXPDZrmbk
VPCMPEQDZrmbk
VPORDZrmbk
VPXORDZrmbk
VPABSDZrmbk
VPMINSDZrmbk
VPMAXSDZrmbk
VPCONFLICTDZrmbk
VPCMPGTDZrmbk
VPLZCNTDZrmbk
VPMINUDZrmbk
VPMAXUDZrmbk
VPSRAVDZrmbk
VPSLLVDZrmbk
VPROLVDZrmbk
VPSRLVDZrmbk
VPRORVDZrmbk
VPSUBQZrmbk
VCVTTPD2DQZrmbk
VCVTPD2DQZrmbk
VCVTTPS2DQZrmbk
VCVTPS2DQZrmbk
VPADDQZrmbk
VPUNPCKHDQZrmbk
VPUNPCKLDQZrmbk
VPMULDQZrmbk
VPANDQZrmbk
VPUNPCKHQDQZrmbk
VPUNPCKLQDQZrmbk
VCVTTPD2UDQZrmbk
VCVTPD2UDQZrmbk
VCVTTPS2UDQZrmbk
VCVTPS2UDQZrmbk
VPMULUDQZrmbk
VPMULLQZrmbk
VPBLENDMQZrmbk
VPTESTNMQZrmbk
VPERMQZrmbk
VPTESTMQZrmbk
VPANDNQZrmbk
VCVTTPD2QQZrmbk
VCVTPD2QQZrmbk
VCVTTPS2QQZrmbk
VCVTPS2QQZrmbk
VPCMPEQQZrmbk
VCVTTPD2UQQZrmbk
VCVTPD2UQQZrmbk
VCVTTPS2UQQZrmbk
VCVTPS2UQQZrmbk
VPORQZrmbk
VPXORQZrmbk
VPABSQZrmbk
VPMINSQZrmbk
VPMAXSQZrmbk
VPCONFLICTQZrmbk
VPCMPGTQZrmbk
VPLZCNTQZrmbk
VPMINUQZrmbk
VPMAXUQZrmbk
VPSRAVQZrmbk
VPSLLVQZrmbk
VPROLVQZrmbk
VPSRLVQZrmbk
VPRORVQZrmbk
VCVTPD2PSZrmbk
VCVTDQ2PSZrmbk
VCVTUDQ2PSZrmbk
VCVTQQ2PSZrmbk
VCVTUQQ2PSZrmbk
VSUBPSZrmbk
VMINCPSZrmbk
VMAXCPSZrmbk
VADDPSZrmbk
VANDPSZrmbk
VSCALEFPSZrmbk
VUNPCKHPSZrmbk
VPERMILPSZrmbk
VUNPCKLPSZrmbk
VMULPSZrmbk
VBLENDMPSZrmbk
VPERMPSZrmbk
VANDNPSZrmbk
VMINPSZrmbk
VORPSZrmbk
VXORPSZrmbk
VFPCLASSPSZrmbk
VDIVPSZrmbk
VMAXPSZrmbk
VPACKSSDWZrmbk
VPACKUSDWZrmbk
VEXP2PDrbk
VRCP28PDrbk
VRSQRT28PDrbk
VGETEXPPDrbk
VRCP28SDrbk
VRSQRT28SDrbk
VRNDSCALESDrbk
VGETEXPSDrbk
VEXP2PSrbk
VRCP28PSrbk
VRSQRT28PSrbk
VGETEXPPSrbk
VRCP28SSrbk
VRSQRT28SSrbk
VRNDSCALESSrbk
VGETEXPSSrbk
VFMADDSUB231PDZrbk
VFMSUB231PDZrbk
VFNMSUB231PDZrbk
VFMSUBADD231PDZrbk
VFMADD231PDZrbk
VFNMADD231PDZrbk
VFMADDSUB132PDZrbk
VFMSUB132PDZrbk
VFNMSUB132PDZrbk
VFMSUBADD132PDZrbk
VFMADD132PDZrbk
VFNMADD132PDZrbk
VFMADDSUB213PDZrbk
VFMSUB213PDZrbk
VFNMSUB213PDZrbk
VFMSUBADD213PDZrbk
VFMADD213PDZrbk
VFNMADD213PDZrbk
VSUBPDZrbk
VADDPDZrbk
VSCALEFPDZrbk
VMULPDZrbk
VMINPDZrbk
VSQRTPDZrbk
VDIVPDZrbk
VMAXPDZrbk
VCVTPS2PHZrbk
VFMADDSUB231PSZrbk
VFMSUB231PSZrbk
VFNMSUB231PSZrbk
VFMSUBADD231PSZrbk
VFMADD231PSZrbk
VFNMADD231PSZrbk
VFMADDSUB132PSZrbk
VFMSUB132PSZrbk
VFNMSUB132PSZrbk
VFMSUBADD132PSZrbk
VFMADD132PSZrbk
VFNMADD132PSZrbk
VCVTPH2PSZrbk
VFMADDSUB213PSZrbk
VFMSUB213PSZrbk
VFNMSUB213PSZrbk
VFMSUBADD213PSZrbk
VFMADD213PSZrbk
VFNMADD213PSZrbk
VSUBPSZrbk
VADDPSZrbk
VSCALEFPSZrbk
VMULPSZrbk
VMINPSZrbk
VSQRTPSZrbk
VDIVPSZrbk
VMAXPSZrbk
VSCALEFSDZ128rrbk
VSCALEFSSZ128rrbk
VCVTQQ2PDZrrbk
VCVTUQQ2PDZrrbk
VCVTPS2PDZrrbk
VCVTSS2SDZrrbk
VSUBSDZrrbk
VADDSDZrrbk
VMULSDZrrbk
VMINSDZrrbk
VDIVSDZrrbk
VMAXSDZrrbk
VCVTTPD2DQZrrbk
VCVTPD2DQZrrbk
VCVTTPS2DQZrrbk
VCVTPS2DQZrrbk
VCVTTPD2UDQZrrbk
VCVTPD2UDQZrrbk
VCVTTPS2UDQZrrbk
VCVTPS2UDQZrrbk
VCVTTPD2QQZrrbk
VCVTPD2QQZrrbk
VCVTTPS2QQZrrbk
VCVTPS2QQZrrbk
VCVTTPD2UQQZrrbk
VCVTPD2UQQZrrbk
VCVTTPS2UQQZrrbk
VCVTPS2UQQZrrbk
VCVTPD2PSZrrbk
VCVTDQ2PSZrrbk
VCVTUDQ2PSZrrbk
VCVTQQ2PSZrrbk
VCVTUQQ2PSZrrbk
VCVTSD2SSZrrbk
VSUBSSZrrbk
VADDSSZrrbk
VMULSSZrrbk
VMINSSZrrbk
VDIVSSZrrbk
VMAXSSZrrbk
VPSRADZ256mbik
VPSHUFDZ256mbik
VPSLLDZ256mbik
VPROLDZ256mbik
VPSRLDZ256mbik
VPERMILPDZ256mbik
VPERMPDZ256mbik
VPRORDZ256mbik
VPSRAQZ256mbik
VPSLLQZ256mbik
VPROLQZ256mbik
VPSRLQZ256mbik
VPERMQZ256mbik
VPRORQZ256mbik
VPERMILPSZ256mbik
VPSRADZ128mbik
VPSHUFDZ128mbik
VPSLLDZ128mbik
VPROLDZ128mbik
VPSRLDZ128mbik
VPERMILPDZ128mbik
VPRORDZ128mbik
VPSRAQZ128mbik
VPSLLQZ128mbik
VPROLQZ128mbik
VPSRLQZ128mbik
VPRORQZ128mbik
VPERMILPSZ128mbik
VPSRADZmbik
VPSHUFDZmbik
VPSLLDZmbik
VPROLDZmbik
VPSRLDZmbik
VPERMILPDZmbik
VPERMPDZmbik
VPRORDZmbik
VPSRAQZmbik
VPSLLQZmbik
VPROLQZmbik
VPSRLQZmbik
VPERMQZmbik
VPRORQZmbik
VPERMILPSZmbik
VSHUFF64X2Z256rmbik
VSHUFI64X2Z256rmbik
VSHUFF32X4Z256rmbik
VSHUFI32X4Z256rmbik
VPTERNLOGDZ256rmbik
VALIGNDZ256rmbik
VREDUCEPDZ256rmbik
VRANGEPDZ256rmbik
VRNDSCALEPDZ256rmbik
VSHUFPDZ256rmbik
VFIXUPIMMPDZ256rmbik
VCMPPDZ256rmbik
VGETMANTPDZ256rmbik
VPTERNLOGQZ256rmbik
VALIGNQZ256rmbik
VREDUCEPSZ256rmbik
VRANGEPSZ256rmbik
VRNDSCALEPSZ256rmbik
VSHUFPSZ256rmbik
VFIXUPIMMPSZ256rmbik
VCMPPSZ256rmbik
VGETMANTPSZ256rmbik
VPTERNLOGDZ128rmbik
VALIGNDZ128rmbik
VREDUCEPDZ128rmbik
VRANGEPDZ128rmbik
VRNDSCALEPDZ128rmbik
VSHUFPDZ128rmbik
VFIXUPIMMPDZ128rmbik
VCMPPDZ128rmbik
VGETMANTPDZ128rmbik
VPTERNLOGQZ128rmbik
VALIGNQZ128rmbik
VREDUCEPSZ128rmbik
VRANGEPSZ128rmbik
VRNDSCALEPSZ128rmbik
VSHUFPSZ128rmbik
VFIXUPIMMPSZ128rmbik
VCMPPSZ128rmbik
VGETMANTPSZ128rmbik
VSHUFF64X2Zrmbik
VSHUFI64X2Zrmbik
VSHUFF32X4Zrmbik
VSHUFI32X4Zrmbik
VPTERNLOGDZrmbik
VALIGNDZrmbik
VREDUCEPDZrmbik
VRANGEPDZrmbik
VRNDSCALEPDZrmbik
VSHUFPDZrmbik
VFIXUPIMMPDZrmbik
VCMPPDZrmbik
VGETMANTPDZrmbik
VPTERNLOGQZrmbik
VALIGNQZrmbik
VREDUCEPSZrmbik
VRANGEPSZrmbik
VRNDSCALEPSZrmbik
VSHUFPSZrmbik
VFIXUPIMMPSZrmbik
VCMPPSZrmbik
VGETMANTPSZrmbik
VPSRADZ256mik
VPSHUFDZ256mik
VPSLLDZ256mik
VPROLDZ256mik
VPSRLDZ256mik
VPERMILPDZ256mik
VPERMPDZ256mik
VPRORDZ256mik
VPSRAQZ256mik
VPSLLQZ256mik
VPROLQZ256mik
VPSRLQZ256mik
VPERMQZ256mik
VPRORQZ256mik
VPERMILPSZ256mik
VPSRAWZ256mik
VPSHUFHWZ256mik
VPSHUFLWZ256mik
VPSLLWZ256mik
VPSRLWZ256mik
VPSRADZ128mik
VPSHUFDZ128mik
VPSLLDZ128mik
VPROLDZ128mik
VPSRLDZ128mik
VPERMILPDZ128mik
VPRORDZ128mik
VPSRAQZ128mik
VPSLLQZ128mik
VPROLQZ128mik
VPSRLQZ128mik
VPRORQZ128mik
VPERMILPSZ128mik
VPSRAWZ128mik
VPSHUFHWZ128mik
VPSHUFLWZ128mik
VPSLLWZ128mik
VPSRLWZ128mik
VPSRADZmik
VPSHUFDZmik
VPSLLDZmik
VPROLDZmik
VPSRLDZmik
VPERMILPDZmik
VPERMPDZmik
VPRORDZmik
VPSRAQZmik
VPSLLQZmik
VPROLQZmik
VPSRLQZmik
VPERMQZmik
VPRORQZmik
VPERMILPSZmik
VPSRAWZmik
VPSHUFHWZmik
VPSHUFLWZmik
VPSLLWZmik
VPSRLWZmik
VSHUFF64X2Z256rmik
VSHUFI64X2Z256rmik
VSHUFF32X4Z256rmik
VSHUFI32X4Z256rmik
VPCMPBZ256rmik
VPCMPUBZ256rmik
VPTERNLOGDZ256rmik
VALIGNDZ256rmik
VREDUCEPDZ256rmik
VRANGEPDZ256rmik
VRNDSCALEPDZ256rmik
VSHUFPDZ256rmik
VPCMPDZ256rmik
VFIXUPIMMPDZ256rmik
VCMPPDZ256rmik
VGETMANTPDZ256rmik
VPCMPUDZ256rmik
VPTERNLOGQZ256rmik
VALIGNQZ256rmik
VPCMPQZ256rmik
VPCMPUQZ256rmik
VPALIGNRZ256rmik
VREDUCEPSZ256rmik
VRANGEPSZ256rmik
VRNDSCALEPSZ256rmik
VSHUFPSZ256rmik
VFIXUPIMMPSZ256rmik
VCMPPSZ256rmik
VGETMANTPSZ256rmik
VDBPSADBWZ256rmik
VPCMPWZ256rmik
VPCMPUWZ256rmik
VPCMPBZ128rmik
VPCMPUBZ128rmik
VPTERNLOGDZ128rmik
VALIGNDZ128rmik
VREDUCEPDZ128rmik
VRANGEPDZ128rmik
VRNDSCALEPDZ128rmik
VSHUFPDZ128rmik
VPCMPDZ128rmik
VFIXUPIMMPDZ128rmik
VCMPPDZ128rmik
VGETMANTPDZ128rmik
VREDUCESDZ128rmik
VRANGESDZ128rmik
VGETMANTSDZ128rmik
VPCMPUDZ128rmik
VPTERNLOGQZ128rmik
VALIGNQZ128rmik
VPCMPQZ128rmik
VPCMPUQZ128rmik
VPALIGNRZ128rmik
VREDUCEPSZ128rmik
VRANGEPSZ128rmik
VRNDSCALEPSZ128rmik
VSHUFPSZ128rmik
VFIXUPIMMPSZ128rmik
VCMPPSZ128rmik
VGETMANTPSZ128rmik
VREDUCESSZ128rmik
VRANGESSZ128rmik
VGETMANTSSZ128rmik
VDBPSADBWZ128rmik
VPCMPWZ128rmik
VPCMPUWZ128rmik
VFIXUPIMMSDrmik
VFIXUPIMMSSrmik
VSHUFF64X2Zrmik
VSHUFI64X2Zrmik
VSHUFF32X4Zrmik
VSHUFI32X4Zrmik
VPCMPBZrmik
VPCMPUBZrmik
VPTERNLOGDZrmik
VALIGNDZrmik
VREDUCEPDZrmik
VRANGEPDZrmik
VRNDSCALEPDZrmik
VSHUFPDZrmik
VPCMPDZrmik
VFIXUPIMMPDZrmik
VCMPPDZrmik
VGETMANTPDZrmik
VPCMPUDZrmik
VPTERNLOGQZrmik
VALIGNQZrmik
VPCMPQZrmik
VPCMPUQZrmik
VPALIGNRZrmik
VREDUCEPSZrmik
VRANGEPSZrmik
VRNDSCALEPSZrmik
VSHUFPSZrmik
VFIXUPIMMPSZrmik
VCMPPSZrmik
VGETMANTPSZrmik
VDBPSADBWZrmik
VPCMPWZrmik
VPCMPUWZrmik
VPSRADZ256rik
VPSHUFDZ256rik
VPSLLDZ256rik
VPROLDZ256rik
VPSRLDZ256rik
VPERMILPDZ256rik
VPERMPDZ256rik
VPRORDZ256rik
VPSRAQZ256rik
VPSLLQZ256rik
VPROLQZ256rik
VPSRLQZ256rik
VPERMQZ256rik
VPRORQZ256rik
VPERMILPSZ256rik
VPSRAWZ256rik
VPSHUFHWZ256rik
VPSHUFLWZ256rik
VPSLLWZ256rik
VPSRLWZ256rik
VPSRADZ128rik
VPSHUFDZ128rik
VPSLLDZ128rik
VPROLDZ128rik
VPSRLDZ128rik
VPERMILPDZ128rik
VPRORDZ128rik
VPSRAQZ128rik
VPSLLQZ128rik
VPROLQZ128rik
VPSRLQZ128rik
VPRORQZ128rik
VPERMILPSZ128rik
VPSRAWZ128rik
VPSHUFHWZ128rik
VPSHUFLWZ128rik
VPSLLWZ128rik
VPSRLWZ128rik
VPSRADZrik
VPSHUFDZrik
VPSLLDZrik
VPROLDZrik
VPSRLDZrik
VPERMILPDZrik
VPERMPDZrik
VPRORDZrik
VPSRAQZrik
VPSLLQZrik
VPROLQZrik
VPSRLQZrik
VPERMQZrik
VPRORQZrik
VPERMILPSZrik
VPSRAWZrik
VPSHUFHWZrik
VPSHUFLWZrik
VPSLLWZrik
VPSRLWZrik
VSHUFF64X2Z256rrik
VSHUFI64X2Z256rrik
VSHUFF32X4Z256rrik
VSHUFI32X4Z256rrik
VPCMPBZ256rrik
VPCMPUBZ256rrik
VPTERNLOGDZ256rrik
VALIGNDZ256rrik
VREDUCEPDZ256rrik
VRANGEPDZ256rrik
VRNDSCALEPDZ256rrik
VSHUFPDZ256rrik
VPCMPDZ256rrik
VFIXUPIMMPDZ256rrik
VCMPPDZ256rrik
VGETMANTPDZ256rrik
VPCMPUDZ256rrik
VPTERNLOGQZ256rrik
VALIGNQZ256rrik
VPCMPQZ256rrik
VPCMPUQZ256rrik
VPALIGNRZ256rrik
VREDUCEPSZ256rrik
VRANGEPSZ256rrik
VRNDSCALEPSZ256rrik
VSHUFPSZ256rrik
VFIXUPIMMPSZ256rrik
VCMPPSZ256rrik
VGETMANTPSZ256rrik
VDBPSADBWZ256rrik
VPCMPWZ256rrik
VPCMPUWZ256rrik
VPCMPBZ128rrik
VPCMPUBZ128rrik
VPTERNLOGDZ128rrik
VALIGNDZ128rrik
VREDUCEPDZ128rrik
VRANGEPDZ128rrik
VRNDSCALEPDZ128rrik
VSHUFPDZ128rrik
VPCMPDZ128rrik
VFIXUPIMMPDZ128rrik
VCMPPDZ128rrik
VGETMANTPDZ128rrik
VREDUCESDZ128rrik
VRANGESDZ128rrik
VGETMANTSDZ128rrik
VPCMPUDZ128rrik
VPTERNLOGQZ128rrik
VALIGNQZ128rrik
VPCMPQZ128rrik
VPCMPUQZ128rrik
VPALIGNRZ128rrik
VREDUCEPSZ128rrik
VRANGEPSZ128rrik
VRNDSCALEPSZ128rrik
VSHUFPSZ128rrik
VFIXUPIMMPSZ128rrik
VCMPPSZ128rrik
VGETMANTPSZ128rrik
VREDUCESSZ128rrik
VRANGESSZ128rrik
VGETMANTSSZ128rrik
VDBPSADBWZ128rrik
VPCMPWZ128rrik
VPCMPUWZ128rrik
VFIXUPIMMSDrrik
VFIXUPIMMSSrrik
VSHUFF64X2Zrrik
VSHUFI64X2Zrrik
VSHUFF32X4Zrrik
VSHUFI32X4Zrrik
VPCMPBZrrik
VPCMPUBZrrik
VPTERNLOGDZrrik
VALIGNDZrrik
VREDUCEPDZrrik
VRANGEPDZrrik
VRNDSCALEPDZrrik
VSHUFPDZrrik
VPCMPDZrrik
VFIXUPIMMPDZrrik
VCMPPDZrrik
VGETMANTPDZrrik
VPCMPUDZrrik
VPTERNLOGQZrrik
VALIGNQZrrik
VPCMPQZrrik
VPCMPUQZrrik
VPALIGNRZrrik
VREDUCEPSZrrik
VRANGEPSZrrik
VRNDSCALEPSZrrik
VSHUFPSZrrik
VFIXUPIMMPSZrrik
VCMPPSZrrik
VGETMANTPSZrrik
VDBPSADBWZrrik
VPCMPWZrrik
VPCMPUWZrrik
KMOVBkk
KMOVDkk
KMOVQkk
KMOVWkk
VBROADCASTF32X2Z256mk
VBROADCASTI32X2Z256mk
VPBROADCASTBZ256mk
VFMADDSUB231PDZ256mk
VFMSUB231PDZ256mk
VFNMSUB231PDZ256mk
VFMSUBADD231PDZ256mk
VFMADD231PDZ256mk
VFNMADD231PDZ256mk
VFMADDSUB132PDZ256mk
VFMSUB132PDZ256mk
VFNMSUB132PDZ256mk
VFMSUBADD132PDZ256mk
VFMADD132PDZ256mk
VFNMADD132PDZ256mk
VFMADDSUB213PDZ256mk
VFMSUB213PDZ256mk
VFNMSUB213PDZ256mk
VFMSUBADD213PDZ256mk
VFMADD213PDZ256mk
VFNMADD213PDZ256mk
VRCP14PDZ256mk
VRSQRT14PDZ256mk
VGETEXPPDZ256mk
VSQRTPDZ256mk
VBROADCASTSDZ256mk
VPBROADCASTDZ256mk
VPBROADCASTQZ256mk
VPMADD52HUQZ256mk
VPMADD52LUQZ256mk
VFMADDSUB231PSZ256mk
VFMSUB231PSZ256mk
VFNMSUB231PSZ256mk
VFMSUBADD231PSZ256mk
VFMADD231PSZ256mk
VFNMADD231PSZ256mk
VFMADDSUB132PSZ256mk
VFMSUB132PSZ256mk
VFNMSUB132PSZ256mk
VFMSUBADD132PSZ256mk
VFMADD132PSZ256mk
VFNMADD132PSZ256mk
VFMADDSUB213PSZ256mk
VFMSUB213PSZ256mk
VFNMSUB213PSZ256mk
VFMSUBADD213PSZ256mk
VFMADD213PSZ256mk
VFNMADD213PSZ256mk
VRCP14PSZ256mk
VRSQRT14PSZ256mk
VGETEXPPSZ256mk
VSQRTPSZ256mk
VBROADCASTSSZ256mk
VPBROADCASTWZ256mk
VBROADCASTI32X2Z128mk
VPBROADCASTBZ128mk
VFMADDSUB231PDZ128mk
VFMSUB231PDZ128mk
VFNMSUB231PDZ128mk
VFMSUBADD231PDZ128mk
VFMADD231PDZ128mk
VFNMADD231PDZ128mk
VFMADDSUB132PDZ128mk
VFMSUB132PDZ128mk
VFNMSUB132PDZ128mk
VFMSUBADD132PDZ128mk
VFMADD132PDZ128mk
VFNMADD132PDZ128mk
VFMADDSUB213PDZ128mk
VFMSUB213PDZ128mk
VFNMSUB213PDZ128mk
VFMSUBADD213PDZ128mk
VFMADD213PDZ128mk
VFNMADD213PDZ128mk
VRCP14PDZ128mk
VRSQRT14PDZ128mk
VGETEXPPDZ128mk
VSQRTPDZ128mk
VPBROADCASTDZ128mk
VPBROADCASTQZ128mk
VPMADD52HUQZ128mk
VPMADD52LUQZ128mk
VFMADDSUB231PSZ128mk
VFMSUB231PSZ128mk
VFNMSUB231PSZ128mk
VFMSUBADD231PSZ128mk
VFMADD231PSZ128mk
VFNMADD231PSZ128mk
VFMADDSUB132PSZ128mk
VFMSUB132PSZ128mk
VFNMSUB132PSZ128mk
VFMSUBADD132PSZ128mk
VFMADD132PSZ128mk
VFNMADD132PSZ128mk
VFMADDSUB213PSZ128mk
VFMSUB213PSZ128mk
VFNMSUB213PSZ128mk
VFMSUBADD213PSZ128mk
VFMADD213PSZ128mk
VFNMADD213PSZ128mk
VRCP14PSZ128mk
VRSQRT14PSZ128mk
VGETEXPPSZ128mk
VSQRTPSZ128mk
VBROADCASTSSZ128mk
VPBROADCASTWZ128mk
KMOVBmk
VEXP2PDmk
VRCP28PDmk
VRSQRT28PDmk
VGETEXPPDmk
VRCP28SDmk
VRSQRT28SDmk
VRNDSCALESDmk
VGETEXPSDmk
KMOVDmk
KMOVQmk
VEXP2PSmk
VRCP28PSmk
VRSQRT28PSmk
VGETEXPPSmk
VRCP28SSmk
VRSQRT28SSmk
VRNDSCALESSmk
VGETEXPSSmk
KMOVWmk
VBROADCASTF32X2Zmk
VBROADCASTI32X2Zmk
VPBROADCASTBZmk
VFMADDSUB231PDZmk
VFMSUB231PDZmk
VFNMSUB231PDZmk
VFMSUBADD231PDZmk
VFMADD231PDZmk
VFNMADD231PDZmk
VFMADDSUB132PDZmk
VFMSUB132PDZmk
VFNMSUB132PDZmk
VFMSUBADD132PDZmk
VFMADD132PDZmk
VFNMADD132PDZmk
VFMADDSUB213PDZmk
VFMSUB213PDZmk
VFNMSUB213PDZmk
VFMSUBADD213PDZmk
VFMADD213PDZmk
VFNMADD213PDZmk
VRCP14PDZmk
VRSQRT14PDZmk
VSQRTPDZmk
VBROADCASTSDZmk
VPBROADCASTDZmk
VPBROADCASTQZmk
VPMADD52HUQZmk
VPMADD52LUQZmk
VFMADDSUB231PSZmk
VFMSUB231PSZmk
VFNMSUB231PSZmk
VFMSUBADD231PSZmk
VFMADD231PSZmk
VFNMADD231PSZmk
VFMADDSUB132PSZmk
VFMSUB132PSZmk
VFNMSUB132PSZmk
VFMSUBADD132PSZmk
VFMADD132PSZmk
VFNMADD132PSZmk
VFMADDSUB213PSZmk
VFMSUB213PSZmk
VFNMSUB213PSZmk
VFMSUBADD213PSZmk
VFMADD213PSZmk
VFNMADD213PSZmk
VRCP14PSZmk
VRSQRT14PSZmk
VSQRTPSZmk
VBROADCASTSSZmk
VPBROADCASTWZmk
VBROADCASTF64X2rmk
VBROADCASTI64X2rmk
VBROADCASTF32X4rmk
VBROADCASTI32X4rmk
VBROADCASTF64X4rmk
VBROADCASTI64X4rmk
VPERMI2B256rmk
VPERMT2B256rmk
VPERMI2D256rmk
VPERMT2D256rmk
VPERMI2PD256rmk
VPERMT2PD256rmk
VPERMI2Q256rmk
VPERMT2Q256rmk
VPERMI2PS256rmk
VPERMT2PS256rmk
VPERMI2W256rmk
VPERMT2W256rmk
VMOVDQA32Z256rmk
VMOVDQU32Z256rmk
VINSERTF64x2Z256rmk
VINSERTI64x2Z256rmk
VMOVDQA64Z256rmk
VMOVDQU64Z256rmk
VBROADCASTF32X4Z256rmk
VBROADCASTI32X4Z256rmk
VINSERTF32x4Z256rmk
VINSERTI32x4Z256rmk
VMOVDQU16Z256rmk
VMOVDQU8Z256rmk
VPSUBBZ256rmk
VPADDBZ256rmk
VPSHUFBZ256rmk
VPAVGBZ256rmk
VPBLENDMBZ256rmk
VPTESTNMBZ256rmk
VPERMBZ256rmk
VPTESTMBZ256rmk
VPCMPEQBZ256rmk
VPMULTISHIFTQBZ256rmk
VPABSBZ256rmk
VPSUBSBZ256rmk
VPADDSBZ256rmk
VPMINSBZ256rmk
VPSUBUSBZ256rmk
VPADDUSBZ256rmk
VPMAXSBZ256rmk
VPCMPGTBZ256rmk
VPMINUBZ256rmk
VPMAXUBZ256rmk
VPACKSSWBZ256rmk
VPACKUSWBZ256rmk
VPSRADZ256rmk
VPSUBDZ256rmk
VPMOVSXBDZ256rmk
VPMOVZXBDZ256rmk
VPADDDZ256rmk
VPANDDZ256rmk
VPEXPANDDZ256rmk
VPSLLDZ256rmk
VPMULLDZ256rmk
VPSRLDZ256rmk
VPBLENDMDZ256rmk
VPTESTNMDZ256rmk
VPERMDZ256rmk
VPTESTMDZ256rmk
VPANDNDZ256rmk
VCVTDQ2PDZ256rmk
VCVTUDQ2PDZ256rmk
VCVTQQ2PDZ256rmk
VCVTUQQ2PDZ256rmk
VCVTPS2PDZ256rmk
VMOVAPDZ256rmk
VSUBPDZ256rmk
VMINCPDZ256rmk
VMAXCPDZ256rmk
VADDPDZ256rmk
VEXPANDPDZ256rmk
VANDPDZ256rmk
VSCALEFPDZ256rmk
VUNPCKHPDZ256rmk
VPERMILPDZ256rmk
VUNPCKLPDZ256rmk
VMULPDZ256rmk
VBLENDMPDZ256rmk
VPERMPDZ256rmk
VANDNPDZ256rmk
VMINPDZ256rmk
VORPDZ256rmk
VXORPDZ256rmk
VFPCLASSPDZ256rmk
VMOVUPDZ256rmk
VDIVPDZ256rmk
VMAXPDZ256rmk
VPCMPEQDZ256rmk
VPORDZ256rmk
VPXORDZ256rmk
VPABSDZ256rmk
VPMINSDZ256rmk
VPMAXSDZ256rmk
VPCONFLICTDZ256rmk
VPCMPGTDZ256rmk
VPLZCNTDZ256rmk
VPMINUDZ256rmk
VPMAXUDZ256rmk
VPSRAVDZ256rmk
VPSLLVDZ256rmk
VPROLVDZ256rmk
VPSRLVDZ256rmk
VPRORVDZ256rmk
VPMADDWDZ256rmk
VPUNPCKHWDZ256rmk
VPUNPCKLWDZ256rmk
VPMOVSXWDZ256rmk
VPMOVZXWDZ256rmk
VMOVDDUPZ256rmk
VMOVSHDUPZ256rmk
VMOVSLDUPZ256rmk
VPSRAQZ256rmk
VPSUBQZ256rmk
VPMOVSXBQZ256rmk
VPMOVZXBQZ256rmk
VCVTTPD2DQZ256rmk
VCVTPD2DQZ256rmk
VCVTTPS2DQZ256rmk
VCVTPS2DQZ256rmk
VPADDQZ256rmk
VPUNPCKHDQZ256rmk
VPUNPCKLDQZ256rmk
VPMULDQZ256rmk
VPANDQZ256rmk
VPEXPANDQZ256rmk
VPUNPCKHQDQZ256rmk
VPUNPCKLQDQZ256rmk
VCVTTPD2UDQZ256rmk
VCVTPD2UDQZ256rmk
VCVTTPS2UDQZ256rmk
VCVTPS2UDQZ256rmk
VPMULUDQZ256rmk
VPMOVSXDQZ256rmk
VPMOVZXDQZ256rmk
VPSLLQZ256rmk
VPMULLQZ256rmk
VPSRLQZ256rmk
VPBLENDMQZ256rmk
VPTESTNMQZ256rmk
VPERMQZ256rmk
VPTESTMQZ256rmk
VPANDNQZ256rmk
VCVTTPD2QQZ256rmk
VCVTPD2QQZ256rmk
VCVTTPS2QQZ256rmk
VCVTPS2QQZ256rmk
VPCMPEQQZ256rmk
VCVTTPD2UQQZ256rmk
VCVTPD2UQQZ256rmk
VCVTTPS2UQQZ256rmk
VCVTPS2UQQZ256rmk
VPORQZ256rmk
VPXORQZ256rmk
VPABSQZ256rmk
VPMINSQZ256rmk
VPMAXSQZ256rmk
VPCONFLICTQZ256rmk
VPCMPGTQZ256rmk
VPLZCNTQZ256rmk
VPMINUQZ256rmk
VPMAXUQZ256rmk
VPSRAVQZ256rmk
VPSLLVQZ256rmk
VPROLVQZ256rmk
VPSRLVQZ256rmk
VPRORVQZ256rmk
VPMOVSXWQZ256rmk
VPMOVZXWQZ256rmk
VCVTPD2PSZ256rmk
VCVTPH2PSZ256rmk
VCVTDQ2PSZ256rmk
VCVTUDQ2PSZ256rmk
VCVTQQ2PSZ256rmk
VCVTUQQ2PSZ256rmk
VMOVAPSZ256rmk
VSUBPSZ256rmk
VMINCPSZ256rmk
VMAXCPSZ256rmk
VADDPSZ256rmk
VEXPANDPSZ256rmk
VANDPSZ256rmk
VSCALEFPSZ256rmk
VUNPCKHPSZ256rmk
VPERMILPSZ256rmk
VUNPCKLPSZ256rmk
VMULPSZ256rmk
VBLENDMPSZ256rmk
VPERMPSZ256rmk
VANDNPSZ256rmk
VMINPSZ256rmk
VORPSZ256rmk
VXORPSZ256rmk
VFPCLASSPSZ256rmk
VMOVUPSZ256rmk
VDIVPSZ256rmk
VMAXPSZ256rmk
VPSRAWZ256rmk
VPUNPCKHBWZ256rmk
VPUNPCKLBWZ256rmk
VPSUBWZ256rmk
VPMOVSXBWZ256rmk
VPMOVZXBWZ256rmk
VPADDWZ256rmk
VPACKSSDWZ256rmk
VPACKUSDWZ256rmk
VPAVGWZ256rmk
VPMULHWZ256rmk
VPSLLWZ256rmk
VPMULLWZ256rmk
VPSRLWZ256rmk
VPBLENDMWZ256rmk
VPTESTNMWZ256rmk
VPERMWZ256rmk
VPTESTMWZ256rmk
VPCMPEQWZ256rmk
VPABSWZ256rmk
VPMADDUBSWZ256rmk
VPSUBSWZ256rmk
VPADDSWZ256rmk
VPMINSWZ256rmk
VPMULHRSWZ256rmk
VPSUBUSWZ256rmk
VPADDUSWZ256rmk
VPMAXSWZ256rmk
VPCMPGTWZ256rmk
VPMULHUWZ256rmk
VPMINUWZ256rmk
VPMAXUWZ256rmk
VPSRAVWZ256rmk
VPSLLVWZ256rmk
VPSRLVWZ256rmk
VPERMI2B128rmk
VPERMT2B128rmk
VPERMI2D128rmk
VPERMT2D128rmk
VPERMI2PD128rmk
VPERMT2PD128rmk
VPERMI2Q128rmk
VPERMT2Q128rmk
VPERMI2PS128rmk
VPERMT2PS128rmk
VPERMI2W128rmk
VPERMT2W128rmk
VMOVDQA32Z128rmk
VMOVDQU32Z128rmk
VBROADCASTF64X2Z128rmk
VBROADCASTI64X2Z128rmk
VMOVDQA64Z128rmk
VMOVDQU64Z128rmk
VMOVDQU16Z128rmk
VMOVDQU8Z128rmk
VPSUBBZ128rmk
VPADDBZ128rmk
VPSHUFBZ128rmk
VPAVGBZ128rmk
VPBLENDMBZ128rmk
VPTESTNMBZ128rmk
VPERMBZ128rmk
VPTESTMBZ128rmk
VPCMPEQBZ128rmk
VPMULTISHIFTQBZ128rmk
VPABSBZ128rmk
VPSUBSBZ128rmk
VPADDSBZ128rmk
VPMINSBZ128rmk
VPSUBUSBZ128rmk
VPADDUSBZ128rmk
VPMAXSBZ128rmk
VPCMPGTBZ128rmk
VPMINUBZ128rmk
VPMAXUBZ128rmk
VPACKSSWBZ128rmk
VPACKUSWBZ128rmk
VPSRADZ128rmk
VPSUBDZ128rmk
VPMOVSXBDZ128rmk
VPMOVZXBDZ128rmk
VPADDDZ128rmk
VPANDDZ128rmk
VPEXPANDDZ128rmk
VPSLLDZ128rmk
VPMULLDZ128rmk
VPSRLDZ128rmk
VPBLENDMDZ128rmk
VPTESTNMDZ128rmk
VPTESTMDZ128rmk
VPANDNDZ128rmk
VCVTDQ2PDZ128rmk
VCVTUDQ2PDZ128rmk
VCVTQQ2PDZ128rmk
VCVTUQQ2PDZ128rmk
VCVTPS2PDZ128rmk
VMOVAPDZ128rmk
VSUBPDZ128rmk
VMINCPDZ128rmk
VMAXCPDZ128rmk
VADDPDZ128rmk
VEXPANDPDZ128rmk
VANDPDZ128rmk
VSCALEFPDZ128rmk
VUNPCKHPDZ128rmk
VPERMILPDZ128rmk
VUNPCKLPDZ128rmk
VMULPDZ128rmk
VBLENDMPDZ128rmk
VANDNPDZ128rmk
VMINPDZ128rmk
VORPDZ128rmk
VXORPDZ128rmk
VFPCLASSPDZ128rmk
VMOVUPDZ128rmk
VDIVPDZ128rmk
VMAXPDZ128rmk
VPCMPEQDZ128rmk
VPORDZ128rmk
VPXORDZ128rmk
VPABSDZ128rmk
VSCALEFSDZ128rmk
VPMINSDZ128rmk
VPMAXSDZ128rmk
VPCONFLICTDZ128rmk
VPCMPGTDZ128rmk
VPLZCNTDZ128rmk
VPMINUDZ128rmk
VPMAXUDZ128rmk
VPSRAVDZ128rmk
VPSLLVDZ128rmk
VPROLVDZ128rmk
VPSRLVDZ128rmk
VPRORVDZ128rmk
VPMADDWDZ128rmk
VPUNPCKHWDZ128rmk
VPUNPCKLWDZ128rmk
VPMOVSXWDZ128rmk
VPMOVZXWDZ128rmk
VMOVDDUPZ128rmk
VMOVSHDUPZ128rmk
VMOVSLDUPZ128rmk
VPSRAQZ128rmk
VPSUBQZ128rmk
VPMOVSXBQZ128rmk
VPMOVZXBQZ128rmk
VCVTTPD2DQZ128rmk
VCVTPD2DQZ128rmk
VCVTTPS2DQZ128rmk
VCVTPS2DQZ128rmk
VPADDQZ128rmk
VPUNPCKHDQZ128rmk
VPUNPCKLDQZ128rmk
VPMULDQZ128rmk
VPANDQZ128rmk
VPEXPANDQZ128rmk
VPUNPCKHQDQZ128rmk
VPUNPCKLQDQZ128rmk
VCVTTPD2UDQZ128rmk
VCVTPD2UDQZ128rmk
VCVTTPS2UDQZ128rmk
VCVTPS2UDQZ128rmk
VPMULUDQZ128rmk
VPMOVSXDQZ128rmk
VPMOVZXDQZ128rmk
VPSLLQZ128rmk
VPMULLQZ128rmk
VPSRLQZ128rmk
VPBLENDMQZ128rmk
VPTESTNMQZ128rmk
VPTESTMQZ128rmk
VPANDNQZ128rmk
VCVTTPD2QQZ128rmk
VCVTPD2QQZ128rmk
VCVTTPS2QQZ128rmk
VCVTPS2QQZ128rmk
VPCMPEQQZ128rmk
VCVTTPD2UQQZ128rmk
VCVTPD2UQQZ128rmk
VCVTTPS2UQQZ128rmk
VCVTPS2UQQZ128rmk
VPORQZ128rmk
VPXORQZ128rmk
VPABSQZ128rmk
VPMINSQZ128rmk
VPMAXSQZ128rmk
VPCONFLICTQZ128rmk
VPCMPGTQZ128rmk
VPLZCNTQZ128rmk
VPMINUQZ128rmk
VPMAXUQZ128rmk
VPSRAVQZ128rmk
VPSLLVQZ128rmk
VPROLVQZ128rmk
VPSRLVQZ128rmk
VPRORVQZ128rmk
VPMOVSXWQZ128rmk
VPMOVZXWQZ128rmk
VCVTPD2PSZ128rmk
VCVTPH2PSZ128rmk
VCVTDQ2PSZ128rmk
VCVTUDQ2PSZ128rmk
VCVTQQ2PSZ128rmk
VCVTUQQ2PSZ128rmk
VMOVAPSZ128rmk
VSUBPSZ128rmk
VMINCPSZ128rmk
VMAXCPSZ128rmk
VADDPSZ128rmk
VEXPANDPSZ128rmk
VANDPSZ128rmk
VSCALEFPSZ128rmk
VUNPCKHPSZ128rmk
VPERMILPSZ128rmk
VUNPCKLPSZ128rmk
VMULPSZ128rmk
VBLENDMPSZ128rmk
VANDNPSZ128rmk
VMINPSZ128rmk
VORPSZ128rmk
VXORPSZ128rmk
VFPCLASSPSZ128rmk
VMOVUPSZ128rmk
VDIVPSZ128rmk
VMAXPSZ128rmk
VSCALEFSSZ128rmk
VPSRAWZ128rmk
VPUNPCKHBWZ128rmk
VPUNPCKLBWZ128rmk
VPSUBWZ128rmk
VPMOVSXBWZ128rmk
VPMOVZXBWZ128rmk
VPADDWZ128rmk
VPACKSSDWZ128rmk
VPACKUSDWZ128rmk
VPAVGWZ128rmk
VPMULHWZ128rmk
VPSLLWZ128rmk
VPMULLWZ128rmk
VPSRLWZ128rmk
VPBLENDMWZ128rmk
VPTESTNMWZ128rmk
VPERMWZ128rmk
VPTESTMWZ128rmk
VPCMPEQWZ128rmk
VPABSWZ128rmk
VPMADDUBSWZ128rmk
VPSUBSWZ128rmk
VPADDSWZ128rmk
VPMINSWZ128rmk
VPMULHRSWZ128rmk
VPSUBUSWZ128rmk
VPADDUSWZ128rmk
VPMAXSWZ128rmk
VPCMPGTWZ128rmk
VPMULHUWZ128rmk
VPMINUWZ128rmk
VPMAXUWZ128rmk
VPSRAVWZ128rmk
VPSLLVWZ128rmk
VPSRLVWZ128rmk
VBROADCASTF32X8rmk
VBROADCASTI32X8rmk
VPERMI2Brmk
VPERMT2Brmk
VPERMI2Drmk
VPERMT2Drmk
VPERMI2PDrmk
VPERMT2PDrmk
VRCP14SDrmk
VRSQRT14SDrmk
VFPCLASSSDrmk
VPERMI2Qrmk
VPERMT2Qrmk
VPERMI2PSrmk
VPERMT2PSrmk
VRCP14SSrmk
VRSQRT14SSrmk
VFPCLASSSSrmk
VPERMI2Wrmk
VPERMT2Wrmk
VMOVDQA32Zrmk
VMOVDQU32Zrmk
VINSERTF64x2Zrmk
VINSERTI64x2Zrmk
VMOVDQA64Zrmk
VMOVDQU64Zrmk
VINSERTF32x4Zrmk
VINSERTI32x4Zrmk
VINSERTF64x4Zrmk
VINSERTI64x4Zrmk
VMOVDQU16Zrmk
VMOVDQU8Zrmk
VINSERTF32x8Zrmk
VINSERTI32x8Zrmk
VPSUBBZrmk
VPADDBZrmk
VPSHUFBZrmk
VPAVGBZrmk
VPBLENDMBZrmk
VPTESTNMBZrmk
VPERMBZrmk
VPTESTMBZrmk
VPCMPEQBZrmk
VPMULTISHIFTQBZrmk
VPABSBZrmk
VPSUBSBZrmk
VPADDSBZrmk
VPMINSBZrmk
VPSUBUSBZrmk
VPADDUSBZrmk
VPMAXSBZrmk
VPCMPGTBZrmk
VPMINUBZrmk
VPMAXUBZrmk
VPACKSSWBZrmk
VPACKUSWBZrmk
VPSRADZrmk
VPSUBDZrmk
VPMOVSXBDZrmk
VPMOVZXBDZrmk
VPADDDZrmk
VPANDDZrmk
VPEXPANDDZrmk
VPSLLDZrmk
VPMULLDZrmk
VPSRLDZrmk
VPBLENDMDZrmk
VPTESTNMDZrmk
VPERMDZrmk
VPTESTMDZrmk
VPANDNDZrmk
VCVTDQ2PDZrmk
VCVTUDQ2PDZrmk
VCVTQQ2PDZrmk
VCVTUQQ2PDZrmk
VCVTPS2PDZrmk
VMOVAPDZrmk
VSUBPDZrmk
VMINCPDZrmk
VMAXCPDZrmk
VADDPDZrmk
VEXPANDPDZrmk
VANDPDZrmk
VSCALEFPDZrmk
VUNPCKHPDZrmk
VPERMILPDZrmk
VUNPCKLPDZrmk
VMULPDZrmk
VBLENDMPDZrmk
VPERMPDZrmk
VANDNPDZrmk
VMINPDZrmk
VORPDZrmk
VXORPDZrmk
VFPCLASSPDZrmk
VMOVUPDZrmk
VDIVPDZrmk
VMAXPDZrmk
VPCMPEQDZrmk
VPORDZrmk
VPXORDZrmk
VCVTSS2SDZrmk
VPABSDZrmk
VPMINSDZrmk
VMOVSDZrmk
VPMAXSDZrmk
VPCONFLICTDZrmk
VPCMPGTDZrmk
VPLZCNTDZrmk
VPMINUDZrmk
VPMAXUDZrmk
VPSRAVDZrmk
VPSLLVDZrmk
VPROLVDZrmk
VPSRLVDZrmk
VPRORVDZrmk
VPMADDWDZrmk
VPUNPCKHWDZrmk
VPUNPCKLWDZrmk
VPMOVSXWDZrmk
VPMOVZXWDZrmk
VMOVDDUPZrmk
VMOVSHDUPZrmk
VMOVSLDUPZrmk
VPSRAQZrmk
VPSUBQZrmk
VPMOVSXBQZrmk
VPMOVZXBQZrmk
VCVTTPD2DQZrmk
VCVTPD2DQZrmk
VCVTTPS2DQZrmk
VCVTPS2DQZrmk
VPADDQZrmk
VPUNPCKHDQZrmk
VPUNPCKLDQZrmk
VPMULDQZrmk
VPANDQZrmk
VPEXPANDQZrmk
VPUNPCKHQDQZrmk
VPUNPCKLQDQZrmk
VCVTTPD2UDQZrmk
VCVTPD2UDQZrmk
VCVTTPS2UDQZrmk
VCVTPS2UDQZrmk
VPMULUDQZrmk
VPMOVSXDQZrmk
VPMOVZXDQZrmk
VPSLLQZrmk
VPMULLQZrmk
VPSRLQZrmk
VPBLENDMQZrmk
VPTESTNMQZrmk
VPERMQZrmk
VPTESTMQZrmk
VPANDNQZrmk
VCVTTPD2QQZrmk
VCVTPD2QQZrmk
VCVTTPS2QQZrmk
VCVTPS2QQZrmk
VPCMPEQQZrmk
VCVTTPD2UQQZrmk
VCVTPD2UQQZrmk
VCVTTPS2UQQZrmk
VCVTPS2UQQZrmk
VPORQZrmk
VPXORQZrmk
VPABSQZrmk
VPMINSQZrmk
VPMAXSQZrmk
VPCONFLICTQZrmk
VPCMPGTQZrmk
VPLZCNTQZrmk
VPMINUQZrmk
VPMAXUQZrmk
VPSRAVQZrmk
VPSLLVQZrmk
VPROLVQZrmk
VPSRLVQZrmk
VPRORVQZrmk
VPMOVSXWQZrmk
VPMOVZXWQZrmk
VCVTPD2PSZrmk
VCVTPH2PSZrmk
VCVTDQ2PSZrmk
VCVTUDQ2PSZrmk
VCVTQQ2PSZrmk
VCVTUQQ2PSZrmk
VMOVAPSZrmk
VSUBPSZrmk
VMINCPSZrmk
VMAXCPSZrmk
VADDPSZrmk
VEXPANDPSZrmk
VANDPSZrmk
VSCALEFPSZrmk
VUNPCKHPSZrmk
VPERMILPSZrmk
VUNPCKLPSZrmk
VMULPSZrmk
VBLENDMPSZrmk
VPERMPSZrmk
VANDNPSZrmk
VMINPSZrmk
VORPSZrmk
VXORPSZrmk
VFPCLASSPSZrmk
VMOVUPSZrmk
VDIVPSZrmk
VMAXPSZrmk
VCVTSD2SSZrmk
VMOVSSZrmk
VPSRAWZrmk
VPUNPCKHBWZrmk
VPUNPCKLBWZrmk
VPSUBWZrmk
VPMOVSXBWZrmk
VPMOVZXBWZrmk
VPADDWZrmk
VPACKSSDWZrmk
VPACKUSDWZrmk
VPAVGWZrmk
VPMULHWZrmk
VPSLLWZrmk
VPMULLWZrmk
VPSRLWZrmk
VPBLENDMWZrmk
VPTESTNMWZrmk
VPERMWZrmk
VPTESTMWZrmk
VPCMPEQWZrmk
VPABSWZrmk
VPMADDUBSWZrmk
VPSUBSWZrmk
VPADDSWZrmk
VPMINSWZrmk
VPMULHRSWZrmk
VPSUBUSWZrmk
VPADDUSWZrmk
VPMAXSWZrmk
VPCMPGTWZrmk
VPMULHUWZrmk
VPMINUWZrmk
VPMAXUWZrmk
VPSRAVWZrmk
VPSLLVWZrmk
VPSRLVWZrmk
VBROADCASTF32X2Z256rk
VBROADCASTI32X2Z256rk
VPBROADCASTBZ256rk
VFMADDSUB231PDZ256rk
VFMSUB231PDZ256rk
VFNMSUB231PDZ256rk
VFMSUBADD231PDZ256rk
VFMADD231PDZ256rk
VFNMADD231PDZ256rk
VFMADDSUB132PDZ256rk
VFMSUB132PDZ256rk
VFNMSUB132PDZ256rk
VFMSUBADD132PDZ256rk
VFMADD132PDZ256rk
VFNMADD132PDZ256rk
VFMADDSUB213PDZ256rk
VFMSUB213PDZ256rk
VFNMSUB213PDZ256rk
VFMSUBADD213PDZ256rk
VFMADD213PDZ256rk
VFNMADD213PDZ256rk
VRCP14PDZ256rk
VRSQRT14PDZ256rk
VGETEXPPDZ256rk
VSQRTPDZ256rk
VBROADCASTSDZ256rk
VPBROADCASTDZ256rk
VPBROADCASTQZ256rk
VPMADD52HUQZ256rk
VPMADD52LUQZ256rk
VFMADDSUB231PSZ256rk
VFMSUB231PSZ256rk
VFNMSUB231PSZ256rk
VFMSUBADD231PSZ256rk
VFMADD231PSZ256rk
VFNMADD231PSZ256rk
VFMADDSUB132PSZ256rk
VFMSUB132PSZ256rk
VFNMSUB132PSZ256rk
VFMSUBADD132PSZ256rk
VFMADD132PSZ256rk
VFNMADD132PSZ256rk
VFMADDSUB213PSZ256rk
VFMSUB213PSZ256rk
VFNMSUB213PSZ256rk
VFMSUBADD213PSZ256rk
VFMADD213PSZ256rk
VFNMADD213PSZ256rk
VRCP14PSZ256rk
VRSQRT14PSZ256rk
VGETEXPPSZ256rk
VSQRTPSZ256rk
VBROADCASTSSZ256rk
VPBROADCASTWZ256rk
VPBROADCASTBrZ256rk
VPBROADCASTDrZ256rk
VPBROADCASTQrZ256rk
VPBROADCASTWrZ256rk
VPBROADCASTBr_AltZ256rk
VPBROADCASTWr_AltZ256rk
VBROADCASTI32X2Z128rk
VPBROADCASTBZ128rk
VFMADDSUB231PDZ128rk
VFMSUB231PDZ128rk
VFNMSUB231PDZ128rk
VFMSUBADD231PDZ128rk
VFMADD231PDZ128rk
VFNMADD231PDZ128rk
VFMADDSUB132PDZ128rk
VFMSUB132PDZ128rk
VFNMSUB132PDZ128rk
VFMSUBADD132PDZ128rk
VFMADD132PDZ128rk
VFNMADD132PDZ128rk
VFMADDSUB213PDZ128rk
VFMSUB213PDZ128rk
VFNMSUB213PDZ128rk
VFMSUBADD213PDZ128rk
VFMADD213PDZ128rk
VFNMADD213PDZ128rk
VRCP14PDZ128rk
VRSQRT14PDZ128rk
VGETEXPPDZ128rk
VSQRTPDZ128rk
VPBROADCASTDZ128rk
VPBROADCASTQZ128rk
VPMADD52HUQZ128rk
VPMADD52LUQZ128rk
VFMADDSUB231PSZ128rk
VFMSUB231PSZ128rk
VFNMSUB231PSZ128rk
VFMSUBADD231PSZ128rk
VFMADD231PSZ128rk
VFNMADD231PSZ128rk
VFMADDSUB132PSZ128rk
VFMSUB132PSZ128rk
VFNMSUB132PSZ128rk
VFMSUBADD132PSZ128rk
VFMADD132PSZ128rk
VFNMADD132PSZ128rk
VFMADDSUB213PSZ128rk
VFMSUB213PSZ128rk
VFNMSUB213PSZ128rk
VFMSUBADD213PSZ128rk
VFMADD213PSZ128rk
VFNMADD213PSZ128rk
VRCP14PSZ128rk
VRSQRT14PSZ128rk
VGETEXPPSZ128rk
VSQRTPSZ128rk
VBROADCASTSSZ128rk
VPBROADCASTWZ128rk
VPBROADCASTBrZ128rk
VPBROADCASTDrZ128rk
VPBROADCASTQrZ128rk
VPBROADCASTWrZ128rk
VPBROADCASTBr_AltZ128rk
VPBROADCASTWr_AltZ128rk
KMOVBrk
VEXP2PDrk
VRCP28PDrk
VRSQRT28PDrk
VGETEXPPDrk
VRCP28SDrk
VRSQRT28SDrk
VRNDSCALESDrk
VGETEXPSDrk
KMOVDrk
KMOVQrk
VEXP2PSrk
VRCP28PSrk
VRSQRT28PSrk
VGETEXPPSrk
VRCP28SSrk
VRSQRT28SSrk
VRNDSCALESSrk
VGETEXPSSrk
KMOVWrk
VBROADCASTF32X2Zrk
VBROADCASTI32X2Zrk
VPBROADCASTBZrk
VFMADDSUB231PDZrk
VFMSUB231PDZrk
VFNMSUB231PDZrk
VFMSUBADD231PDZrk
VFMADD231PDZrk
VFNMADD231PDZrk
VFMADDSUB132PDZrk
VFMSUB132PDZrk
VFNMSUB132PDZrk
VFMSUBADD132PDZrk
VFMADD132PDZrk
VFNMADD132PDZrk
VFMADDSUB213PDZrk
VFMSUB213PDZrk
VFNMSUB213PDZrk
VFMSUBADD213PDZrk
VFMADD213PDZrk
VFNMADD213PDZrk
VRCP14PDZrk
VRSQRT14PDZrk
VSQRTPDZrk
VBROADCASTSDZrk
VPBROADCASTDZrk
VPBROADCASTQZrk
VPMADD52HUQZrk
VPMADD52LUQZrk
VFMADDSUB231PSZrk
VFMSUB231PSZrk
VFNMSUB231PSZrk
VFMSUBADD231PSZrk
VFMADD231PSZrk
VFNMADD231PSZrk
VFMADDSUB132PSZrk
VFMSUB132PSZrk
VFNMSUB132PSZrk
VFMSUBADD132PSZrk
VFMADD132PSZrk
VFNMADD132PSZrk
VFMADDSUB213PSZrk
VFMSUB213PSZrk
VFNMSUB213PSZrk
VFMSUBADD213PSZrk
VFMADD213PSZrk
VFNMADD213PSZrk
VRCP14PSZrk
VRSQRT14PSZrk
VSQRTPSZrk
VBROADCASTSSZrk
VPBROADCASTWZrk
VPBROADCASTBrZrk
VPBROADCASTDrZrk
VPBROADCASTQrZrk
VPBROADCASTWrZrk
VPBROADCASTBr_AltZrk
VPBROADCASTWr_AltZrk
VMOVDQA32Z256mrk
VMOVDQU32Z256mrk
VEXTRACTF64x2Z256mrk
VEXTRACTI64x2Z256mrk
VMOVDQA64Z256mrk
VMOVDQU64Z256mrk
VEXTRACTF32x4Z256mrk
VEXTRACTI32x4Z256mrk
VMOVDQU16Z256mrk
VMOVDQU8Z256mrk
VPMOVUSDBZ256mrk
VPMOVSDBZ256mrk
VPMOVDBZ256mrk
VPMOVUSQBZ256mrk
VPMOVSQBZ256mrk
VPMOVQBZ256mrk
VPMOVUSWBZ256mrk
VPMOVSWBZ256mrk
VPMOVWBZ256mrk
VMOVAPDZ256mrk
VCOMPRESSPDZ256mrk
VMOVUPDZ256mrk
VPMOVUSQDZ256mrk
VPMOVSQDZ256mrk
VPMOVQDZ256mrk
VPCOMPRESSDZ256mrk
VCVTPS2PHZ256mrk
VPCOMPRESSQZ256mrk
VMOVAPSZ256mrk
VCOMPRESSPSZ256mrk
VMOVUPSZ256mrk
VPMOVUSDWZ256mrk
VPMOVSDWZ256mrk
VPMOVDWZ256mrk
VPMOVUSQWZ256mrk
VPMOVSQWZ256mrk
VPMOVQWZ256mrk
VMOVDQA32Z128mrk
VMOVDQU32Z128mrk
VMOVDQA64Z128mrk
VMOVDQU64Z128mrk
VMOVDQU16Z128mrk
VMOVDQU8Z128mrk
VPMOVUSDBZ128mrk
VPMOVSDBZ128mrk
VPMOVDBZ128mrk
VPMOVUSQBZ128mrk
VPMOVSQBZ128mrk
VPMOVQBZ128mrk
VPMOVUSWBZ128mrk
VPMOVSWBZ128mrk
VPMOVWBZ128mrk
VMOVAPDZ128mrk
VCOMPRESSPDZ128mrk
VMOVUPDZ128mrk
VPMOVUSQDZ128mrk
VPMOVSQDZ128mrk
VPMOVQDZ128mrk
VPCOMPRESSDZ128mrk
VCVTPS2PHZ128mrk
VPCOMPRESSQZ128mrk
VMOVAPSZ128mrk
VCOMPRESSPSZ128mrk
VMOVUPSZ128mrk
VPMOVUSDWZ128mrk
VPMOVSDWZ128mrk
VPMOVDWZ128mrk
VPMOVUSQWZ128mrk
VPMOVSQWZ128mrk
VPMOVQWZ128mrk
VMOVDQA32Zmrk
VMOVDQU32Zmrk
VEXTRACTF64x2Zmrk
VEXTRACTI64x2Zmrk
VMOVDQA64Zmrk
VMOVDQU64Zmrk
VEXTRACTF32x4Zmrk
VEXTRACTI32x4Zmrk
VEXTRACTF64x4Zmrk
VEXTRACTI64x4Zmrk
VMOVDQU16Zmrk
VMOVDQU8Zmrk
VEXTRACTF32x8Zmrk
VEXTRACTI32x8Zmrk
VPMOVUSDBZmrk
VPMOVSDBZmrk
VPMOVDBZmrk
VPMOVUSQBZmrk
VPMOVSQBZmrk
VPMOVQBZmrk
VPMOVUSWBZmrk
VPMOVSWBZmrk
VPMOVWBZmrk
VMOVAPDZmrk
VCOMPRESSPDZmrk
VMOVUPDZmrk
VPMOVUSQDZmrk
VPMOVSQDZmrk
VPMOVQDZmrk
VPCOMPRESSDZmrk
VMOVSDZmrk
VCVTPS2PHZmrk
VPCOMPRESSQZmrk
VMOVAPSZmrk
VCOMPRESSPSZmrk
VMOVUPSZmrk
VMOVSSZmrk
VPMOVUSDWZmrk
VPMOVSDWZmrk
VPMOVDWZmrk
VPMOVUSQWZmrk
VPMOVSQWZmrk
VPMOVQWZmrk
VPERMI2B256rrk
VPERMT2B256rrk
VPERMI2D256rrk
VPERMT2D256rrk
VPERMI2PD256rrk
VPERMT2PD256rrk
VPERMI2Q256rrk
VPERMT2Q256rrk
VPERMI2PS256rrk
VPERMT2PS256rrk
VPERMI2W256rrk
VPERMT2W256rrk
VMOVDQA32Z256rrk
VMOVDQU32Z256rrk
VEXTRACTF64x2Z256rrk
VINSERTF64x2Z256rrk
VEXTRACTI64x2Z256rrk
VINSERTI64x2Z256rrk
VMOVDQA64Z256rrk
VMOVDQU64Z256rrk
VEXTRACTF32x4Z256rrk
VINSERTF32x4Z256rrk
VEXTRACTI32x4Z256rrk
VINSERTI32x4Z256rrk
VMOVDQU16Z256rrk
VMOVDQU8Z256rrk
VPSUBBZ256rrk
VPADDBZ256rrk
VPMOVUSDBZ256rrk
VPMOVSDBZ256rrk
VPMOVDBZ256rrk
VPSHUFBZ256rrk
VPAVGBZ256rrk
VPBLENDMBZ256rrk
VPTESTNMBZ256rrk
VPERMBZ256rrk
VPTESTMBZ256rrk
VPCMPEQBZ256rrk
VPMOVUSQBZ256rrk
VPMOVSQBZ256rrk
VPMULTISHIFTQBZ256rrk
VPMOVQBZ256rrk
VPABSBZ256rrk
VPSUBSBZ256rrk
VPADDSBZ256rrk
VPMINSBZ256rrk
VPSUBUSBZ256rrk
VPADDUSBZ256rrk
VPMAXSBZ256rrk
VPCMPGTBZ256rrk
VPMINUBZ256rrk
VPMAXUBZ256rrk
VPACKSSWBZ256rrk
VPACKUSWBZ256rrk
VPMOVUSWBZ256rrk
VPMOVSWBZ256rrk
VPMOVWBZ256rrk
VPSRADZ256rrk
VPSUBDZ256rrk
VPMOVSXBDZ256rrk
VPMOVZXBDZ256rrk
VPADDDZ256rrk
VPANDDZ256rrk
VPEXPANDDZ256rrk
VPSLLDZ256rrk
VPMULLDZ256rrk
VPSRLDZ256rrk
VPBLENDMDZ256rrk
VPTESTNMDZ256rrk
VPERMDZ256rrk
VPTESTMDZ256rrk
VPANDNDZ256rrk
VCVTDQ2PDZ256rrk
VCVTUDQ2PDZ256rrk
VCVTQQ2PDZ256rrk
VCVTUQQ2PDZ256rrk
VCVTPS2PDZ256rrk
VMOVAPDZ256rrk
VSUBPDZ256rrk
VMINCPDZ256rrk
VMAXCPDZ256rrk
VADDPDZ256rrk
VEXPANDPDZ256rrk
VANDPDZ256rrk
VSCALEFPDZ256rrk
VUNPCKHPDZ256rrk
VPERMILPDZ256rrk
VUNPCKLPDZ256rrk
VMULPDZ256rrk
VBLENDMPDZ256rrk
VPERMPDZ256rrk
VANDNPDZ256rrk
VMINPDZ256rrk
VORPDZ256rrk
VXORPDZ256rrk
VFPCLASSPDZ256rrk
VCOMPRESSPDZ256rrk
VMOVUPDZ256rrk
VDIVPDZ256rrk
VMAXPDZ256rrk
VPCMPEQDZ256rrk
VPMOVUSQDZ256rrk
VPMOVSQDZ256rrk
VPMOVQDZ256rrk
VPORDZ256rrk
VPXORDZ256rrk
VPABSDZ256rrk
VPMINSDZ256rrk
VPCOMPRESSDZ256rrk
VPMAXSDZ256rrk
VPCONFLICTDZ256rrk
VPCMPGTDZ256rrk
VPLZCNTDZ256rrk
VPMINUDZ256rrk
VPMAXUDZ256rrk
VPSRAVDZ256rrk
VPSLLVDZ256rrk
VPROLVDZ256rrk
VPSRLVDZ256rrk
VPRORVDZ256rrk
VPMADDWDZ256rrk
VPUNPCKHWDZ256rrk
VPUNPCKLWDZ256rrk
VPMOVSXWDZ256rrk
VPMOVZXWDZ256rrk
VCVTPS2PHZ256rrk
VMOVDDUPZ256rrk
VMOVSHDUPZ256rrk
VMOVSLDUPZ256rrk
VPSRAQZ256rrk
VPSUBQZ256rrk
VPMOVSXBQZ256rrk
VPMOVZXBQZ256rrk
VCVTTPD2DQZ256rrk
VCVTPD2DQZ256rrk
VCVTTPS2DQZ256rrk
VCVTPS2DQZ256rrk
VPADDQZ256rrk
VPUNPCKHDQZ256rrk
VPUNPCKLDQZ256rrk
VPMULDQZ256rrk
VPANDQZ256rrk
VPEXPANDQZ256rrk
VPUNPCKHQDQZ256rrk
VPUNPCKLQDQZ256rrk
VCVTTPD2UDQZ256rrk
VCVTPD2UDQZ256rrk
VCVTTPS2UDQZ256rrk
VCVTPS2UDQZ256rrk
VPMULUDQZ256rrk
VPMOVSXDQZ256rrk
VPMOVZXDQZ256rrk
VPSLLQZ256rrk
VPMULLQZ256rrk
VPSRLQZ256rrk
VPBLENDMQZ256rrk
VPTESTNMQZ256rrk
VPERMQZ256rrk
VPTESTMQZ256rrk
VPANDNQZ256rrk
VCVTTPD2QQZ256rrk
VCVTPD2QQZ256rrk
VCVTTPS2QQZ256rrk
VCVTPS2QQZ256rrk
VPCMPEQQZ256rrk
VCVTTPD2UQQZ256rrk
VCVTPD2UQQZ256rrk
VCVTTPS2UQQZ256rrk
VCVTPS2UQQZ256rrk
VPORQZ256rrk
VPXORQZ256rrk
VPABSQZ256rrk
VPMINSQZ256rrk
VPCOMPRESSQZ256rrk
VPMAXSQZ256rrk
VPCONFLICTQZ256rrk
VPCMPGTQZ256rrk
VPLZCNTQZ256rrk
VPMINUQZ256rrk
VPMAXUQZ256rrk
VPSRAVQZ256rrk
VPSLLVQZ256rrk
VPROLVQZ256rrk
VPSRLVQZ256rrk
VPRORVQZ256rrk
VPMOVSXWQZ256rrk
VPMOVZXWQZ256rrk
VCVTPD2PSZ256rrk
VCVTPH2PSZ256rrk
VCVTDQ2PSZ256rrk
VCVTUDQ2PSZ256rrk
VCVTQQ2PSZ256rrk
VCVTUQQ2PSZ256rrk
VMOVAPSZ256rrk
VSUBPSZ256rrk
VMINCPSZ256rrk
VMAXCPSZ256rrk
VADDPSZ256rrk
VEXPANDPSZ256rrk
VANDPSZ256rrk
VSCALEFPSZ256rrk
VUNPCKHPSZ256rrk
VPERMILPSZ256rrk
VUNPCKLPSZ256rrk
VMULPSZ256rrk
VBLENDMPSZ256rrk
VPERMPSZ256rrk
VANDNPSZ256rrk
VMINPSZ256rrk
VORPSZ256rrk
VXORPSZ256rrk
VFPCLASSPSZ256rrk
VCOMPRESSPSZ256rrk
VMOVUPSZ256rrk
VDIVPSZ256rrk
VMAXPSZ256rrk
VPSRAWZ256rrk
VPUNPCKHBWZ256rrk
VPUNPCKLBWZ256rrk
VPSUBWZ256rrk
VPMOVSXBWZ256rrk
VPMOVZXBWZ256rrk
VPADDWZ256rrk
VPACKSSDWZ256rrk
VPACKUSDWZ256rrk
VPMOVUSDWZ256rrk
VPMOVSDWZ256rrk
VPMOVDWZ256rrk
VPAVGWZ256rrk
VPMULHWZ256rrk
VPSLLWZ256rrk
VPMULLWZ256rrk
VPSRLWZ256rrk
VPBLENDMWZ256rrk
VPTESTNMWZ256rrk
VPERMWZ256rrk
VPTESTMWZ256rrk
VPCMPEQWZ256rrk
VPMOVUSQWZ256rrk
VPMOVSQWZ256rrk
VPMOVQWZ256rrk
VPABSWZ256rrk
VPMADDUBSWZ256rrk
VPSUBSWZ256rrk
VPADDSWZ256rrk
VPMINSWZ256rrk
VPMULHRSWZ256rrk
VPSUBUSWZ256rrk
VPADDUSWZ256rrk
VPMAXSWZ256rrk
VPCMPGTWZ256rrk
VPMULHUWZ256rrk
VPMINUWZ256rrk
VPMAXUWZ256rrk
VPSRAVWZ256rrk
VPSLLVWZ256rrk
VPSRLVWZ256rrk
VPERMI2B128rrk
VPERMT2B128rrk
VPERMI2D128rrk
VPERMT2D128rrk
VPERMI2PD128rrk
VPERMT2PD128rrk
VPERMI2Q128rrk
VPERMT2Q128rrk
VPERMI2PS128rrk
VPERMT2PS128rrk
VPERMI2W128rrk
VPERMT2W128rrk
VMOVDQA32Z128rrk
VMOVDQU32Z128rrk
VMOVDQA64Z128rrk
VMOVDQU64Z128rrk
VMOVDQU16Z128rrk
VMOVDQU8Z128rrk
VPSUBBZ128rrk
VPADDBZ128rrk
VPMOVUSDBZ128rrk
VPMOVSDBZ128rrk
VPMOVDBZ128rrk
VPSHUFBZ128rrk
VPAVGBZ128rrk
VPBLENDMBZ128rrk
VPTESTNMBZ128rrk
VPERMBZ128rrk
VPTESTMBZ128rrk
VPCMPEQBZ128rrk
VPMOVUSQBZ128rrk
VPMOVSQBZ128rrk
VPMULTISHIFTQBZ128rrk
VPMOVQBZ128rrk
VPABSBZ128rrk
VPSUBSBZ128rrk
VPADDSBZ128rrk
VPMINSBZ128rrk
VPSUBUSBZ128rrk
VPADDUSBZ128rrk
VPMAXSBZ128rrk
VPCMPGTBZ128rrk
VPMINUBZ128rrk
VPMAXUBZ128rrk
VPACKSSWBZ128rrk
VPACKUSWBZ128rrk
VPMOVUSWBZ128rrk
VPMOVSWBZ128rrk
VPMOVWBZ128rrk
VPSRADZ128rrk
VPSUBDZ128rrk
VPMOVSXBDZ128rrk
VPMOVZXBDZ128rrk
VPADDDZ128rrk
VPANDDZ128rrk
VPEXPANDDZ128rrk
VPSLLDZ128rrk
VPMULLDZ128rrk
VPSRLDZ128rrk
VPBLENDMDZ128rrk
VPTESTNMDZ128rrk
VPTESTMDZ128rrk
VPANDNDZ128rrk
VCVTDQ2PDZ128rrk
VCVTUDQ2PDZ128rrk
VCVTQQ2PDZ128rrk
VCVTUQQ2PDZ128rrk
VCVTPS2PDZ128rrk
VMOVAPDZ128rrk
VSUBPDZ128rrk
VMINCPDZ128rrk
VMAXCPDZ128rrk
VADDPDZ128rrk
VEXPANDPDZ128rrk
VANDPDZ128rrk
VSCALEFPDZ128rrk
VUNPCKHPDZ128rrk
VPERMILPDZ128rrk
VUNPCKLPDZ128rrk
VMULPDZ128rrk
VBLENDMPDZ128rrk
VANDNPDZ128rrk
VMINPDZ128rrk
VORPDZ128rrk
VXORPDZ128rrk
VFPCLASSPDZ128rrk
VCOMPRESSPDZ128rrk
VMOVUPDZ128rrk
VDIVPDZ128rrk
VMAXPDZ128rrk
VPCMPEQDZ128rrk
VPMOVUSQDZ128rrk
VPMOVSQDZ128rrk
VPMOVQDZ128rrk
VPORDZ128rrk
VPXORDZ128rrk
VPABSDZ128rrk
VSCALEFSDZ128rrk
VPMINSDZ128rrk
VPCOMPRESSDZ128rrk
VPMAXSDZ128rrk
VPCONFLICTDZ128rrk
VPCMPGTDZ128rrk
VPLZCNTDZ128rrk
VPMINUDZ128rrk
VPMAXUDZ128rrk
VPSRAVDZ128rrk
VPSLLVDZ128rrk
VPROLVDZ128rrk
VPSRLVDZ128rrk
VPRORVDZ128rrk
VPMADDWDZ128rrk
VPUNPCKHWDZ128rrk
VPUNPCKLWDZ128rrk
VPMOVSXWDZ128rrk
VPMOVZXWDZ128rrk
VCVTPS2PHZ128rrk
VMOVDDUPZ128rrk
VMOVSHDUPZ128rrk
VMOVSLDUPZ128rrk
VPSRAQZ128rrk
VPSUBQZ128rrk
VPMOVSXBQZ128rrk
VPMOVZXBQZ128rrk
VCVTTPD2DQZ128rrk
VCVTPD2DQZ128rrk
VCVTTPS2DQZ128rrk
VCVTPS2DQZ128rrk
VPADDQZ128rrk
VPUNPCKHDQZ128rrk
VPUNPCKLDQZ128rrk
VPMULDQZ128rrk
VPANDQZ128rrk
VPEXPANDQZ128rrk
VPUNPCKHQDQZ128rrk
VPUNPCKLQDQZ128rrk
VCVTTPD2UDQZ128rrk
VCVTPD2UDQZ128rrk
VCVTTPS2UDQZ128rrk
VCVTPS2UDQZ128rrk
VPMULUDQZ128rrk
VPMOVSXDQZ128rrk
VPMOVZXDQZ128rrk
VPSLLQZ128rrk
VPMULLQZ128rrk
VPSRLQZ128rrk
VPBLENDMQZ128rrk
VPTESTNMQZ128rrk
VPTESTMQZ128rrk
VPANDNQZ128rrk
VCVTTPD2QQZ128rrk
VCVTPD2QQZ128rrk
VCVTTPS2QQZ128rrk
VCVTPS2QQZ128rrk
VPCMPEQQZ128rrk
VCVTTPD2UQQZ128rrk
VCVTPD2UQQZ128rrk
VCVTTPS2UQQZ128rrk
VCVTPS2UQQZ128rrk
VPORQZ128rrk
VPXORQZ128rrk
VPABSQZ128rrk
VPMINSQZ128rrk
VPCOMPRESSQZ128rrk
VPMAXSQZ128rrk
VPCONFLICTQZ128rrk
VPCMPGTQZ128rrk
VPLZCNTQZ128rrk
VPMINUQZ128rrk
VPMAXUQZ128rrk
VPSRAVQZ128rrk
VPSLLVQZ128rrk
VPROLVQZ128rrk
VPSRLVQZ128rrk
VPRORVQZ128rrk
VPMOVSXWQZ128rrk
VPMOVZXWQZ128rrk
VCVTPD2PSZ128rrk
VCVTPH2PSZ128rrk
VCVTDQ2PSZ128rrk
VCVTUDQ2PSZ128rrk
VCVTQQ2PSZ128rrk
VCVTUQQ2PSZ128rrk
VMOVAPSZ128rrk
VSUBPSZ128rrk
VMINCPSZ128rrk
VMAXCPSZ128rrk
VADDPSZ128rrk
VEXPANDPSZ128rrk
VANDPSZ128rrk
VSCALEFPSZ128rrk
VUNPCKHPSZ128rrk
VPERMILPSZ128rrk
VUNPCKLPSZ128rrk
VMULPSZ128rrk
VBLENDMPSZ128rrk
VANDNPSZ128rrk
VMINPSZ128rrk
VORPSZ128rrk
VXORPSZ128rrk
VFPCLASSPSZ128rrk
VCOMPRESSPSZ128rrk
VMOVUPSZ128rrk
VDIVPSZ128rrk
VMAXPSZ128rrk
VSCALEFSSZ128rrk
VPSRAWZ128rrk
VPUNPCKHBWZ128rrk
VPUNPCKLBWZ128rrk
VPSUBWZ128rrk
VPMOVSXBWZ128rrk
VPMOVZXBWZ128rrk
VPADDWZ128rrk
VPACKSSDWZ128rrk
VPACKUSDWZ128rrk
VPMOVUSDWZ128rrk
VPMOVSDWZ128rrk
VPMOVDWZ128rrk
VPAVGWZ128rrk
VPMULHWZ128rrk
VPSLLWZ128rrk
VPMULLWZ128rrk
VPSRLWZ128rrk
VPBLENDMWZ128rrk
VPTESTNMWZ128rrk
VPERMWZ128rrk
VPTESTMWZ128rrk
VPCMPEQWZ128rrk
VPMOVUSQWZ128rrk
VPMOVSQWZ128rrk
VPMOVQWZ128rrk
VPABSWZ128rrk
VPMADDUBSWZ128rrk
VPSUBSWZ128rrk
VPADDSWZ128rrk
VPMINSWZ128rrk
VPMULHRSWZ128rrk
VPSUBUSWZ128rrk
VPADDUSWZ128rrk
VPMAXSWZ128rrk
VPCMPGTWZ128rrk
VPMULHUWZ128rrk
VPMINUWZ128rrk
VPMAXUWZ128rrk
VPSRAVWZ128rrk
VPSLLVWZ128rrk
VPSRLVWZ128rrk
VPERMI2Brrk
VPERMT2Brrk
VPERMI2Drrk
VPERMT2Drrk
VPERMI2PDrrk
VPERMT2PDrrk
VRCP14SDrrk
VRSQRT14SDrrk
VFPCLASSSDrrk
VPERMI2Qrrk
VPERMT2Qrrk
VPERMI2PSrrk
VPERMT2PSrrk
VRCP14SSrrk
VRSQRT14SSrrk
VFPCLASSSSrrk
VPERMI2Wrrk
VPERMT2Wrrk
VMOVDQA32Zrrk
VMOVDQU32Zrrk
VEXTRACTF64x2Zrrk
VINSERTF64x2Zrrk
VEXTRACTI64x2Zrrk
VINSERTI64x2Zrrk
VMOVDQA64Zrrk
VMOVDQU64Zrrk
VEXTRACTF32x4Zrrk
VINSERTF32x4Zrrk
VEXTRACTI32x4Zrrk
VINSERTI32x4Zrrk
VEXTRACTF64x4Zrrk
VINSERTF64x4Zrrk
VEXTRACTI64x4Zrrk
VINSERTI64x4Zrrk
VMOVDQU16Zrrk
VMOVDQU8Zrrk
VEXTRACTF32x8Zrrk
VINSERTF32x8Zrrk
VEXTRACTI32x8Zrrk
VINSERTI32x8Zrrk
VPSUBBZrrk
VPADDBZrrk
VPMOVUSDBZrrk
VPMOVSDBZrrk
VPMOVDBZrrk
VPSHUFBZrrk
VPAVGBZrrk
VPBLENDMBZrrk
VPTESTNMBZrrk
VPERMBZrrk
VPTESTMBZrrk
VPCMPEQBZrrk
VPMOVUSQBZrrk
VPMOVSQBZrrk
VPMULTISHIFTQBZrrk
VPMOVQBZrrk
VPABSBZrrk
VPSUBSBZrrk
VPADDSBZrrk
VPMINSBZrrk
VPSUBUSBZrrk
VPADDUSBZrrk
VPMAXSBZrrk
VPCMPGTBZrrk
VPMINUBZrrk
VPMAXUBZrrk
VPACKSSWBZrrk
VPACKUSWBZrrk
VPMOVUSWBZrrk
VPMOVSWBZrrk
VPMOVWBZrrk
VPSRADZrrk
VPSUBDZrrk
VPMOVSXBDZrrk
VPMOVZXBDZrrk
VPADDDZrrk
VPANDDZrrk
VPEXPANDDZrrk
VPSLLDZrrk
VPMULLDZrrk
VPSRLDZrrk
VPBLENDMDZrrk
VPTESTNMDZrrk
VPERMDZrrk
VPTESTMDZrrk
VPANDNDZrrk
VCVTDQ2PDZrrk
VCVTUDQ2PDZrrk
VCVTQQ2PDZrrk
VCVTUQQ2PDZrrk
VCVTPS2PDZrrk
VMOVAPDZrrk
VSUBPDZrrk
VMINCPDZrrk
VMAXCPDZrrk
VADDPDZrrk
VEXPANDPDZrrk
VANDPDZrrk
VSCALEFPDZrrk
VUNPCKHPDZrrk
VPERMILPDZrrk
VUNPCKLPDZrrk
VMULPDZrrk
VBLENDMPDZrrk
VPERMPDZrrk
VANDNPDZrrk
VMINPDZrrk
VORPDZrrk
VXORPDZrrk
VFPCLASSPDZrrk
VCOMPRESSPDZrrk
VMOVUPDZrrk
VDIVPDZrrk
VMAXPDZrrk
VPCMPEQDZrrk
VPMOVUSQDZrrk
VPMOVSQDZrrk
VPMOVQDZrrk
VPORDZrrk
VPXORDZrrk
VCVTSS2SDZrrk
VPABSDZrrk
VPMINSDZrrk
VPCOMPRESSDZrrk
VMOVSDZrrk
VPMAXSDZrrk
VPCONFLICTDZrrk
VPCMPGTDZrrk
VPLZCNTDZrrk
VPMINUDZrrk
VPMAXUDZrrk
VPSRAVDZrrk
VPSLLVDZrrk
VPROLVDZrrk
VPSRLVDZrrk
VPRORVDZrrk
VPMADDWDZrrk
VPUNPCKHWDZrrk
VPUNPCKLWDZrrk
VPMOVSXWDZrrk
VPMOVZXWDZrrk
VCVTPS2PHZrrk
VMOVDDUPZrrk
VMOVSHDUPZrrk
VMOVSLDUPZrrk
VPSRAQZrrk
VPSUBQZrrk
VPMOVSXBQZrrk
VPMOVZXBQZrrk
VCVTTPD2DQZrrk
VCVTPD2DQZrrk
VCVTTPS2DQZrrk
VCVTPS2DQZrrk
VPADDQZrrk
VPUNPCKHDQZrrk
VPUNPCKLDQZrrk
VPMULDQZrrk
VPANDQZrrk
VPEXPANDQZrrk
VPUNPCKHQDQZrrk
VPUNPCKLQDQZrrk
VCVTTPD2UDQZrrk
VCVTPD2UDQZrrk
VCVTTPS2UDQZrrk
VCVTPS2UDQZrrk
VPMULUDQZrrk
VPMOVSXDQZrrk
VPMOVZXDQZrrk
VPSLLQZrrk
VPMULLQZrrk
VPSRLQZrrk
VPBLENDMQZrrk
VPTESTNMQZrrk
VPERMQZrrk
VPTESTMQZrrk
VPANDNQZrrk
VCVTTPD2QQZrrk
VCVTPD2QQZrrk
VCVTTPS2QQZrrk
VCVTPS2QQZrrk
VPCMPEQQZrrk
VCVTTPD2UQQZrrk
VCVTPD2UQQZrrk
VCVTTPS2UQQZrrk
VCVTPS2UQQZrrk
VPORQZrrk
VPXORQZrrk
VPABSQZrrk
VPMINSQZrrk
VPCOMPRESSQZrrk
VPMAXSQZrrk
VPCONFLICTQZrrk
VPCMPGTQZrrk
VPLZCNTQZrrk
VPMINUQZrrk
VPMAXUQZrrk
VPSRAVQZrrk
VPSLLVQZrrk
VPROLVQZrrk
VPSRLVQZrrk
VPRORVQZrrk
VPMOVSXWQZrrk
VPMOVZXWQZrrk
VCVTPD2PSZrrk
VCVTPH2PSZrrk
VCVTDQ2PSZrrk
VCVTUDQ2PSZrrk
VCVTQQ2PSZrrk
VCVTUQQ2PSZrrk
VMOVAPSZrrk
VSUBPSZrrk
VMINCPSZrrk
VMAXCPSZrrk
VADDPSZrrk
VEXPANDPSZrrk
VANDPSZrrk
VSCALEFPSZrrk
VUNPCKHPSZrrk
VPERMILPSZrrk
VUNPCKLPSZrrk
VMULPSZrrk
VBLENDMPSZrrk
VPERMPSZrrk
VANDNPSZrrk
VMINPSZrrk
VORPSZrrk
VXORPSZrrk
VFPCLASSPSZrrk
VCOMPRESSPSZrrk
VMOVUPSZrrk
VDIVPSZrrk
VMAXPSZrrk
VCVTSD2SSZrrk
VMOVSSZrrk
VPSRAWZrrk
VPUNPCKHBWZrrk
VPUNPCKLBWZrrk
VPSUBWZrrk
VPMOVSXBWZrrk
VPMOVZXBWZrrk
VPADDWZrrk
VPACKSSDWZrrk
VPACKUSDWZrrk
VPMOVUSDWZrrk
VPMOVSDWZrrk
VPMOVDWZrrk
VPAVGWZrrk
VPMULHWZrrk
VPSLLWZrrk
VPMULLWZrrk
VPSRLWZrrk
VPBLENDMWZrrk
VPTESTNMWZrrk
VPERMWZrrk
VPTESTMWZrrk
VPCMPEQWZrrk
VPMOVUSQWZrrk
VPMOVSQWZrrk
VPMOVQWZrrk
VPABSWZrrk
VPMADDUBSWZrrk
VPSUBSWZrrk
VPADDSWZrrk
VPMINSWZrrk
VPMULHRSWZrrk
VPSUBUSWZrrk
VPADDUSWZrrk
VPMAXSWZrrk
VPCMPGTWZrrk
VPMULHUWZrrk
VPMINUWZrrk
VPMAXUWZrrk
VPSRAVWZrrk
VPSLLVWZrrk
VPSRLVWZrrk
VCMPPDZrrib_altk
VCMPPSZrrib_altk
VCMPSDZrrb_altk
VCMPSSZrrb_altk
VCMPPDZ256rmbi_altk
VCMPPSZ256rmbi_altk
VCMPPDZ128rmbi_altk
VCMPPSZ128rmbi_altk
VCMPPDZrmbi_altk
VCMPPSZrmbi_altk
VCMPPDZ256rmi_altk
VCMPPSZ256rmi_altk
VCMPPDZ128rmi_altk
VCMPPSZ128rmi_altk
VCMPPDZrmi_altk
VCMPSDZrmi_altk
VCMPPSZrmi_altk
VCMPSSZrmi_altk
VCMPPDZ256rri_altk
VCMPPSZ256rri_altk
VCMPPDZ128rri_altk
VCMPPSZ128rri_altk
VCMPPDZrri_altk
VCMPSDZrri_altk
VCMPPSZrri_altk
VCMPSSZrri_altk
VFMSUB231SDZrb_Intk
VFNMSUB231SDZrb_Intk
VFMADD231SDZrb_Intk
VFNMADD231SDZrb_Intk
VFMSUB132SDZrb_Intk
VFNMSUB132SDZrb_Intk
VFMADD132SDZrb_Intk
VFNMADD132SDZrb_Intk
VFMSUB213SDZrb_Intk
VFNMSUB213SDZrb_Intk
VFMADD213SDZrb_Intk
VFNMADD213SDZrb_Intk
VSQRTSDZrb_Intk
VFMSUB231SSZrb_Intk
VFNMSUB231SSZrb_Intk
VFMADD231SSZrb_Intk
VFNMADD231SSZrb_Intk
VFMSUB132SSZrb_Intk
VFNMSUB132SSZrb_Intk
VFMADD132SSZrb_Intk
VFNMADD132SSZrb_Intk
VFMSUB213SSZrb_Intk
VFNMSUB213SSZrb_Intk
VFMADD213SSZrb_Intk
VFNMADD213SSZrb_Intk
VSQRTSSZrb_Intk
VCMPSDZrrb_Intk
VCMPSSZrrb_Intk
VFMSUB231SDZm_Intk
VFNMSUB231SDZm_Intk
VFMADD231SDZm_Intk
VFNMADD231SDZm_Intk
VFMSUB132SDZm_Intk
VFNMSUB132SDZm_Intk
VFMADD132SDZm_Intk
VFNMADD132SDZm_Intk
VFMSUB213SDZm_Intk
VFNMSUB213SDZm_Intk
VFMADD213SDZm_Intk
VFNMADD213SDZm_Intk
VSQRTSDZm_Intk
VFMSUB231SSZm_Intk
VFNMSUB231SSZm_Intk
VFMADD231SSZm_Intk
VFNMADD231SSZm_Intk
VFMSUB132SSZm_Intk
VFNMSUB132SSZm_Intk
VFMADD132SSZm_Intk
VFNMADD132SSZm_Intk
VFMSUB213SSZm_Intk
VFNMSUB213SSZm_Intk
VFMADD213SSZm_Intk
VFNMADD213SSZm_Intk
VSQRTSSZm_Intk
VSUBSDZrm_Intk
VADDSDZrm_Intk
VMULSDZrm_Intk
VMINSDZrm_Intk
VCMPSDZrm_Intk
VDIVSDZrm_Intk
VMAXSDZrm_Intk
VSUBSSZrm_Intk
VADDSSZrm_Intk
VMULSSZrm_Intk
VMINSSZrm_Intk
VCMPSSZrm_Intk
VDIVSSZrm_Intk
VMAXSSZrm_Intk
VFMSUB231SDZr_Intk
VFNMSUB231SDZr_Intk
VFMADD231SDZr_Intk
VFNMADD231SDZr_Intk
VFMSUB132SDZr_Intk
VFNMSUB132SDZr_Intk
VFMADD132SDZr_Intk
VFNMADD132SDZr_Intk
VFMSUB213SDZr_Intk
VFNMSUB213SDZr_Intk
VFMADD213SDZr_Intk
VFNMADD213SDZr_Intk
VSQRTSDZr_Intk
VFMSUB231SSZr_Intk
VFNMSUB231SSZr_Intk
VFMADD231SSZr_Intk
VFNMADD231SSZr_Intk
VFMSUB132SSZr_Intk
VFNMSUB132SSZr_Intk
VFMADD132SSZr_Intk
VFNMADD132SSZr_Intk
VFMSUB213SSZr_Intk
VFNMSUB213SSZr_Intk
VFMADD213SSZr_Intk
VFNMADD213SSZr_Intk
VSQRTSSZr_Intk
VSUBSDZrr_Intk
VADDSDZrr_Intk
VMULSDZrr_Intk
VMINSDZrr_Intk
VCMPSDZrr_Intk
VDIVSDZrr_Intk
VMAXSDZrr_Intk
VSUBSSZrr_Intk
VADDSSZrr_Intk
VMULSSZrr_Intk
VMINSSZrr_Intk
VCMPSSZrr_Intk
VDIVSSZrr_Intk
VMAXSSZrr_Intk
LD_F80m
ST_FP80m
ST_FpP80m
LD_Fp80m
RELEASE_DEC32m
LOCK_DEC32m
RELEASE_INC32m
LOCK_INC32m
SUB_F32m
ADD_F32m
ILD_F32m
MUL_F32m
SUBR_F32m
DIVR_F32m
IST_F32m
DIV_F32m
NEG32m
SUB_FI32m
ADD_FI32m
MUL_FI32m
SUBR_FI32m
DIVR_FI32m
DIV_FI32m
FARCALL32m
IMUL32m
FCOM32m
FICOM32m
IST_FP32m
ISTT_FP32m
FARJMP32m
FCOMP32m
FICOMP32m
ST_FpP32m
LGDT32m
SGDT32m
LIDT32m
SIDT32m
NOT32m
IDIV32m
SUB_Fp32m
ADD_Fp32m
LD_Fp32m
MUL_Fp32m
SUBR_Fp32m
DIVR_Fp32m
ST_Fp32m
DIV_Fp32m
RELEASE_DEC64m
LOCK_DEC64m
RELEASE_INC64m
LOCK_INC64m
SUB_F64m
ADD_F64m
ILD_F64m
MUL_F64m
SUBR_F64m
DIVR_F64m
ST_F64m
DIV_F64m
NEG64m
CALL64m
IMUL64m
FCOM64m
IST_FP64m
ISTT_FP64m
JMP64m
FCOMP64m
ST_FpP64m
LGDT64m
SGDT64m
LIDT64m
SIDT64m
SLDT64m
NOT64m
IDIV64m
SUB_Fp64m
ADD_Fp64m
LD_Fp64m
MUL_Fp64m
SUBR_Fp64m
DIVR_Fp64m
ST_Fp64m
DIV_Fp64m
RELEASE_DEC16m
LOCK_DEC16m
RELEASE_INC16m
LOCK_INC16m
ILD_F16m
IST_F16m
NEG16m
SUB_FI16m
ADD_FI16m
MUL_FI16m
SUBR_FI16m
DIVR_FI16m
DIV_FI16m
FARCALL16m
IMUL16m
FICOM16m
IST_FP16m
ISTT_FP16m
FARJMP16m
FICOMP16m
LGDT16m
SGDT16m
LIDT16m
SIDT16m
LLDT16m
SLDT16m
NOT16m
IDIV16m
FLDCW16m
FNSTCW16m
LMSW16m
SMSW16m
VBROADCASTF32X2Z256m
VBROADCASTI32X2Z256m
VPBROADCASTBZ256m
VFMADDSUB231PDZ256m
VFMSUB231PDZ256m
VFNMSUB231PDZ256m
VFMSUBADD231PDZ256m
VFMADD231PDZ256m
VFNMADD231PDZ256m
VFMADDSUB132PDZ256m
VFMSUB132PDZ256m
VFNMSUB132PDZ256m
VFMSUBADD132PDZ256m
VFMADD132PDZ256m
VFNMADD132PDZ256m
VFMADDSUB213PDZ256m
VFMSUB213PDZ256m
VFNMSUB213PDZ256m
VFMSUBADD213PDZ256m
VFMADD213PDZ256m
VFNMADD213PDZ256m
VRCP14PDZ256m
VRSQRT14PDZ256m
VGETEXPPDZ256m
VSQRTPDZ256m
VBROADCASTSDZ256m
VPBROADCASTDZ256m
VPBROADCASTQZ256m
VPMADD52HUQZ256m
VPMADD52LUQZ256m
VFMADDSUB231PSZ256m
VFMSUB231PSZ256m
VFNMSUB231PSZ256m
VFMSUBADD231PSZ256m
VFMADD231PSZ256m
VFNMADD231PSZ256m
VFMADDSUB132PSZ256m
VFMSUB132PSZ256m
VFNMSUB132PSZ256m
VFMSUBADD132PSZ256m
VFMADD132PSZ256m
VFNMADD132PSZ256m
VFMADDSUB213PSZ256m
VFMSUB213PSZ256m
VFNMSUB213PSZ256m
VFMSUBADD213PSZ256m
VFMADD213PSZ256m
VFNMADD213PSZ256m
VRCP14PSZ256m
VRSQRT14PSZ256m
VGETEXPPSZ256m
VSQRTPSZ256m
VBROADCASTSSZ256m
VPBROADCASTWZ256m
VBROADCASTI32X2Z128m
VPBROADCASTBZ128m
VFMADDSUB231PDZ128m
VFMSUB231PDZ128m
VFNMSUB231PDZ128m
VFMSUBADD231PDZ128m
VFMADD231PDZ128m
VFNMADD231PDZ128m
VFMADDSUB132PDZ128m
VFMSUB132PDZ128m
VFNMSUB132PDZ128m
VFMSUBADD132PDZ128m
VFMADD132PDZ128m
VFNMADD132PDZ128m
VFMADDSUB213PDZ128m
VFMSUB213PDZ128m
VFNMSUB213PDZ128m
VFMSUBADD213PDZ128m
VFMADD213PDZ128m
VFNMADD213PDZ128m
VRCP14PDZ128m
VRSQRT14PDZ128m
VGETEXPPDZ128m
VSQRTPDZ128m
VPBROADCASTDZ128m
VPBROADCASTQZ128m
VPMADD52HUQZ128m
VPMADD52LUQZ128m
VFMADDSUB231PSZ128m
VFMSUB231PSZ128m
VFNMSUB231PSZ128m
VFMSUBADD231PSZ128m
VFMADD231PSZ128m
VFNMADD231PSZ128m
VFMADDSUB132PSZ128m
VFMSUB132PSZ128m
VFNMSUB132PSZ128m
VFMSUBADD132PSZ128m
VFMADD132PSZ128m
VFNMADD132PSZ128m
VFMADDSUB213PSZ128m
VFMSUB213PSZ128m
VFNMSUB213PSZ128m
VFMSUBADD213PSZ128m
VFMADD213PSZ128m
VFNMADD213PSZ128m
VRCP14PSZ128m
VRSQRT14PSZ128m
VGETEXPPSZ128m
VSQRTPSZ128m
VBROADCASTSSZ128m
VPBROADCASTWZ128m
RELEASE_DEC8m
LOCK_DEC8m
RELEASE_INC8m
LOCK_INC8m
NEG8m
IMUL8m
NOT8m
IDIV8m
SETAm
SETBm
FBLDm
VMPTRLDm
VFMADDSUB231PDm
VFMSUB231PDm
VFNMSUB231PDm
VFMSUBADD231PDm
VFMADD231PDm
VFNMADD231PDm
VFMADDSUB132PDm
VFMSUB132PDm
VFNMSUB132PDm
VFMSUBADD132PDm
VFMADD132PDm
VFNMADD132PDm
VEXP2PDm
VFMADDSUB213PDm
VFMSUB213PDm
VFNMSUB213PDm
VFMSUBADD213PDm
VFMADD213PDm
VFNMADD213PDm
VRCP28PDm
VRSQRT28PDm
VGATHERPF0DPDm
VSCATTERPF0DPDm
VGATHERPF1DPDm
VSCATTERPF1DPDm
VROUNDPDm
VGETEXPPDm
VGATHERPF0QPDm
VSCATTERPF0QPDm
VGATHERPF1QPDm
VSCATTERPF1QPDm
VSQRTPDm
VROUNDYPDm
VFMSUB231SDm
VFNMSUB231SDm
VFMADD231SDm
VFNMADD231SDm
VFMSUB132SDm
VFNMSUB132SDm
VFMADD132SDm
VFNMADD132SDm
VFMSUB213SDm
VFNMSUB213SDm
VFMADD213SDm
VFNMADD213SDm
VRCP28SDm
VRSQRT28SDm
VROUNDSDm
VRNDSCALESDm
VGETEXPSDm
VSQRTSDm
SETAEm
SETBEm
SETGEm
SETLEm
SETNEm
SETEm
FSAVEm
SETGm
SETLm
SETNOm
SETOm
TAILJMPm
SETNPm
SETPm
FBSTPm
VMCLEARm
FRSTORm
VERRm
LTRm
STRm
SETNSm
VFMADDSUB231PSm
VFMSUB231PSm
VFNMSUB231PSm
VFMSUBADD231PSm
VFMADD231PSm
VFNMADD231PSm
VFMADDSUB132PSm
VFMSUB132PSm
VFNMSUB132PSm
VFMSUBADD132PSm
VFMADD132PSm
VFNMADD132PSm
VEXP2PSm
VFMADDSUB213PSm
VFMSUB213PSm
VFNMSUB213PSm
VFMSUBADD213PSm
VFMADD213PSm
VFNMADD213PSm
VRCP28PSm
VRSQRT28PSm
VGATHERPF0DPSm
VSCATTERPF0DPSm
VGATHERPF1DPSm
VSCATTERPF1DPSm
VROUNDPSm
VRCPPSm
VGETEXPPSm
VGATHERPF0QPSm
VSCATTERPF0QPSm
VGATHERPF1QPSm
VSCATTERPF1QPSm
VRSQRTPSm
VSQRTPSm
VROUNDYPSm
VFMSUB231SSm
VFNMSUB231SSm
VFMADD231SSm
VFNMADD231SSm
VFMSUB132SSm
VFNMSUB132SSm
VFMADD132SSm
VFNMADD132SSm
VFMSUB213SSm
VFNMSUB213SSm
VFMADD213SSm
VFNMADD213SSm
VRCP28SSm
VRSQRT28SSm
VROUNDSSm
VRNDSCALESSm
VRCPSSm
VGETEXPSSm
VRSQRTSSm
VSQRTSSm
SETSm
VMPTRSTm
FLDENVm
FSTENVm
VERWm
FNSTSWm
VFMADDSUB231PDYm
VFMSUB231PDYm
VFNMSUB231PDYm
VFMSUBADD231PDYm
VFMADD231PDYm
VFNMADD231PDYm
VFMADDSUB132PDYm
VFMSUB132PDYm
VFNMSUB132PDYm
VFMSUBADD132PDYm
VFMADD132PDYm
VFNMADD132PDYm
VFMADDSUB213PDYm
VFMSUB213PDYm
VFNMSUB213PDYm
VFMSUBADD213PDYm
VFMADD213PDYm
VFNMADD213PDYm
VSQRTPDYm
VFMADDSUB231PSYm
VFMSUB231PSYm
VFNMSUB231PSYm
VFMSUBADD231PSYm
VFMADD231PSYm
VFNMADD231PSYm
VFMADDSUB132PSYm
VFMSUB132PSYm
VFNMSUB132PSYm
VFMSUBADD132PSYm
VFMADD132PSYm
VFNMADD132PSYm
VFMADDSUB213PSYm
VFMSUB213PSYm
VFNMSUB213PSYm
VFMSUBADD213PSYm
VFMADD213PSYm
VFNMADD213PSYm
VRCPPSYm
VRSQRTPSYm
VSQRTPSYm
VBROADCASTF32X2Zm
VBROADCASTI32X2Zm
VPBROADCASTBZm
VFMADDSUB231PDZm
VFMSUB231PDZm
VFNMSUB231PDZm
VFMSUBADD231PDZm
VFMADD231PDZm
VFNMADD231PDZm
VFMADDSUB132PDZm
VFMSUB132PDZm
VFNMSUB132PDZm
VFMSUBADD132PDZm
VFMADD132PDZm
VFNMADD132PDZm
VFMADDSUB213PDZm
VFMSUB213PDZm
VFNMSUB213PDZm
VFMSUBADD213PDZm
VFMADD213PDZm
VFNMADD213PDZm
VRCP14PDZm
VRSQRT14PDZm
VSQRTPDZm
VFMSUB231SDZm
VFNMSUB231SDZm
VFMADD231SDZm
VFNMADD231SDZm
VFMSUB132SDZm
VFNMSUB132SDZm
VFMADD132SDZm
VFNMADD132SDZm
VFMSUB213SDZm
VFNMSUB213SDZm
VFMADD213SDZm
VFNMADD213SDZm
VSQRTSDZm
VBROADCASTSDZm
VPBROADCASTDZm
VPBROADCASTQZm
VPMADD52HUQZm
VPMADD52LUQZm
VFMADDSUB231PSZm
VFMSUB231PSZm
VFNMSUB231PSZm
VFMSUBADD231PSZm
VFMADD231PSZm
VFNMADD231PSZm
VFMADDSUB132PSZm
VFMSUB132PSZm
VFNMSUB132PSZm
VFMSUBADD132PSZm
VFMADD132PSZm
VFNMADD132PSZm
VFMADDSUB213PSZm
VFMSUB213PSZm
VFNMSUB213PSZm
VFMSUBADD213PSZm
VFMADD213PSZm
VFNMADD213PSZm
VRCP14PSZm
VRSQRT14PSZm
VSQRTPSZm
VFMSUB231SSZm
VFNMSUB231SSZm
VFMADD231SSZm
VFNMADD231SSZm
VFMSUB132SSZm
VFNMSUB132SSZm
VFMADD132SSZm
VFNMADD132SSZm
VFMSUB213SSZm
VFNMSUB213SSZm
VFMADD213SSZm
VFNMADD213SSZm
VSQRTSSZm
VBROADCASTSSZm
VPBROADCASTWZm
KMOVBkm
KMOVDkm
KMOVQkm
KMOVWkm
PUSH32rmm
POP32rmm
PUSH64rmm
POP64rmm
PUSH16rmm
POP16rmm
SHA1MSG1rm
SHA256MSG1rm
PFRCPIT1rm
PFRSQIT1rm
VPSLLDQZ512rm
VPSRLDQZ512rm
VPSADBWZ512rm
CMOVA32rm
SBB32rm
SUB32rm
CMOVB32rm
ADC32rm
BLCIC32rm
BLSIC32rm
T1MSKC32rm
VMREAD32rm
XADD32rm
AND32rm
CMOVAE32rm
CMOVBE32rm
CMOVGE32rm
CMOVLE32rm
CMOVNE32rm
VMWRITE32rm
CMOVE32rm
BSF32rm
CMPXCHG32rm
CMOVG32rm
BLCI32rm
BZHI32rm
BLSI32rm
BNDMK32rm
BLCMSK32rm
BLSMSK32rm
TZMSK32rm
BNDCL32rm
BLCFILL32rm
BLSFILL32rm
LSL32rm
IMUL32rm
CMOVL32rm
BNDMOVRM32rm
BNDCN32rm
ANDN32rm
CMOVNO32rm
CMOVO32rm
PDEP32rm
CMP32rm
CMOVNP32rm
CMOVP32rm
LAR32rm
XOR32rm
BSR32rm
BLSR32rm
BEXTR32rm
BLCS32rm
LDS32rm
BOUNDS32rm
LES32rm
LFS32rm
LGS32rm
CMOVNS32rm
LSS32rm
CMOVS32rm
POPCNT32rm
LZCNT32rm
TZCNT32rm
TEST32rm
PEXT32rm
BNDCU32rm
ACQUIRE_MOV32rm
ADCX32rm
SHLX32rm
MULX32rm
ADOX32rm
SARX32rm
SHRX32rm
SHA1MSG2rm
SHA256MSG2rm
SHA256RNDS2rm
PFRCPIT2rm
VBROADCASTF64X2rm
VBROADCASTI64X2rm
CMOVA64rm
SBB64rm
SUB64rm
CMOVB64rm
ADC64rm
BLCIC64rm
BLSIC64rm
T1MSKC64rm
VMREAD64rm
XADD64rm
AND64rm
Int_VCVTSI2SD64rm
Int_CVTSI2SD64rm
MMX_MOVD64rm
CMOVAE64rm
CMOVBE64rm
CMOVGE64rm
CMOVLE64rm
CMOVNE64rm
VMWRITE64rm
CMOVE64rm
BSF64rm
CMPXCHG64rm
CMOVG64rm
BLCI64rm
BZHI64rm
Int_VCVTTSD2SI64rm
Int_CVTTSD2SI64rm
VCVTSD2SI64rm
Int_VCVTTSS2SI64rm
Int_CVTTSS2SI64rm
VCVTSS2SI64rm
BLSI64rm
BNDMK64rm
BLCMSK64rm
BLSMSK64rm
TZMSK64rm
BNDCL64rm
BLCFILL64rm
BLSFILL64rm
LSL64rm
IMUL64rm
CMOVL64rm
BNDMOVRM64rm
BNDCN64rm
ANDN64rm
CMOVNO64rm
CMOVO64rm
PDEP64rm
CMP64rm
CMOVNP64rm
CMOVP64rm
MMX_MOVQ64rm
LAR64rm
XOR64rm
BSR64rm
BLSR64rm
BEXTR64rm
BLCS64rm
LFS64rm
LGS64rm
CMOVNS64rm
Int_VCVTSI2SS64rm
Int_CVTSI2SS64rm
LSS64rm
CMOVS64rm
POPCNT64rm
LZCNT64rm
TZCNT64rm
TEST64rm
PEXT64rm
BNDCU64rm
ACQUIRE_MOV64rm
ADCX64rm
SHLX64rm
MULX64rm
ADOX64rm
SARX64rm
SHRX64rm
MMX_MOVD64from64rm
MMX_MOVD64to64rm
VMOVPQIto64rm
VFMADDSUBPD4rm
VFMSUBPD4rm
VFNMSUBPD4rm
VFMSUBADDPD4rm
VFMADDPD4rm
VFNMADDPD4rm
VFMSUBSD4rm
VFNMSUBSD4rm
VFMADDSD4rm
VFNMADDSD4rm
VFMADDSUBPS4rm
VFMSUBPS4rm
VFNMSUBPS4rm
VFMSUBADDPS4rm
VFMADDPS4rm
VFNMADDPS4rm
VFMSUBSS4rm
VFNMSUBSS4rm
VFMADDSS4rm
VFNMADDSS4rm
VBROADCASTF32X4rm
VBROADCASTI32X4rm
VBROADCASTF64X4rm
VBROADCASTI64X4rm
CMOVA16rm
SBB16rm
SUB16rm
CMOVB16rm
ADC16rm
XADD16rm
AND16rm
CMOVAE16rm
CMOVBE16rm
CMOVGE16rm
CMOVLE16rm
CMOVNE16rm
CMOVE16rm
BSF16rm
CMPXCHG16rm
CMOVG16rm
LSL16rm
IMUL16rm
CMOVL16rm
CMOVNO16rm
CMOVO16rm
CMP16rm
CMOVNP16rm
CMOVP16rm
LAR16rm
XOR16rm
BSR16rm
LDS16rm
BOUNDS16rm
LES16rm
LFS16rm
LGS16rm
CMOVNS16rm
LSS16rm
CMOVS16rm
POPCNT16rm
LZCNT16rm
TZCNT16rm
TEST16rm
ACQUIRE_MOV16rm
VPERMI2B256rm
VPERMT2B256rm
VPERMI2D256rm
VPERMT2D256rm
VPERMI2PD256rm
VPERMT2PD256rm
VPERMI2Q256rm
VPERMT2Q256rm
VPERMI2PS256rm
VPERMT2PS256rm
VPERMI2W256rm
VPERMT2W256rm
VMOVDQA32Z256rm
VMOVDQU32Z256rm
VINSERTF64x2Z256rm
VINSERTI64x2Z256rm
VMOVDQA64Z256rm
VMOVDQU64Z256rm
VBROADCASTF32X4Z256rm
VBROADCASTI32X4Z256rm
VINSERTF32x4Z256rm
VINSERTI32x4Z256rm
VMOVDQU16Z256rm
VMOVDQU8Z256rm
VMOVNTDQAZ256rm
VPSUBBZ256rm
VPADDBZ256rm
VPSHUFBZ256rm
VPAVGBZ256rm
VPBLENDMBZ256rm
VPTESTNMBZ256rm
VPERMBZ256rm
VPTESTMBZ256rm
VPCMPEQBZ256rm
VPMULTISHIFTQBZ256rm
VPABSBZ256rm
VPSUBSBZ256rm
VPADDSBZ256rm
VPMINSBZ256rm
VPSUBUSBZ256rm
VPADDUSBZ256rm
VPMAXSBZ256rm
VPCMPGTBZ256rm
VPMINUBZ256rm
VPMAXUBZ256rm
VPACKSSWBZ256rm
VPACKUSWBZ256rm
VPSRADZ256rm
VPSUBDZ256rm
VPMOVSXBDZ256rm
VPMOVZXBDZ256rm
VPADDDZ256rm
VPANDDZ256rm
VPEXPANDDZ256rm
VPGATHERDDZ256rm
VPSLLDZ256rm
VPMULLDZ256rm
VPSRLDZ256rm
VPBLENDMDZ256rm
VPTESTNMDZ256rm
VPERMDZ256rm
VPTESTMDZ256rm
VPANDNDZ256rm
VCVTDQ2PDZ256rm
VCVTUDQ2PDZ256rm
VCVTQQ2PDZ256rm
VCVTUQQ2PDZ256rm
VCVTPS2PDZ256rm
VMOVAPDZ256rm
VSUBPDZ256rm
VMINCPDZ256rm
VMAXCPDZ256rm
VADDPDZ256rm
VEXPANDPDZ256rm
VANDPDZ256rm
VGATHERDPDZ256rm
VSCALEFPDZ256rm
VUNPCKHPDZ256rm
VPERMILPDZ256rm
VUNPCKLPDZ256rm
VMULPDZ256rm
VBLENDMPDZ256rm
VPERMPDZ256rm
VANDNPDZ256rm
VMINPDZ256rm
VGATHERQPDZ256rm
VORPDZ256rm
VXORPDZ256rm
VFPCLASSPDZ256rm
VMOVUPDZ256rm
VDIVPDZ256rm
VMAXPDZ256rm
VPCMPEQDZ256rm
VPGATHERQDZ256rm
VPORDZ256rm
VPXORDZ256rm
VPABSDZ256rm
VPMINSDZ256rm
VPMAXSDZ256rm
VPCONFLICTDZ256rm
VPCMPGTDZ256rm
VPLZCNTDZ256rm
VPMINUDZ256rm
VPMAXUDZ256rm
VPSRAVDZ256rm
VPSLLVDZ256rm
VPROLVDZ256rm
VPSRLVDZ256rm
VPRORVDZ256rm
VPMADDWDZ256rm
VPUNPCKHWDZ256rm
VPUNPCKLWDZ256rm
VPMOVSXWDZ256rm
VPMOVZXWDZ256rm
VMOVDDUPZ256rm
VMOVSHDUPZ256rm
VMOVSLDUPZ256rm
VPSRAQZ256rm
VPSUBQZ256rm
VPMOVSXBQZ256rm
VPMOVZXBQZ256rm
VCVTTPD2DQZ256rm
VCVTPD2DQZ256rm
VCVTTPS2DQZ256rm
VCVTPS2DQZ256rm
VPADDQZ256rm
VPUNPCKHDQZ256rm
VPUNPCKLDQZ256rm
VPSLLDQZ256rm
VPSRLDQZ256rm
VPMULDQZ256rm
VPANDQZ256rm
VPEXPANDQZ256rm
VPUNPCKHQDQZ256rm
VPUNPCKLQDQZ256rm
VPGATHERDQZ256rm
VCVTTPD2UDQZ256rm
VCVTPD2UDQZ256rm
VCVTTPS2UDQZ256rm
VCVTPS2UDQZ256rm
VPMULUDQZ256rm
VPMOVSXDQZ256rm
VPMOVZXDQZ256rm
VPSLLQZ256rm
VPMULLQZ256rm
VPSRLQZ256rm
VPBLENDMQZ256rm
VPTESTNMQZ256rm
VPERMQZ256rm
VPTESTMQZ256rm
VPANDNQZ256rm
VCVTTPD2QQZ256rm
VCVTPD2QQZ256rm
VCVTTPS2QQZ256rm
VCVTPS2QQZ256rm
VPCMPEQQZ256rm
VPGATHERQQZ256rm
VCVTTPD2UQQZ256rm
VCVTPD2UQQZ256rm
VCVTTPS2UQQZ256rm
VCVTPS2UQQZ256rm
VPORQZ256rm
VPXORQZ256rm
VPABSQZ256rm
VPMINSQZ256rm
VPMAXSQZ256rm
VPCONFLICTQZ256rm
VPCMPGTQZ256rm
VPLZCNTQZ256rm
VPMINUQZ256rm
VPMAXUQZ256rm
VPSRAVQZ256rm
VPSLLVQZ256rm
VPROLVQZ256rm
VPSRLVQZ256rm
VPRORVQZ256rm
VPMOVSXWQZ256rm
VPMOVZXWQZ256rm
VCVTPD2PSZ256rm
VCVTPH2PSZ256rm
VCVTDQ2PSZ256rm
VCVTUDQ2PSZ256rm
VCVTQQ2PSZ256rm
VCVTUQQ2PSZ256rm
VMOVAPSZ256rm
VSUBPSZ256rm
VMINCPSZ256rm
VMAXCPSZ256rm
VADDPSZ256rm
VEXPANDPSZ256rm
VANDPSZ256rm
VGATHERDPSZ256rm
VSCALEFPSZ256rm
VUNPCKHPSZ256rm
VPERMILPSZ256rm
VUNPCKLPSZ256rm
VMULPSZ256rm
VBLENDMPSZ256rm
VPERMPSZ256rm
VANDNPSZ256rm
VMINPSZ256rm
VGATHERQPSZ256rm
VORPSZ256rm
VXORPSZ256rm
VFPCLASSPSZ256rm
VMOVUPSZ256rm
VDIVPSZ256rm
VMAXPSZ256rm
VPSRAWZ256rm
VPSADBWZ256rm
VPUNPCKHBWZ256rm
VPUNPCKLBWZ256rm
VPSUBWZ256rm
VPMOVSXBWZ256rm
VPMOVZXBWZ256rm
VPADDWZ256rm
VPACKSSDWZ256rm
VPACKUSDWZ256rm
VPAVGWZ256rm
VPMULHWZ256rm
VPSLLWZ256rm
VPMULLWZ256rm
VPSRLWZ256rm
VPBLENDMWZ256rm
VPTESTNMWZ256rm
VPERMWZ256rm
VPTESTMWZ256rm
VPCMPEQWZ256rm
VPABSWZ256rm
VPMADDUBSWZ256rm
VPSUBSWZ256rm
VPADDSWZ256rm
VPMINSWZ256rm
VPMULHRSWZ256rm
VPSUBUSWZ256rm
VPADDUSWZ256rm
VPMAXSWZ256rm
VPCMPGTWZ256rm
VPMULHUWZ256rm
VPMINUWZ256rm
VPMAXUWZ256rm
VPSRAVWZ256rm
VPSLLVWZ256rm
VPSRLVWZ256rm
VPERMI2B128rm
VPERMT2B128rm
VPERMI2D128rm
VPERMT2D128rm
VPERMI2PD128rm
VPERMT2PD128rm
VPERM2F128rm
VINSERTF128rm
VPERM2I128rm
VINSERTI128rm
VPCMPESTRM128rm
VPCMPISTRM128rm
VPERMI2Q128rm
VPERMT2Q128rm
VPERMI2PS128rm
VPERMT2PS128rm
VAESKEYGENASSIST128rm
VPERMI2W128rm
VPERMT2W128rm
VMOVDQA32Z128rm
VMOVDQU32Z128rm
VBROADCASTF64X2Z128rm
VBROADCASTI64X2Z128rm
VMOVDQA64Z128rm
VMOVDQU64Z128rm
VMOVDQU16Z128rm
VMOVDQU8Z128rm
VMOVNTDQAZ128rm
VPSUBBZ128rm
VPADDBZ128rm
VPSHUFBZ128rm
VPAVGBZ128rm
VPBLENDMBZ128rm
VPTESTNMBZ128rm
VPERMBZ128rm
VPTESTMBZ128rm
VPCMPEQBZ128rm
VPMULTISHIFTQBZ128rm
VPABSBZ128rm
VPSUBSBZ128rm
VPADDSBZ128rm
VPMINSBZ128rm
VPSUBUSBZ128rm
VPADDUSBZ128rm
VPMAXSBZ128rm
VPCMPGTBZ128rm
VPMINUBZ128rm
VPMAXUBZ128rm
VPACKSSWBZ128rm
VPACKUSWBZ128rm
VPSRADZ128rm
VPSUBDZ128rm
VPMOVSXBDZ128rm
VPMOVZXBDZ128rm
VPADDDZ128rm
VPANDDZ128rm
VPEXPANDDZ128rm
VPGATHERDDZ128rm
VPSLLDZ128rm
VPMULLDZ128rm
VPSRLDZ128rm
VPBLENDMDZ128rm
VPTESTNMDZ128rm
VPTESTMDZ128rm
VPANDNDZ128rm
VCVTDQ2PDZ128rm
VCVTUDQ2PDZ128rm
VCVTQQ2PDZ128rm
VCVTUQQ2PDZ128rm
VCVTPS2PDZ128rm
VMOVAPDZ128rm
VSUBPDZ128rm
VMINCPDZ128rm
VMAXCPDZ128rm
VADDPDZ128rm
VEXPANDPDZ128rm
VANDPDZ128rm
VGATHERDPDZ128rm
VSCALEFPDZ128rm
VUNPCKHPDZ128rm
VMOVHPDZ128rm
VPERMILPDZ128rm
VUNPCKLPDZ128rm
VMULPDZ128rm
VMOVLPDZ128rm
VBLENDMPDZ128rm
VANDNPDZ128rm
VMINPDZ128rm
VGATHERQPDZ128rm
VORPDZ128rm
VXORPDZ128rm
VFPCLASSPDZ128rm
VMOVUPDZ128rm
VDIVPDZ128rm
VMAXPDZ128rm
VPCMPEQDZ128rm
VPGATHERQDZ128rm
VPORDZ128rm
VPXORDZ128rm
VPABSDZ128rm
VSCALEFSDZ128rm
VPMINSDZ128rm
VPMAXSDZ128rm
VPCONFLICTDZ128rm
VPCMPGTDZ128rm
VPLZCNTDZ128rm
VPMINUDZ128rm
VPMAXUDZ128rm
VPSRAVDZ128rm
VPSLLVDZ128rm
VPROLVDZ128rm
VPSRLVDZ128rm
VPRORVDZ128rm
VPMADDWDZ128rm
VPUNPCKHWDZ128rm
VPUNPCKLWDZ128rm
VPMOVSXWDZ128rm
VPMOVZXWDZ128rm
VMOVDDUPZ128rm
VMOVSHDUPZ128rm
VMOVSLDUPZ128rm
VPSRAQZ128rm
VPSUBQZ128rm
VPMOVSXBQZ128rm
VPMOVZXBQZ128rm
VCVTTPD2DQZ128rm
VCVTPD2DQZ128rm
VCVTTPS2DQZ128rm
VCVTPS2DQZ128rm
VPADDQZ128rm
VPUNPCKHDQZ128rm
VPUNPCKLDQZ128rm
VPSLLDQZ128rm
VPSRLDQZ128rm
VPMULDQZ128rm
VPANDQZ128rm
VPEXPANDQZ128rm
VPUNPCKHQDQZ128rm
VPUNPCKLQDQZ128rm
VPGATHERDQZ128rm
VCVTTPD2UDQZ128rm
VCVTPD2UDQZ128rm
VCVTTPS2UDQZ128rm
VCVTPS2UDQZ128rm
VPMULUDQZ128rm
VPMOVSXDQZ128rm
VPMOVZXDQZ128rm
VPSLLQZ128rm
VPMULLQZ128rm
VPSRLQZ128rm
VPBLENDMQZ128rm
VPTESTNMQZ128rm
VPTESTMQZ128rm
VPANDNQZ128rm
VCVTTPD2QQZ128rm
VCVTPD2QQZ128rm
VCVTTPS2QQZ128rm
VCVTPS2QQZ128rm
VPCMPEQQZ128rm
VPGATHERQQZ128rm
VCVTTPD2UQQZ128rm
VCVTPD2UQQZ128rm
VCVTTPS2UQQZ128rm
VCVTPS2UQQZ128rm
VPORQZ128rm
VPXORQZ128rm
VPABSQZ128rm
VPMINSQZ128rm
VPMAXSQZ128rm
VPCONFLICTQZ128rm
VPCMPGTQZ128rm
VPLZCNTQZ128rm
VPMINUQZ128rm
VPMAXUQZ128rm
VPSRAVQZ128rm
VPSLLVQZ128rm
VPROLVQZ128rm
VPSRLVQZ128rm
VPRORVQZ128rm
VPMOVSXWQZ128rm
VPMOVZXWQZ128rm
VCVTPD2PSZ128rm
VCVTPH2PSZ128rm
VCVTDQ2PSZ128rm
VCVTUDQ2PSZ128rm
VCVTQQ2PSZ128rm
VCVTUQQ2PSZ128rm
VMOVAPSZ128rm
VSUBPSZ128rm
VMINCPSZ128rm
VMAXCPSZ128rm
VADDPSZ128rm
VEXPANDPSZ128rm
VANDPSZ128rm
VGATHERDPSZ128rm
VSCALEFPSZ128rm
VUNPCKHPSZ128rm
VMOVHPSZ128rm
VPERMILPSZ128rm
VUNPCKLPSZ128rm
VMULPSZ128rm
VMOVLPSZ128rm
VBLENDMPSZ128rm
VANDNPSZ128rm
VMINPSZ128rm
VGATHERQPSZ128rm
VORPSZ128rm
VXORPSZ128rm
VFPCLASSPSZ128rm
VMOVUPSZ128rm
VDIVPSZ128rm
VMAXPSZ128rm
VSCALEFSSZ128rm
VPSRAWZ128rm
VPSADBWZ128rm
VPUNPCKHBWZ128rm
VPUNPCKLBWZ128rm
VPSUBWZ128rm
VPMOVSXBWZ128rm
VPMOVZXBWZ128rm
VPADDWZ128rm
VPACKSSDWZ128rm
VPACKUSDWZ128rm
VPAVGWZ128rm
VPMULHWZ128rm
VPSLLWZ128rm
VPMULLWZ128rm
VPSRLWZ128rm
VPBLENDMWZ128rm
VPTESTNMWZ128rm
VPERMWZ128rm
VPTESTMWZ128rm
VPCMPEQWZ128rm
VPABSWZ128rm
VPMADDUBSWZ128rm
VPSUBSWZ128rm
VPADDSWZ128rm
VPMINSWZ128rm
VPMULHRSWZ128rm
VPSUBUSWZ128rm
VPADDUSWZ128rm
VPMAXSWZ128rm
VPCMPGTWZ128rm
VPMULHUWZ128rm
VPMINUWZ128rm
VPMAXUWZ128rm
VPSRAVWZ128rm
VPSLLVWZ128rm
VPSRLVWZ128rm
SBB8rm
SUB8rm
ADC8rm
XADD8rm
AND8rm
CMPXCHG8rm
CMP8rm
XOR8rm
TEST8rm
ACQUIRE_MOV8rm
VBROADCASTF32X8rm
VBROADCASTI32X8rm
VMOVNTDQArm
VMOVDQArm
VPERMI2Brm
VPERMT2Brm
VPSHABrm
VPSUBBrm
VPADDBrm
VPSHUFBrm
VPAVGBrm
VPSHLBrm
VPCMPEQBrm
VPINSRBrm
VPABSBrm
VPSUBSBrm
VPADDSBrm
VPMINSBrm
VPSUBUSBrm
VPADDUSBrm
PAVGUSBrm
VPMAXSBrm
VPCMPGTBrm
VPROTBrm
VPBROADCASTBrm
VPMINUBrm
PFSUBrm
VPMAXUBrm
VPBLENDVBrm
VPACKSSWBrm
VPACKUSWBrm
PFACCrm
PFNACCrm
PFPNACCrm
VAESDECrm
VAESIMCrm
VAESENCrm
VPERMI2Drm
VPERMT2Drm
VPSHADrm
VPSRADrm
MMX_PSRADrm
VPHADDBDrm
VPHADDUBDrm
VPHSUBDrm
VPSUBDrm
VPMOVSXBDrm
VPMOVZXBDrm
PFADDrm
VPHADDDrm
VPADDDrm
VPGATHERDDrm
VPMACSDDrm
VPMACSSDDrm
PI2FDrm
PF2IDrm
VPSHLDrm
VPSLLDrm
MMX_PSLLDrm
VPMULLDrm
VPSRLDrm
MMX_PSRLDrm
VPANDrm
VPERMI2PDrm
VPERMIL2PDrm
VCVTDQ2PDrm
VCVTPS2PDrm
VPERMT2PDrm
VMOVAPDrm
PSWAPDrm
VADDSUBPDrm
VHSUBPDrm
VSUBPDrm
VMINCPDrm
VMAXCPDrm
VHADDPDrm
VADDPDrm
VANDPDrm
VGATHERDPDrm
VUNPCKHPDrm
VMOVHPDrm
VPERMILPDrm
VUNPCKLPDrm
VMULPDrm
VMOVLPDrm
VANDNPDrm
VMINPDrm
VGATHERQPDrm
VORPDrm
VXORPDrm
VTESTPDrm
VMOVUPDrm
VBLENDVPDrm
VDIVPDrm
VMASKMOVPDrm
VMAXPDrm
VFRCZPDrm
VPCMPEQDrm
VPGATHERQDrm
VPINSRDrm
Int_VCVTSI2SDrm
Int_CVTSI2SDrm
Int_VCVTSS2SDrm
Int_CVTSS2SDrm
VRCP14SDrm
VRSQRT14SDrm
VPABSDrm
VSUBSDrm
VMINCSDrm
VMAXCSDrm
VADDSDrm
Int_VUCOMISDrm
Int_UCOMISDrm
Int_VCOMISDrm
Int_COMISDrm
VMULSDrm
VPMINSDrm
VMINSDrm
Int_VCMPSDrm
Int_CMPSDrm
VFPCLASSSDrm
VDIVSDrm
VMOVSDrm
VPMAXSDrm
VMAXSDrm
VFRCZSDrm
VMOV64toSDrm
VPCMPGTDrm
VPROTDrm
VPBROADCASTDrm
VPMINUDrm
VPMAXUDrm
VPSRAVDrm
VPSLLVDrm
VPSRLVDrm
VPMASKMOVDrm
VPHSUBWDrm
VPHADDWDrm
VPMADDWDrm
VPUNPCKHWDrm
VPUNPCKLWDrm
VPMACSWDrm
VPMADCSWDrm
VPMACSSWDrm
VPMADCSSWDrm
VPHADDUWDrm
VPMOVSXWDrm
VPMOVZXWDrm
PFCMPGErm
SHA1NEXTErm
VPMACSDQHrm
VPMACSSDQHrm
VMOVDI2PDIrm
VMOVQI2PQIrm
VMOV64toPQIrm
VPCMPESTRIrm
VPCMPISTRIrm
Int_VCVTTSD2SIrm
Int_CVTTSD2SIrm
VCVTSD2SIrm
Int_VCVTTSS2SIrm
Int_CVTTSS2SIrm
VCVTSS2SIrm
VPMACSDQLrm
VPMACSSDQLrm
PFMULrm
VPANDNrm
PFMINrm
PFRCPrm
VMOVDDUPrm
VMOVSHDUPrm
VMOVSLDUPrm
VPERMI2Qrm
VPERMT2Qrm
VPSHAQrm
VPHADDBQrm
VPHADDUBQrm
VPSUBQrm
VPMOVSXBQrm
VPMOVZXBQrm
VCVTTPD2DQrm
VCVTPD2DQrm
VCVTTPS2DQrm
VCVTPS2DQrm
VPHSUBDQrm
VPADDQrm
VPHADDDQrm
VPUNPCKHDQrm
VPUNPCKLDQrm
VPMULDQrm
VPUNPCKHQDQrm
VPUNPCKLQDQrm
VPCLMULQDQrm
VPGATHERDQrm
VPHADDUDQrm
VPMULUDQrm
VPMOVSXDQrm
VPMOVZXDQrm
PFCMPEQrm
VPSHLQrm
VPSLLQrm
MMX_PSLLQrm
VPSRLQrm
MMX_PSRLQrm
VPCMPEQQrm
VPGATHERQQrm
VPINSRQrm
VPCMPGTQrm
VPROTQrm
VPBROADCASTQrm
VPSLLVQrm
VPSRLVQrm
VPMASKMOVQrm
VPHADDWQrm
VPHADDUWQrm
VPMOVSXWQrm
VPMOVZXWQrm
PFSUBRrm
VPORrm
VPXORrm
VCVTPD2PSrm
VCVTPH2PSrm
VPERMI2PSrm
VPERMIL2PSrm
VCVTDQ2PSrm
VPERMT2PSrm
VMOVAPSrm
VADDSUBPSrm
VHSUBPSrm
VSUBPSrm
VMINCPSrm
VMAXCPSrm
VHADDPSrm
VADDPSrm
VANDPSrm
VGATHERDPSrm
VUNPCKHPSrm
VMOVHPSrm
VPERMILPSrm
VUNPCKLPSrm
VMULPSrm
VMOVLPSrm
VANDNPSrm
VMINPSrm
VGATHERQPSrm
VORPSrm
VXORPSrm
VINSERTPSrm
VTESTPSrm
VMOVUPSrm
VBLENDVPSrm
VDIVPSrm
VMASKMOVPSrm
VMAXPSrm
VFRCZPSrm
Int_VCVTSD2SSrm
Int_CVTSD2SSrm
VMOVDI2SSrm
Int_VCVTSI2SSrm
Int_CVTSI2SSrm
VRCP14SSrm
VRSQRT14SSrm
VSUBSSrm
VMINCSSrm
VMAXCSSrm
VADDSSrm
Int_VUCOMISSrm
Int_UCOMISSrm
Int_VCOMISSrm
Int_COMISSrm
VMULSSrm
VMINSSrm
Int_VCMPSSrm
Int_CMPSSrm
VFPCLASSSSrm
VBROADCASTSSrm
VDIVSSrm
VMOVSSrm
VMAXSSrm
VFRCZSSrm
PFCMPGTrm
PFRSQRTrm
VAESDECLASTrm
VAESENCLASTrm
VPTESTrm
VLDDQUrm
VMOVDQUrm
VPERMI2Wrm
VPERMT2Wrm
VPSHAWrm
VPSRAWrm
MMX_PSRAWrm
VPHSUBBWrm
VPSADBWrm
VPHADDBWrm
VPUNPCKHBWrm
VPUNPCKLBWrm
VPHADDUBWrm
VPHSUBWrm
VPSUBWrm
VPMOVSXBWrm
VPMOVZXBWrm
VPHADDWrm
VPADDWrm
VPACKSSDWrm
VPACKUSDWrm
PI2FWrm
VPAVGWrm
VPMULHWrm
PF2IWrm
VPSHLWrm
VPSLLWrm
MMX_PSLLWrm
VPMULLWrm
VPSRLWrm
MMX_PSRLWrm
VPCMPEQWrm
PMULHRWrm
VPABSWrm
VPMADDUBSWrm
VPSUBSWrm
VPADDSWrm
VPMINSWrm
VPMULHRSWrm
VPSUBUSWrm
VPADDUSWrm
VPMAXSWrm
VPCMPGTWrm
VPROTWrm
VPBROADCASTWrm
VPMULHUWrm
VPMINUWrm
VPMAXUWrm
VPMACSWWrm
VPMACSSWWrm
PFMAXrm
BNDLDXrm
VFMADDSUBPD4Yrm
VFMSUBPD4Yrm
VFNMSUBPD4Yrm
VFMSUBADDPD4Yrm
VFMADDPD4Yrm
VFNMADDPD4Yrm
VFMADDSUBPS4Yrm
VFMSUBPS4Yrm
VFNMSUBPS4Yrm
VFMSUBADDPS4Yrm
VFMADDPS4Yrm
VFNMADDPS4Yrm
VMOVNTDQAYrm
VMOVDQAYrm
VPSUBBYrm
VPADDBYrm
VPSHUFBYrm
VPAVGBYrm
VPCMPEQBYrm
VPABSBYrm
VPSUBSBYrm
VPADDSBYrm
VPMINSBYrm
VPSUBUSBYrm
VPADDUSBYrm
VPMAXSBYrm
VPCMPGTBYrm
VPBROADCASTBYrm
VPMINUBYrm
VPMAXUBYrm
VPBLENDVBYrm
VPACKSSWBYrm
VPACKUSWBYrm
VPSRADYrm
VPHSUBDYrm
VPSUBDYrm
VPMOVSXBDYrm
VPMOVZXBDYrm
VPHADDDYrm
VPADDDYrm
VPGATHERDDYrm
VPSLLDYrm
VPMULLDYrm
VPSRLDYrm
VPERMDYrm
VPANDYrm
VCVTDQ2PDYrm
VCVTPS2PDYrm
VMOVAPDYrm
VADDSUBPDYrm
VHSUBPDYrm
VSUBPDYrm
VMINCPDYrm
VMAXCPDYrm
VHADDPDYrm
VADDPDYrm
VANDPDYrm
VGATHERDPDYrm
VUNPCKHPDYrm
VPERMILPDYrm
VUNPCKLPDYrm
VMULPDYrm
VANDNPDYrm
VMINPDYrm
VGATHERQPDYrm
VORPDYrm
VXORPDYrm
VTESTPDYrm
VMOVUPDYrm
VBLENDVPDYrm
VDIVPDYrm
VMASKMOVPDYrm
VMAXPDYrm
VPCMPEQDYrm
VPGATHERQDYrm
VPABSDYrm
VPMINSDYrm
VBROADCASTSDYrm
VPMAXSDYrm
VPCMPGTDYrm
VPBROADCASTDYrm
VPMINUDYrm
VPMAXUDYrm
VPSRAVDYrm
VPSLLVDYrm
VPSRLVDYrm
VPMASKMOVDYrm
VPMADDWDYrm
VPUNPCKHWDYrm
VPUNPCKLWDYrm
VPMOVSXWDYrm
VPMOVZXWDYrm
VPANDNYrm
VMOVDDUPYrm
VMOVSHDUPYrm
VMOVSLDUPYrm
VPSUBQYrm
VPMOVSXBQYrm
VPMOVZXBQYrm
VCVTTPD2DQYrm
VCVTPD2DQYrm
VCVTTPS2DQYrm
VCVTPS2DQYrm
VPADDQYrm
VPUNPCKHDQYrm
VPUNPCKLDQYrm
VPMULDQYrm
VPUNPCKHQDQYrm
VPUNPCKLQDQYrm
VPGATHERDQYrm
VPMULUDQYrm
VPMOVSXDQYrm
VPMOVZXDQYrm
VPSLLQYrm
VPSRLQYrm
VPCMPEQQYrm
VPGATHERQQYrm
VPCMPGTQYrm
VPBROADCASTQYrm
VPSLLVQYrm
VPSRLVQYrm
VPMASKMOVQYrm
VPMOVSXWQYrm
VPMOVZXWQYrm
VPORYrm
VPXORYrm
VCVTPD2PSYrm
VCVTPH2PSYrm
VCVTDQ2PSYrm
VMOVAPSYrm
VADDSUBPSYrm
VHSUBPSYrm
VSUBPSYrm
VMINCPSYrm
VMAXCPSYrm
VHADDPSYrm
VADDPSYrm
VANDPSYrm
VGATHERDPSYrm
VUNPCKHPSYrm
VPERMILPSYrm
VUNPCKLPSYrm
VMULPSYrm
VPERMPSYrm
VANDNPSYrm
VMINPSYrm
VGATHERQPSYrm
VORPSYrm
VXORPSYrm
VTESTPSYrm
VMOVUPSYrm
VBLENDVPSYrm
VDIVPSYrm
VMASKMOVPSYrm
VMAXPSYrm
VBROADCASTSSYrm
VPTESTYrm
VLDDQUYrm
VMOVDQUYrm
VPSRAWYrm
VPSADBWYrm
VPUNPCKHBWYrm
VPUNPCKLBWYrm
VPHSUBWYrm
VPSUBWYrm
VPMOVSXBWYrm
VPMOVZXBWYrm
VPHADDWYrm
VPADDWYrm
VPACKSSDWYrm
VPACKUSDWYrm
VPAVGWYrm
VPMULHWYrm
VPSLLWYrm
VPMULLWYrm
VPSRLWYrm
VPCMPEQWYrm
VPABSWYrm
VPMADDUBSWYrm
VPSUBSWYrm
VPADDSWYrm
VPMINSWYrm
VPMULHRSWYrm
VPSUBUSWYrm
VPADDUSWYrm
VPMAXSWYrm
VPCMPGTWYrm
VPBROADCASTWYrm
VPMULHUWYrm
VPMINUWYrm
VPMAXUWYrm
VMOVDQA32Zrm
VMOVDQU32Zrm
VINSERTF64x2Zrm
VINSERTI64x2Zrm
VMOVDQA64Zrm
VCVTTSD2SI64Zrm
VCVTSD2SI64Zrm
VCVTTSS2SI64Zrm
VCVTSS2SI64Zrm
VCVTTSD2USI64Zrm
VCVTSD2USI64Zrm
VCVTTSS2USI64Zrm
VCVTSS2USI64Zrm
VMOVDQU64Zrm
VINSERTF32x4Zrm
VINSERTI32x4Zrm
VINSERTF64x4Zrm
VINSERTI64x4Zrm
VMOVDQU16Zrm
VMOVDQU8Zrm
VINSERTF32x8Zrm
VINSERTI32x8Zrm
VMOVNTDQAZrm
VPSUBBZrm
VPADDBZrm
VPSHUFBZrm
VPAVGBZrm
VPBLENDMBZrm
VPTESTNMBZrm
VPERMBZrm
VPTESTMBZrm
VPCMPEQBZrm
VPMULTISHIFTQBZrm
VPINSRBZrm
VPABSBZrm
VPSUBSBZrm
VPADDSBZrm
VPMINSBZrm
VPSUBUSBZrm
VPADDUSBZrm
VPMAXSBZrm
VPCMPGTBZrm
VPMINUBZrm
VPMAXUBZrm
VPACKSSWBZrm
VPACKUSWBZrm
VPSRADZrm
VPSUBDZrm
VPMOVSXBDZrm
VPMOVZXBDZrm
VPADDDZrm
VPANDDZrm
VPEXPANDDZrm
VPGATHERDDZrm
VPSLLDZrm
VPMULLDZrm
VPSRLDZrm
VPBLENDMDZrm
VPTESTNMDZrm
VPERMDZrm
VPTESTMDZrm
VPANDNDZrm
VCVTDQ2PDZrm
VCVTUDQ2PDZrm
VCVTQQ2PDZrm
VCVTUQQ2PDZrm
VCVTPS2PDZrm
VMOVAPDZrm
VSUBPDZrm
VMINCPDZrm
VMAXCPDZrm
VADDPDZrm
VEXPANDPDZrm
VANDPDZrm
VGATHERDPDZrm
VSCALEFPDZrm
VUNPCKHPDZrm
VPERMILPDZrm
VUNPCKLPDZrm
VMULPDZrm
VBLENDMPDZrm
VPERMPDZrm
VANDNPDZrm
VMINPDZrm
VGATHERQPDZrm
VORPDZrm
VXORPDZrm
VFPCLASSPDZrm
VMOVUPDZrm
VDIVPDZrm
VMAXPDZrm
VPCMPEQDZrm
VPGATHERQDZrm
VPORDZrm
VPXORDZrm
VPINSRDZrm
VCVTSI642SDZrm
VCVTUSI642SDZrm
VCVTSI2SDZrm
VCVTUSI2SDZrm
VCVTSS2SDZrm
VPABSDZrm
VSUBSDZrm
VMINCSDZrm
VMAXCSDZrm
VADDSDZrm
Int_VUCOMISDZrm
Int_VCOMISDZrm
VMULSDZrm
VPMINSDZrm
VMINSDZrm
VCMPSDZrm
VDIVSDZrm
VMOVSDZrm
VPMAXSDZrm
VMAXSDZrm
VPCONFLICTDZrm
VPCMPGTDZrm
VPLZCNTDZrm
VPMINUDZrm
VPMAXUDZrm
VPSRAVDZrm
VPSLLVDZrm
VPROLVDZrm
VPSRLVDZrm
VPRORVDZrm
VPMADDWDZrm
VPUNPCKHWDZrm
VPUNPCKLWDZrm
VPMOVSXWDZrm
VPMOVZXWDZrm
VMOVDI2PDIZrm
VMOVQI2PQIZrm
VMOV64toPQIZrm
VCVTTSD2SIZrm
VCVTSD2SIZrm
VCVTTSS2SIZrm
VCVTSS2SIZrm
VCVTTSD2USIZrm
VCVTSD2USIZrm
VCVTTSS2USIZrm
VCVTSS2USIZrm
VMOVDDUPZrm
VMOVSHDUPZrm
VMOVSLDUPZrm
VPSRAQZrm
VPSUBQZrm
VPMOVSXBQZrm
VPMOVZXBQZrm
VCVTTPD2DQZrm
VCVTPD2DQZrm
VCVTTPS2DQZrm
VCVTPS2DQZrm
VPADDQZrm
VPUNPCKHDQZrm
VPUNPCKLDQZrm
VPMULDQZrm
VPANDQZrm
VPEXPANDQZrm
VPUNPCKHQDQZrm
VPUNPCKLQDQZrm
VPGATHERDQZrm
VCVTTPD2UDQZrm
VCVTPD2UDQZrm
VCVTTPS2UDQZrm
VCVTPS2UDQZrm
VPMULUDQZrm
VPMOVSXDQZrm
VPMOVZXDQZrm
VPSLLQZrm
VPMULLQZrm
VPSRLQZrm
VPBLENDMQZrm
VPTESTNMQZrm
VPERMQZrm
VPTESTMQZrm
VPANDNQZrm
VCVTTPD2QQZrm
VCVTPD2QQZrm
VCVTTPS2QQZrm
VCVTPS2QQZrm
VPCMPEQQZrm
VPGATHERQQZrm
VCVTTPD2UQQZrm
VCVTPD2UQQZrm
VCVTTPS2UQQZrm
VCVTPS2UQQZrm
VPORQZrm
VPXORQZrm
VPINSRQZrm
VPABSQZrm
VPMINSQZrm
VPMAXSQZrm
VPCONFLICTQZrm
VPCMPGTQZrm
VPLZCNTQZrm
VPMINUQZrm
VPMAXUQZrm
VPSRAVQZrm
VPSLLVQZrm
VPROLVQZrm
VPSRLVQZrm
VPRORVQZrm
VPMOVSXWQZrm
VPMOVZXWQZrm
VCVTPD2PSZrm
VCVTPH2PSZrm
VCVTDQ2PSZrm
VCVTUDQ2PSZrm
VCVTQQ2PSZrm
VCVTUQQ2PSZrm
VMOVAPSZrm
VSUBPSZrm
VMINCPSZrm
VMAXCPSZrm
VADDPSZrm
VEXPANDPSZrm
VANDPSZrm
VGATHERDPSZrm
VSCALEFPSZrm
VUNPCKHPSZrm
VPERMILPSZrm
VUNPCKLPSZrm
VMULPSZrm
VBLENDMPSZrm
VPERMPSZrm
VANDNPSZrm
VMINPSZrm
VGATHERQPSZrm
VORPSZrm
VXORPSZrm
VFPCLASSPSZrm
VINSERTPSZrm
VMOVUPSZrm
VDIVPSZrm
VMAXPSZrm
VCVTSI642SSZrm
VCVTUSI642SSZrm
VCVTSD2SSZrm
VMOVDI2SSZrm
VCVTSI2SSZrm
VCVTUSI2SSZrm
VSUBSSZrm
VMINCSSZrm
VMAXCSSZrm
VADDSSZrm
Int_VUCOMISSZrm
Int_VCOMISSZrm
VMULSSZrm
VMINSSZrm
VCMPSSZrm
VDIVSSZrm
VMOVSSZrm
VMAXSSZrm
VPSRAWZrm
VPUNPCKHBWZrm
VPUNPCKLBWZrm
VPSUBWZrm
VPMOVSXBWZrm
VPMOVZXBWZrm
VPADDWZrm
VPACKSSDWZrm
VPACKUSDWZrm
VPAVGWZrm
VPMULHWZrm
VPSLLWZrm
VPMULLWZrm
VPSRLWZrm
VPBLENDMWZrm
VPTESTNMWZrm
VPERMWZrm
VPTESTMWZrm
VPCMPEQWZrm
VPINSRWZrm
VPABSWZrm
VPMADDUBSWZrm
VPSUBSWZrm
VPADDSWZrm
VPMINSWZrm
VPMULHRSWZrm
VPSUBUSWZrm
VPADDUSWZrm
VPMAXSWZrm
VPCMPGTWZrm
VPMULHUWZrm
VPMINUWZrm
VPMAXUWZrm
VPSRAVWZrm
VPSLLVWZrm
VPSRLVWZrm
MMX_PALIGNR64irm
MMX_PSUBBirm
MMX_PADDBirm
MMX_PAVGBirm
MMX_PCMPEQBirm
MMX_PSUBSBirm
MMX_PADDSBirm
MMX_PSUBUSBirm
MMX_PADDUSBirm
MMX_PCMPGTBirm
MMX_PMINUBirm
MMX_PMAXUBirm
MMX_PACKSSWBirm
MMX_PACKUSWBirm
MMX_PSUBDirm
MMX_PADDDirm
MMX_PANDirm
MMX_CVTPI2PDirm
MMX_PCMPEQDirm
MMX_PCMPGTDirm
MMX_PMADDWDirm
MMX_PUNPCKHWDirm
MMX_PUNPCKLWDirm
MMX_CVTTPD2PIirm
MMX_CVTPD2PIirm
MMX_CVTTPS2PIirm
MMX_CVTPS2PIirm
MMX_PANDNirm
MMX_PSUBQirm
MMX_PADDQirm
MMX_PUNPCKHDQirm
MMX_PUNPCKLDQirm
MMX_PMULUDQirm
MMX_PORirm
MMX_PXORirm
MMX_CVTPI2PSirm
MMX_PSADBWirm
MMX_PUNPCKHBWirm
MMX_PUNPCKLBWirm
MMX_PSUBWirm
MMX_PADDWirm
MMX_PACKSSDWirm
MMX_PAVGWirm
MMX_PMULHWirm
MMX_PMULLWirm
MMX_PCMPEQWirm
MMX_PSUBSWirm
MMX_PADDSWirm
MMX_PMINSWirm
MMX_PSUBUSWirm
MMX_PADDUSWirm
MMX_PMAXSWirm
MMX_PCMPGTWirm
MMX_PMULHUWirm
VPPERMrrm
VPCMOVrrm
MOV32sm
MOV64sm
MOV16sm
EH_SjLj_Setup
SUB_FST0r
ADD_FST0r
MUL_FST0r
COM_FST0r
COMP_FST0r
SUBR_FST0r
DIVR_FST0r
DIV_FST0r
LEA32r
DEC32r
INC32r
MOVPC32r
SETB_C32r
RDSEED32r
RDRAND32r
NEG32r
PUSH32r
CALL32r
IMUL32r
BSWAP32r
JMP32r
POP32r
STR32r
SLDT32r
NOT32r
IDIV32r
SMSW32r
LEA64_32r
LEA64r
DEC64r
INC64r
SETB_C64r
RDSEED64r
RDRAND64r
NEG64r
PUSH64r
CALL64r
IMUL64r
BSWAP64r
JMP64r
POP64r
STR64r
SLDT64r
NOT64r
IDIV64r
SMSW64r
LEA16r
DEC16r
INC16r
SETB_C16r
RDSEED16r
RDRAND16r
NEG16r
PUSH16r
CALL16r
IMUL16r
JMP16r
POP16r
STR16r
LLDT16r
SLDT16r
NOT16r
IDIV16r
LMSW16r
SMSW16r
FNSTSW16r
VBROADCASTF32X2Z256r
VBROADCASTI32X2Z256r
VPBROADCASTBZ256r
VFMADDSUB231PDZ256r
VFMSUB231PDZ256r
VFNMSUB231PDZ256r
VFMSUBADD231PDZ256r
VFMADD231PDZ256r
VFNMADD231PDZ256r
VFMADDSUB132PDZ256r
VFMSUB132PDZ256r
VFNMSUB132PDZ256r
VFMSUBADD132PDZ256r
VFMADD132PDZ256r
VFNMADD132PDZ256r
VFMADDSUB213PDZ256r
VFMSUB213PDZ256r
VFNMSUB213PDZ256r
VFMSUBADD213PDZ256r
VFMADD213PDZ256r
VFNMADD213PDZ256r
VRCP14PDZ256r
VRSQRT14PDZ256r
VGETEXPPDZ256r
VSQRTPDZ256r
VBROADCASTSDZ256r
VPBROADCASTDZ256r
VPBROADCASTQZ256r
VPMADD52HUQZ256r
VPMADD52LUQZ256r
VFMADDSUB231PSZ256r
VFMSUB231PSZ256r
VFNMSUB231PSZ256r
VFMSUBADD231PSZ256r
VFMADD231PSZ256r
VFNMADD231PSZ256r
VFMADDSUB132PSZ256r
VFMSUB132PSZ256r
VFNMSUB132PSZ256r
VFMSUBADD132PSZ256r
VFMADD132PSZ256r
VFNMADD132PSZ256r
VFMADDSUB213PSZ256r
VFMSUB213PSZ256r
VFNMSUB213PSZ256r
VFMSUBADD213PSZ256r
VFMADD213PSZ256r
VFNMADD213PSZ256r
VRCP14PSZ256r
VRSQRT14PSZ256r
VGETEXPPSZ256r
VSQRTPSZ256r
VBROADCASTSSZ256r
VPBROADCASTWZ256r
VPBROADCASTBrZ256r
VPBROADCASTDrZ256r
VPBROADCASTQrZ256r
VPBROADCASTWrZ256r
VPBROADCASTBr_AltZ256r
VPBROADCASTWr_AltZ256r
VBROADCASTI32X2Z128r
VPBROADCASTBZ128r
VFMADDSUB231PDZ128r
VFMSUB231PDZ128r
VFNMSUB231PDZ128r
VFMSUBADD231PDZ128r
VFMADD231PDZ128r
VFNMADD231PDZ128r
VFMADDSUB132PDZ128r
VFMSUB132PDZ128r
VFNMSUB132PDZ128r
VFMSUBADD132PDZ128r
VFMADD132PDZ128r
VFNMADD132PDZ128r
VFMADDSUB213PDZ128r
VFMSUB213PDZ128r
VFNMSUB213PDZ128r
VFMSUBADD213PDZ128r
VFMADD213PDZ128r
VFNMADD213PDZ128r
VRCP14PDZ128r
VRSQRT14PDZ128r
VGETEXPPDZ128r
VSQRTPDZ128r
VPBROADCASTDZ128r
VPBROADCASTQZ128r
VPMADD52HUQZ128r
VPMADD52LUQZ128r
VFMADDSUB231PSZ128r
VFMSUB231PSZ128r
VFNMSUB231PSZ128r
VFMSUBADD231PSZ128r
VFMADD231PSZ128r
VFNMADD231PSZ128r
VFMADDSUB132PSZ128r
VFMSUB132PSZ128r
VFNMSUB132PSZ128r
VFMSUBADD132PSZ128r
VFMADD132PSZ128r
VFNMADD132PSZ128r
VFMADDSUB213PSZ128r
VFMSUB213PSZ128r
VFNMSUB213PSZ128r
VFMSUBADD213PSZ128r
VFMADD213PSZ128r
VFNMADD213PSZ128r
VRCP14PSZ128r
VRSQRT14PSZ128r
VGETEXPPSZ128r
VSQRTPSZ128r
VBROADCASTSSZ128r
VPBROADCASTWZ128r
VPBROADCASTBrZ128r
VPBROADCASTDrZ128r
VPBROADCASTQrZ128r
VPBROADCASTWrZ128r
VPBROADCASTBr_AltZ128r
VPBROADCASTWr_AltZ128r
DEC8r
INC8r
SETB_C8r
NEG8r
IMUL8r
NOT8r
IDIV8r
SETAr
SETBr
VFMADDSUB231PDr
VFMSUB231PDr
VFNMSUB231PDr
VFMSUBADD231PDr
VFMADD231PDr
VFNMADD231PDr
VFMADDSUB132PDr
VFMSUB132PDr
VFNMSUB132PDr
VFMSUBADD132PDr
VFMADD132PDr
VFNMADD132PDr
VEXP2PDr
VFMADDSUB213PDr
VFMSUB213PDr
VFNMSUB213PDr
VFMSUBADD213PDr
VFMADD213PDr
VFNMADD213PDr
VRCP28PDr
VRSQRT28PDr
VROUNDPDr
VGETEXPPDr
VSQRTPDr
VROUNDYPDr
VFMSUB231SDr
VFNMSUB231SDr
VFMADD231SDr
VFNMADD231SDr
VFMSUB132SDr
VFNMSUB132SDr
VFMADD132SDr
VFNMADD132SDr
VFMSUB213SDr
VFNMSUB213SDr
VFMADD213SDr
VFNMADD213SDr
VRCP28SDr
VRSQRT28SDr
VROUNDSDr
VRNDSCALESDr
VGETEXPSDr
VSQRTSDr
SETAEr
SETBEr
SETGEr
SETLEr
SETNEr
SETEr
UCOM_Fr
SETGr
UCOM_FIr
SETLr
SETNOr
CLZEROr
SETOr
UCOM_FPr
UCOM_FIPr
TAILJMPr
SETNPr
UCOM_FPPr
SETPr
VERRr
LTRr
SETNSr
VFMADDSUB231PSr
VFMSUB231PSr
VFNMSUB231PSr
VFMSUBADD231PSr
VFMADD231PSr
VFNMADD231PSr
VFMADDSUB132PSr
VFMSUB132PSr
VFNMSUB132PSr
VFMSUBADD132PSr
VFMADD132PSr
VFNMADD132PSr
VEXP2PSr
VFMADDSUB213PSr
VFMSUB213PSr
VFNMSUB213PSr
VFMSUBADD213PSr
VFMADD213PSr
VFNMADD213PSr
VRCP28PSr
VRSQRT28PSr
VROUNDPSr
VRCPPSr
VGETEXPPSr
VRSQRTPSr
VSQRTPSr
VROUNDYPSr
VFMSUB231SSr
VFNMSUB231SSr
VFMADD231SSr
VFNMADD231SSr
VFMSUB132SSr
VFNMSUB132SSr
VFMADD132SSr
VFNMADD132SSr
VFMSUB213SSr
VFNMSUB213SSr
VFMADD213SSr
VFNMADD213SSr
VRCP28SSr
VRSQRT28SSr
VROUNDSSr
VRNDSCALESSr
VRCPSSr
VGETEXPSSr
VRSQRTSSr
VSQRTSSr
SETSr
RDPKRUr
WRPKRUr
VERWr
VFMADDSUB231PDYr
VFMSUB231PDYr
VFNMSUB231PDYr
VFMSUBADD231PDYr
VFMADD231PDYr
VFNMADD231PDYr
VFMADDSUB132PDYr
VFMSUB132PDYr
VFNMSUB132PDYr
VFMSUBADD132PDYr
VFMADD132PDYr
VFNMADD132PDYr
VFMADDSUB213PDYr
VFMSUB213PDYr
VFNMSUB213PDYr
VFMSUBADD213PDYr
VFMADD213PDYr
VFNMADD213PDYr
VSQRTPDYr
VFMADDSUB231PSYr
VFMSUB231PSYr
VFNMSUB231PSYr
VFMSUBADD231PSYr
VFMADD231PSYr
VFNMADD231PSYr
VFMADDSUB132PSYr
VFMSUB132PSYr
VFNMSUB132PSYr
VFMSUBADD132PSYr
VFMADD132PSYr
VFNMADD132PSYr
VFMADDSUB213PSYr
VFMSUB213PSYr
VFNMSUB213PSYr
VFMSUBADD213PSYr
VFMADD213PSYr
VFNMADD213PSYr
VRCPPSYr
VRSQRTPSYr
VSQRTPSYr
VBROADCASTF32X2Zr
VBROADCASTI32X2Zr
VPBROADCASTBZr
VFMADDSUB231PDZr
VFMSUB231PDZr
VFNMSUB231PDZr
VFMSUBADD231PDZr
VFMADD231PDZr
VFNMADD231PDZr
VFMADDSUB132PDZr
VFMSUB132PDZr
VFNMSUB132PDZr
VFMSUBADD132PDZr
VFMADD132PDZr
VFNMADD132PDZr
VFMADDSUB213PDZr
VFMSUB213PDZr
VFNMSUB213PDZr
VFMSUBADD213PDZr
VFMADD213PDZr
VFNMADD213PDZr
VRCP14PDZr
VRSQRT14PDZr
VSQRTPDZr
VFMSUB231SDZr
VFNMSUB231SDZr
VFMADD231SDZr
VFNMADD231SDZr
VFMSUB132SDZr
VFNMSUB132SDZr
VFMADD132SDZr
VFNMADD132SDZr
VFMSUB213SDZr
VFNMSUB213SDZr
VFMADD213SDZr
VFNMADD213SDZr
VSQRTSDZr
VBROADCASTSDZr
VPBROADCASTDZr
VPBROADCASTQZr
VPMADD52HUQZr
VPMADD52LUQZr
VFMADDSUB231PSZr
VFMSUB231PSZr
VFNMSUB231PSZr
VFMSUBADD231PSZr
VFMADD231PSZr
VFNMADD231PSZr
VFMADDSUB132PSZr
VFMSUB132PSZr
VFNMSUB132PSZr
VFMSUBADD132PSZr
VFMADD132PSZr
VFNMADD132PSZr
VFMADDSUB213PSZr
VFMSUB213PSZr
VFNMSUB213PSZr
VFMSUBADD213PSZr
VFMADD213PSZr
VFNMADD213PSZr
VRCP14PSZr
VRSQRT14PSZr
VSQRTPSZr
VFMSUB231SSZr
VFNMSUB231SSZr
VFMADD231SSZr
VFNMADD231SSZr
VFMSUB132SSZr
VFNMSUB132SSZr
VFMADD132SSZr
VFNMADD132SSZr
VFMSUB213SSZr
VFNMSUB213SSZr
VFMADD213SSZr
VFNMADD213SSZr
VSQRTSSZr
VBROADCASTSSZr
VPBROADCASTWZr
VPBROADCASTBrZr
VPBROADCASTDrZr
VPBROADCASTQrZr
VPBROADCASTWrZr
VPBROADCASTBr_AltZr
VPBROADCASTWr_AltZr
XCHG32ar
XCHG64ar
XCHG16ar
MOV32cr
MOV64cr
MOV32dr
MOV64dr
Int_MemBarrier
OUT32ir
OUT16ir
OUT8ir
KMOVBkr
KMOVDkr
KMOVQkr
KMOVWkr
SBB32mr
LOCK_SUB32mr
ADC32mr
BTC32mr
RELEASE_FADD32mr
RELEASE_ADD32mr
LOCK_ADD32mr
RELEASE_AND32mr
LOCK_AND32mr
MOVBE32mr
CMP32mr
BNDMOVMR32mr
RELEASE_XOR32mr
LOCK_XOR32mr
RELEASE_OR32mr
LOCK_OR32mr
BTR32mr
BTS32mr
BT32mr
RELEASE_MOV32mr
SBB64mr
LOCK_SUB64mr
ADC64mr
BTC64mr
RELEASE_FADD64mr
RELEASE_ADD64mr
LOCK_ADD64mr
RELEASE_AND64mr
LOCK_AND64mr
MMX_MOVD64mr
MOVBE64mr
CMP64mr
MMX_MOVQ64mr
BNDMOVMR64mr
RELEASE_XOR64mr
LOCK_XOR64mr
RELEASE_OR64mr
LOCK_OR64mr
BTR64mr
BTS64mr
BT64mr
RELEASE_MOV64mr
MOVNTI_64mr
VMOVSDto64mr
VFMADDSUBPD4mr
VFMSUBPD4mr
VFNMSUBPD4mr
VFMSUBADDPD4mr
VFMADDPD4mr
VFNMADDPD4mr
VFMSUBSD4mr
VFNMSUBSD4mr
VFMADDSD4mr
VFNMADDSD4mr
VFMADDSUBPS4mr
VFMSUBPS4mr
VFNMSUBPS4mr
VFMSUBADDPS4mr
VFMADDPS4mr
VFNMADDPS4mr
VFMSUBSS4mr
VFNMSUBSS4mr
VFMADDSS4mr
VFNMADDSS4mr
SBB16mr
LOCK_SUB16mr
ADC16mr
BTC16mr
LOCK_ADD16mr
LOCK_AND16mr
MOVBE16mr
ARPL16mr
CMP16mr
LOCK_XOR16mr
LOCK_OR16mr
BTR16mr
BTS16mr
BT16mr
RELEASE_MOV16mr
VMOVDQA32Z256mr
VMOVDQU32Z256mr
VEXTRACTF64x2Z256mr
VEXTRACTI64x2Z256mr
VMOVDQA64Z256mr
VMOVDQU64Z256mr
VEXTRACTF32x4Z256mr
VEXTRACTI32x4Z256mr
VMOVDQU16Z256mr
VMOVDQU8Z256mr
VPMOVUSDBZ256mr
VPMOVSDBZ256mr
VPMOVDBZ256mr
VPMOVUSQBZ256mr
VPMOVSQBZ256mr
VPMOVQBZ256mr
VPMOVUSWBZ256mr
VPMOVSWBZ256mr
VPMOVWBZ256mr
VPSCATTERDDZ256mr
VMOVAPDZ256mr
VSCATTERDPDZ256mr
VSCATTERQPDZ256mr
VCOMPRESSPDZ256mr
VMOVNTPDZ256mr
VMOVUPDZ256mr
VPSCATTERQDZ256mr
VPMOVUSQDZ256mr
VPMOVSQDZ256mr
VPMOVQDZ256mr
VPCOMPRESSDZ256mr
VCVTPS2PHZ256mr
VPSCATTERDQZ256mr
VMOVNTDQZ256mr
VPSCATTERQQZ256mr
VPCOMPRESSQZ256mr
VMOVAPSZ256mr
VSCATTERDPSZ256mr
VSCATTERQPSZ256mr
VCOMPRESSPSZ256mr
VMOVNTPSZ256mr
VMOVUPSZ256mr
VPMOVUSDWZ256mr
VPMOVSDWZ256mr
VPMOVDWZ256mr
VPMOVUSQWZ256mr
VPMOVSQWZ256mr
VPMOVQWZ256mr
VEXTRACTF128mr
VEXTRACTI128mr
VMOVDQA32Z128mr
VMOVDQU32Z128mr
VMOVDQA64Z128mr
VMOVDQU64Z128mr
VMOVDQU16Z128mr
VMOVDQU8Z128mr
VPMOVUSDBZ128mr
VPMOVSDBZ128mr
VPMOVDBZ128mr
VPMOVUSQBZ128mr
VPMOVSQBZ128mr
VPMOVQBZ128mr
VPMOVUSWBZ128mr
VPMOVSWBZ128mr
VPMOVWBZ128mr
VPSCATTERDDZ128mr
VMOVAPDZ128mr
VSCATTERDPDZ128mr
VMOVHPDZ128mr
VMOVLPDZ128mr
VSCATTERQPDZ128mr
VCOMPRESSPDZ128mr
VMOVNTPDZ128mr
VMOVUPDZ128mr
VPSCATTERQDZ128mr
VPMOVUSQDZ128mr
VPMOVSQDZ128mr
VPMOVQDZ128mr
VPCOMPRESSDZ128mr
VCVTPS2PHZ128mr
VPSCATTERDQZ128mr
VMOVNTDQZ128mr
VPSCATTERQQZ128mr
VPCOMPRESSQZ128mr
VMOVAPSZ128mr
VSCATTERDPSZ128mr
VMOVHPSZ128mr
VMOVLPSZ128mr
VSCATTERQPSZ128mr
VCOMPRESSPSZ128mr
VMOVNTPSZ128mr
VMOVUPSZ128mr
VPMOVUSDWZ128mr
VPMOVSDWZ128mr
VPMOVDWZ128mr
VPMOVUSQWZ128mr
VPMOVSQWZ128mr
VPMOVQWZ128mr
SBB8mr
LOCK_SUB8mr
ADC8mr
RELEASE_ADD8mr
LOCK_ADD8mr
RELEASE_AND8mr
LOCK_AND8mr
CMP8mr
RELEASE_XOR8mr
LOCK_XOR8mr
RELEASE_OR8mr
LOCK_OR8mr
RELEASE_MOV8mr
VMOVDQAmr
VPSHABmr
VPSHLBmr
VPEXTRBmr
VPROTBmr
VPSHADmr
VPSHLDmr
VPERMIL2PDmr
VMOVAPDmr
VMOVHPDmr
VMOVLPDmr
VMOVNTPDmr
VMOVUPDmr
VMASKMOVPDmr
VPEXTRDmr
VMOVSDmr
VPROTDmr
VPMASKMOVDmr
VCVTPS2PHmr
VMOVPDI2DImr
VMOVSS2DImr
VMOVPQI2QImr
MOVNTImr
VPSHAQmr
VMOVNTDQmr
VPSHLQmr
VPEXTRQmr
MMX_MOVNTQmr
VPROTQmr
VPMASKMOVQmr
VPERMIL2PSmr
VMOVAPSmr
VMOVHPSmr
VMOVLPSmr
VEXTRACTPSmr
VMOVNTPSmr
VMOVUPSmr
VMASKMOVPSmr
VMOVSSmr
VMOVDQUmr
VPSHAWmr
VPSHLWmr
VPEXTRWmr
VPROTWmr
BNDSTXmr
VFMADDSUBPD4Ymr
VFMSUBPD4Ymr
VFNMSUBPD4Ymr
VFMSUBADDPD4Ymr
VFMADDPD4Ymr
VFNMADDPD4Ymr
VFMADDSUBPS4Ymr
VFMSUBPS4Ymr
VFNMSUBPS4Ymr
VFMSUBADDPS4Ymr
VFMADDPS4Ymr
VFNMADDPS4Ymr
VMOVDQAYmr
VMOVAPDYmr
VMOVNTPDYmr
VMOVUPDYmr
VMASKMOVPDYmr
VPMASKMOVDYmr
VCVTPS2PHYmr
VMOVNTDQYmr
VPMASKMOVQYmr
VMOVAPSYmr
VMOVNTPSYmr
VMOVUPSYmr
VMASKMOVPSYmr
VMOVDQUYmr
VMOVDQA32Zmr
VMOVDQU32Zmr
VEXTRACTF64x2Zmr
VEXTRACTI64x2Zmr
VMOVDQA64Zmr
VMOVDQU64Zmr
VMOVSDto64Zmr
VMOVPQIto64Zmr
VEXTRACTF32x4Zmr
VEXTRACTI32x4Zmr
VEXTRACTF64x4Zmr
VEXTRACTI64x4Zmr
VMOVDQU16Zmr
VMOVDQU8Zmr
VEXTRACTF32x8Zmr
VEXTRACTI32x8Zmr
VPMOVUSDBZmr
VPMOVSDBZmr
VPMOVDBZmr
VPMOVUSQBZmr
VPMOVSQBZmr
VPMOVQBZmr
VPEXTRBZmr
VPMOVUSWBZmr
VPMOVSWBZmr
VPMOVWBZmr
VPSCATTERDDZmr
VMOVAPDZmr
VSCATTERDPDZmr
VSCATTERQPDZmr
VCOMPRESSPDZmr
VMOVNTPDZmr
VMOVUPDZmr
VPSCATTERQDZmr
VPMOVUSQDZmr
VPMOVSQDZmr
VPMOVQDZmr
VPEXTRDZmr
VPCOMPRESSDZmr
VMOVSDZmr
VCVTPS2PHZmr
VMOVPDI2DIZmr
VMOVSS2DIZmr
VMOVPQI2QIZmr
VPSCATTERDQZmr
VMOVNTDQZmr
VPSCATTERQQZmr
VPEXTRQZmr
VPCOMPRESSQZmr
VMOVAPSZmr
VSCATTERDPSZmr
VSCATTERQPSZmr
VCOMPRESSPSZmr
VEXTRACTPSZmr
VMOVNTPSZmr
VMOVUPSZmr
VMOVSSZmr
VPMOVUSDWZmr
VPMOVSDWZmr
VPMOVDWZmr
VPMOVUSQWZmr
VPMOVSQWZmr
VPMOVQWZmr
VPEXTRWZmr
PUSH32rmr
POP32rmr
PUSH64rmr
POP64rmr
PUSH16rmr
POP16rmr
VPPERMrmr
VPCMOVrmr
SHA1MSG1rr
SHA256MSG1rr
PFRCPIT1rr
PFRSQIT1rr
VPSLLDQZ512rr
VPSRLDQZ512rr
VPSADBWZ512rr
CMOVA32rr
SBB32rr
SUB32rr
CMOVB32rr
ADC32rr
BLCIC32rr
BLSIC32rr
T1MSKC32rr
BTC32rr
VMREAD32rr
XADD32rr
AND32rr
CMOVAE32rr
CMOVBE32rr
CMOVGE32rr
CMOVLE32rr
CMOVNE32rr
VMWRITE32rr
CMOVE32rr
BSF32rr
CMPXCHG32rr
CMOVG32rr
BLCI32rr
BZHI32rr
BLSI32rr
BLCMSK32rr
BLSMSK32rr
TZMSK32rr
BNDCL32rr
BLCFILL32rr
BLSFILL32rr
LSL32rr
IMUL32rr
CMOVL32rr
BNDCN32rr
ANDN32rr
IN32rr
CMOVNO32rr
CMOVO32rr
PDEP32rr
CMP32rr
CMOVNP32rr
CMOVP32rr
LAR32rr
XOR32rr
BSR32rr
BLSR32rr
BTR32rr
BEXTR32rr
BLCS32rr
CMOVNS32rr
BTS32rr
CMOVS32rr
BT32rr
POPCNT32rr
LZCNT32rr
TZCNT32rr
TEST32rr
OUT32rr
PEXT32rr
BNDCU32rr
MOV32rr
ADCX32rr
SHLX32rr
MULX32rr
ADOX32rr
SARX32rr
SHRX32rr
SHA1MSG2rr
SHA256MSG2rr
SHA256RNDS2rr
PFRCPIT2rr
CMOVA64rr
SBB64rr
SUB64rr
CMOVB64rr
ADC64rr
BLCIC64rr
BLSIC64rr
T1MSKC64rr
BTC64rr
VMREAD64rr
XADD64rr
AND64rr
Int_VCVTSI2SD64rr
Int_CVTSI2SD64rr
MMX_MOVD64rr
CMOVAE64rr
CMOVBE64rr
CMOVGE64rr
CMOVLE64rr
CMOVNE64rr
VMWRITE64rr
CMOVE64rr
BSF64rr
CMPXCHG64rr
CMOVG64rr
BLCI64rr
BZHI64rr
Int_VCVTTSD2SI64rr
Int_CVTTSD2SI64rr
VCVTSD2SI64rr
Int_VCVTTSS2SI64rr
Int_CVTTSS2SI64rr
VCVTSS2SI64rr
BLSI64rr
BLCMSK64rr
BLSMSK64rr
TZMSK64rr
BNDCL64rr
BLCFILL64rr
BLSFILL64rr
LSL64rr
IMUL64rr
CMOVL64rr
BNDCN64rr
ANDN64rr
CMOVNO64rr
CMOVO64rr
PDEP64rr
CMP64rr
CMOVNP64rr
CMOVP64rr
MMX_MOVQ64rr
LAR64rr
MMX_MOVQ2FR64rr
XOR64rr
BSR64rr
BLSR64rr
BTR64rr
BEXTR64rr
BLCS64rr
CMOVNS64rr
Int_VCVTSI2SS64rr
Int_CVTSI2SS64rr
BTS64rr
CMOVS64rr
BT64rr
POPCNT64rr
LZCNT64rr
TZCNT64rr
TEST64rr
PEXT64rr
BNDCU64rr
MOV64rr
ADCX64rr
SHLX64rr
MULX64rr
ADOX64rr
SARX64rr
SHRX64rr
MMX_MOVD64from64rr
MMX_MOVD64to64rr
VMOVSDto64rr
VMOVPQIto64rr
VFMADDSUBPD4rr
VFMSUBPD4rr
VFNMSUBPD4rr
VFMSUBADDPD4rr
VFMADDPD4rr
VFNMADDPD4rr
VFMSUBSD4rr
VFNMSUBSD4rr
VFMADDSD4rr
VFNMADDSD4rr
VFMADDSUBPS4rr
VFMSUBPS4rr
VFNMSUBPS4rr
VFMSUBADDPS4rr
VFMADDPS4rr
VFNMADDPS4rr
VFMSUBSS4rr
VFNMSUBSS4rr
VFMADDSS4rr
VFNMADDSS4rr
CMOVA16rr
SBB16rr
SUB16rr
CMOVB16rr
ADC16rr
BTC16rr
XADD16rr
AND16rr
CMOVAE16rr
CMOVBE16rr
CMOVGE16rr
CMOVLE16rr
CMOVNE16rr
CMOVE16rr
BSF16rr
CMPXCHG16rr
CMOVG16rr
ARPL16rr
LSL16rr
IMUL16rr
CMOVL16rr
IN16rr
CMOVNO16rr
CMOVO16rr
CMP16rr
CMOVNP16rr
CMOVP16rr
LAR16rr
XOR16rr
BSR16rr
BTR16rr
CMOVNS16rr
BTS16rr
CMOVS16rr
BT16rr
POPCNT16rr
LZCNT16rr
TZCNT16rr
TEST16rr
OUT16rr
MOV16rr
VPERMI2B256rr
VPERMT2B256rr
VPERMI2D256rr
VPERMT2D256rr
VPERMI2PD256rr
VPERMT2PD256rr
VPERMI2Q256rr
VPERMT2Q256rr
VPERMI2PS256rr
VPERMT2PS256rr
VPERMI2W256rr
VPERMT2W256rr
VMOVDQA32Z256rr
VMOVDQU32Z256rr
VEXTRACTF64x2Z256rr
VINSERTF64x2Z256rr
VEXTRACTI64x2Z256rr
VINSERTI64x2Z256rr
VMOVDQA64Z256rr
VMOVDQU64Z256rr
VEXTRACTF32x4Z256rr
VINSERTF32x4Z256rr
VEXTRACTI32x4Z256rr
VINSERTI32x4Z256rr
VMOVDQU16Z256rr
VMOVDQU8Z256rr
VPMOVM2BZ256rr
VPSUBBZ256rr
VPADDBZ256rr
VPMOVUSDBZ256rr
VPMOVSDBZ256rr
VPMOVDBZ256rr
VPSHUFBZ256rr
VPAVGBZ256rr
VPBLENDMBZ256rr
VPTESTNMBZ256rr
VPERMBZ256rr
VPTESTMBZ256rr
VPCMPEQBZ256rr
VPMOVUSQBZ256rr
VPMOVSQBZ256rr
VPMULTISHIFTQBZ256rr
VPMOVQBZ256rr
VPABSBZ256rr
VPSUBSBZ256rr
VPADDSBZ256rr
VPMINSBZ256rr
VPSUBUSBZ256rr
VPADDUSBZ256rr
VPMAXSBZ256rr
VPCMPGTBZ256rr
VPMINUBZ256rr
VPMAXUBZ256rr
VPACKSSWBZ256rr
VPACKUSWBZ256rr
VPMOVUSWBZ256rr
VPMOVSWBZ256rr
VPMOVWBZ256rr
VPMOVM2DZ256rr
VPBROADCASTMW2DZ256rr
VPSRADZ256rr
VPSUBDZ256rr
VPMOVSXBDZ256rr
VPMOVZXBDZ256rr
VPADDDZ256rr
VPANDDZ256rr
VPEXPANDDZ256rr
VPSLLDZ256rr
VPMULLDZ256rr
VPSRLDZ256rr
VPBLENDMDZ256rr
VPTESTNMDZ256rr
VPERMDZ256rr
VPTESTMDZ256rr
VPANDNDZ256rr
VCVTDQ2PDZ256rr
VCVTUDQ2PDZ256rr
VCVTQQ2PDZ256rr
VCVTUQQ2PDZ256rr
VCVTPS2PDZ256rr
VMOVAPDZ256rr
VSUBPDZ256rr
VMINCPDZ256rr
VMAXCPDZ256rr
VADDPDZ256rr
VEXPANDPDZ256rr
VANDPDZ256rr
VSCALEFPDZ256rr
VUNPCKHPDZ256rr
VPERMILPDZ256rr
VUNPCKLPDZ256rr
VMULPDZ256rr
VBLENDMPDZ256rr
VPERMPDZ256rr
VANDNPDZ256rr
VMINPDZ256rr
VORPDZ256rr
VXORPDZ256rr
VFPCLASSPDZ256rr
VCOMPRESSPDZ256rr
VMOVUPDZ256rr
VDIVPDZ256rr
VMAXPDZ256rr
VPCMPEQDZ256rr
VPMOVUSQDZ256rr
VPMOVSQDZ256rr
VPMOVQDZ256rr
VPORDZ256rr
VPXORDZ256rr
VPABSDZ256rr
VPMINSDZ256rr
VPCOMPRESSDZ256rr
VPMAXSDZ256rr
VPCONFLICTDZ256rr
VPCMPGTDZ256rr
VPLZCNTDZ256rr
VPMINUDZ256rr
VPMAXUDZ256rr
VPSRAVDZ256rr
VPSLLVDZ256rr
VPROLVDZ256rr
VPSRLVDZ256rr
VPRORVDZ256rr
VPMADDWDZ256rr
VPUNPCKHWDZ256rr
VPUNPCKLWDZ256rr
VPMOVSXWDZ256rr
VPMOVZXWDZ256rr
VCVTPS2PHZ256rr
VPMOVB2MZ256rr
VPMOVD2MZ256rr
VPMOVQ2MZ256rr
VPMOVW2MZ256rr
VMOVDDUPZ256rr
VMOVSHDUPZ256rr
VMOVSLDUPZ256rr
VPBROADCASTMB2QZ256rr
VPMOVM2QZ256rr
VPSRAQZ256rr
VPSUBQZ256rr
VPMOVSXBQZ256rr
VPMOVZXBQZ256rr
VCVTTPD2DQZ256rr
VCVTPD2DQZ256rr
VCVTTPS2DQZ256rr
VCVTPS2DQZ256rr
VPADDQZ256rr
VPUNPCKHDQZ256rr
VPUNPCKLDQZ256rr
VPSLLDQZ256rr
VPSRLDQZ256rr
VPMULDQZ256rr
VPANDQZ256rr
VPEXPANDQZ256rr
VPUNPCKHQDQZ256rr
VPUNPCKLQDQZ256rr
VCVTTPD2UDQZ256rr
VCVTPD2UDQZ256rr
VCVTTPS2UDQZ256rr
VCVTPS2UDQZ256rr
VPMULUDQZ256rr
VPMOVSXDQZ256rr
VPMOVZXDQZ256rr
VPSLLQZ256rr
VPMULLQZ256rr
VPSRLQZ256rr
VPBLENDMQZ256rr
VPTESTNMQZ256rr
VPERMQZ256rr
VPTESTMQZ256rr
VPANDNQZ256rr
VCVTTPD2QQZ256rr
VCVTPD2QQZ256rr
VCVTTPS2QQZ256rr
VCVTPS2QQZ256rr
VPCMPEQQZ256rr
VCVTTPD2UQQZ256rr
VCVTPD2UQQZ256rr
VCVTTPS2UQQZ256rr
VCVTPS2UQQZ256rr
VPORQZ256rr
VPXORQZ256rr
VPABSQZ256rr
VPMINSQZ256rr
VPCOMPRESSQZ256rr
VPMAXSQZ256rr
VPCONFLICTQZ256rr
VPCMPGTQZ256rr
VPLZCNTQZ256rr
VPMINUQZ256rr
VPMAXUQZ256rr
VPSRAVQZ256rr
VPSLLVQZ256rr
VPROLVQZ256rr
VPSRLVQZ256rr
VPRORVQZ256rr
VPMOVSXWQZ256rr
VPMOVZXWQZ256rr
VCVTPD2PSZ256rr
VCVTPH2PSZ256rr
VCVTDQ2PSZ256rr
VCVTUDQ2PSZ256rr
VCVTQQ2PSZ256rr
VCVTUQQ2PSZ256rr
VMOVAPSZ256rr
VSUBPSZ256rr
VMINCPSZ256rr
VMAXCPSZ256rr
VADDPSZ256rr
VEXPANDPSZ256rr
VANDPSZ256rr
VSCALEFPSZ256rr
VUNPCKHPSZ256rr
VPERMILPSZ256rr
VUNPCKLPSZ256rr
VMULPSZ256rr
VBLENDMPSZ256rr
VPERMPSZ256rr
VANDNPSZ256rr
VMINPSZ256rr
VORPSZ256rr
VXORPSZ256rr
VFPCLASSPSZ256rr
VCOMPRESSPSZ256rr
VMOVUPSZ256rr
VDIVPSZ256rr
VMAXPSZ256rr
VPMOVM2WZ256rr
VPSRAWZ256rr
VPSADBWZ256rr
VPUNPCKHBWZ256rr
VPUNPCKLBWZ256rr
VPSUBWZ256rr
VPMOVSXBWZ256rr
VPMOVZXBWZ256rr
VPADDWZ256rr
VPACKSSDWZ256rr
VPACKUSDWZ256rr
VPMOVUSDWZ256rr
VPMOVSDWZ256rr
VPMOVDWZ256rr
VPAVGWZ256rr
VPMULHWZ256rr
VPSLLWZ256rr
VPMULLWZ256rr
VPSRLWZ256rr
VPBLENDMWZ256rr
VPTESTNMWZ256rr
VPERMWZ256rr
VPTESTMWZ256rr
VPCMPEQWZ256rr
VPMOVUSQWZ256rr
VPMOVSQWZ256rr
VPMOVQWZ256rr
VPABSWZ256rr
VPMADDUBSWZ256rr
VPSUBSWZ256rr
VPADDSWZ256rr
VPMINSWZ256rr
VPMULHRSWZ256rr
VPSUBUSWZ256rr
VPADDUSWZ256rr
VPMAXSWZ256rr
VPCMPGTWZ256rr
VPMULHUWZ256rr
VPMINUWZ256rr
VPMAXUWZ256rr
VPSRAVWZ256rr
VPSLLVWZ256rr
VPSRLVWZ256rr
VPERMI2B128rr
VPERMT2B128rr
VPERMI2D128rr
VPERMT2D128rr
VPERMI2PD128rr
VPERMT2PD128rr
VPERM2F128rr
VEXTRACTF128rr
VINSERTF128rr
VPERM2I128rr
VEXTRACTI128rr
VINSERTI128rr
VPCMPESTRM128rr
VPCMPISTRM128rr
VPERMI2Q128rr
VPERMT2Q128rr
VPERMI2PS128rr
VPERMT2PS128rr
VAESKEYGENASSIST128rr
VPERMI2W128rr
VPERMT2W128rr
VMOVDQA32Z128rr
VMOVDQU32Z128rr
VMOVDQA64Z128rr
VMOVDQU64Z128rr
VMOVDQU16Z128rr
VMOVDQU8Z128rr
VPMOVM2BZ128rr
VPSUBBZ128rr
VPADDBZ128rr
VPMOVUSDBZ128rr
VPMOVSDBZ128rr
VPMOVDBZ128rr
VPSHUFBZ128rr
VPAVGBZ128rr
VPBLENDMBZ128rr
VPTESTNMBZ128rr
VPERMBZ128rr
VPTESTMBZ128rr
VPCMPEQBZ128rr
VPMOVUSQBZ128rr
VPMOVSQBZ128rr
VPMULTISHIFTQBZ128rr
VPMOVQBZ128rr
VPABSBZ128rr
VPSUBSBZ128rr
VPADDSBZ128rr
VPMINSBZ128rr
VPSUBUSBZ128rr
VPADDUSBZ128rr
VPMAXSBZ128rr
VPCMPGTBZ128rr
VPMINUBZ128rr
VPMAXUBZ128rr
VPACKSSWBZ128rr
VPACKUSWBZ128rr
VPMOVUSWBZ128rr
VPMOVSWBZ128rr
VPMOVWBZ128rr
VPMOVM2DZ128rr
VPBROADCASTMW2DZ128rr
VPSRADZ128rr
VPSUBDZ128rr
VPMOVSXBDZ128rr
VPMOVZXBDZ128rr
VPADDDZ128rr
VPANDDZ128rr
VPEXPANDDZ128rr
VPSLLDZ128rr
VPMULLDZ128rr
VPSRLDZ128rr
VPBLENDMDZ128rr
VPTESTNMDZ128rr
VPTESTMDZ128rr
VPANDNDZ128rr
VCVTDQ2PDZ128rr
VCVTUDQ2PDZ128rr
VCVTQQ2PDZ128rr
VCVTUQQ2PDZ128rr
VCVTPS2PDZ128rr
VMOVAPDZ128rr
VSUBPDZ128rr
VMINCPDZ128rr
VMAXCPDZ128rr
VADDPDZ128rr
VEXPANDPDZ128rr
VANDPDZ128rr
VSCALEFPDZ128rr
VUNPCKHPDZ128rr
VPERMILPDZ128rr
VUNPCKLPDZ128rr
VMULPDZ128rr
VBLENDMPDZ128rr
VANDNPDZ128rr
VMINPDZ128rr
VORPDZ128rr
VXORPDZ128rr
VFPCLASSPDZ128rr
VCOMPRESSPDZ128rr
VMOVUPDZ128rr
VDIVPDZ128rr
VMAXPDZ128rr
VPCMPEQDZ128rr
VPMOVUSQDZ128rr
VPMOVSQDZ128rr
VPMOVQDZ128rr
VPORDZ128rr
VPXORDZ128rr
VPABSDZ128rr
VSCALEFSDZ128rr
VPMINSDZ128rr
VPCOMPRESSDZ128rr
VPMAXSDZ128rr
VPCONFLICTDZ128rr
VPCMPGTDZ128rr
VPLZCNTDZ128rr
VPMINUDZ128rr
VPMAXUDZ128rr
VPSRAVDZ128rr
VPSLLVDZ128rr
VPROLVDZ128rr
VPSRLVDZ128rr
VPRORVDZ128rr
VPMADDWDZ128rr
VPUNPCKHWDZ128rr
VPUNPCKLWDZ128rr
VPMOVSXWDZ128rr
VPMOVZXWDZ128rr
VCVTPS2PHZ128rr
VPMOVB2MZ128rr
VPMOVD2MZ128rr
VPMOVQ2MZ128rr
VPMOVW2MZ128rr
VMOVDDUPZ128rr
VMOVSHDUPZ128rr
VMOVSLDUPZ128rr
VPBROADCASTMB2QZ128rr
VPMOVM2QZ128rr
VPSRAQZ128rr
VPSUBQZ128rr
VPMOVSXBQZ128rr
VPMOVZXBQZ128rr
VCVTTPD2DQZ128rr
VCVTPD2DQZ128rr
VCVTTPS2DQZ128rr
VCVTPS2DQZ128rr
VPADDQZ128rr
VPUNPCKHDQZ128rr
VPUNPCKLDQZ128rr
VPSLLDQZ128rr
VPSRLDQZ128rr
VPMULDQZ128rr
VPANDQZ128rr
VPEXPANDQZ128rr
VPUNPCKHQDQZ128rr
VPUNPCKLQDQZ128rr
VCVTTPD2UDQZ128rr
VCVTPD2UDQZ128rr
VCVTTPS2UDQZ128rr
VCVTPS2UDQZ128rr
VPMULUDQZ128rr
VPMOVSXDQZ128rr
VPMOVZXDQZ128rr
VPSLLQZ128rr
VPMULLQZ128rr
VPSRLQZ128rr
VPBLENDMQZ128rr
VPTESTNMQZ128rr
VPTESTMQZ128rr
VPANDNQZ128rr
VCVTTPD2QQZ128rr
VCVTPD2QQZ128rr
VCVTTPS2QQZ128rr
VCVTPS2QQZ128rr
VPCMPEQQZ128rr
VCVTTPD2UQQZ128rr
VCVTPD2UQQZ128rr
VCVTTPS2UQQZ128rr
VCVTPS2UQQZ128rr
VPORQZ128rr
VPXORQZ128rr
VPABSQZ128rr
VPMINSQZ128rr
VPCOMPRESSQZ128rr
VPMAXSQZ128rr
VPCONFLICTQZ128rr
VPCMPGTQZ128rr
VPLZCNTQZ128rr
VPMINUQZ128rr
VPMAXUQZ128rr
VPSRAVQZ128rr
VPSLLVQZ128rr
VPROLVQZ128rr
VPSRLVQZ128rr
VPRORVQZ128rr
VPMOVSXWQZ128rr
VPMOVZXWQZ128rr
VCVTPD2PSZ128rr
VCVTPH2PSZ128rr
VCVTDQ2PSZ128rr
VCVTUDQ2PSZ128rr
VCVTQQ2PSZ128rr
VCVTUQQ2PSZ128rr
VMOVAPSZ128rr
VSUBPSZ128rr
VMINCPSZ128rr
VMAXCPSZ128rr
VADDPSZ128rr
VEXPANDPSZ128rr
VANDPSZ128rr
VSCALEFPSZ128rr
VUNPCKHPSZ128rr
VPERMILPSZ128rr
VUNPCKLPSZ128rr
VMULPSZ128rr
VBLENDMPSZ128rr
VANDNPSZ128rr
VMINPSZ128rr
VORPSZ128rr
VXORPSZ128rr
VFPCLASSPSZ128rr
VCOMPRESSPSZ128rr
VMOVUPSZ128rr
VDIVPSZ128rr
VMAXPSZ128rr
VSCALEFSSZ128rr
VPMOVM2WZ128rr
VPSRAWZ128rr
VPSADBWZ128rr
VPUNPCKHBWZ128rr
VPUNPCKLBWZ128rr
VPSUBWZ128rr
VPMOVSXBWZ128rr
VPMOVZXBWZ128rr
VPADDWZ128rr
VPACKSSDWZ128rr
VPACKUSDWZ128rr
VPMOVUSDWZ128rr
VPMOVSDWZ128rr
VPMOVDWZ128rr
VPAVGWZ128rr
VPMULHWZ128rr
VPSLLWZ128rr
VPMULLWZ128rr
VPSRLWZ128rr
VPBLENDMWZ128rr
VPTESTNMWZ128rr
VPERMWZ128rr
VPTESTMWZ128rr
VPCMPEQWZ128rr
VPMOVUSQWZ128rr
VPMOVSQWZ128rr
VPMOVQWZ128rr
VPABSWZ128rr
VPMADDUBSWZ128rr
VPSUBSWZ128rr
VPADDSWZ128rr
VPMINSWZ128rr
VPMULHRSWZ128rr
VPSUBUSWZ128rr
VPADDUSWZ128rr
VPMAXSWZ128rr
VPCMPGTWZ128rr
VPMULHUWZ128rr
VPMINUWZ128rr
VPMAXUWZ128rr
VPSRAVWZ128rr
VPSLLVWZ128rr
VPSRLVWZ128rr
SBB8rr
SUB8rr
ADC8rr
XADD8rr
AND8rr
CMPXCHG8rr
IN8rr
CMP8rr
XOR8rr
TEST8rr
OUT8rr
MOV8rr
VMOVDQArr
VPERMI2Brr
VPERMT2Brr
VPSHABrr
VPSUBBrr
KADDBrr
VPADDBrr
KANDBrr
VPSHUFBrr
VPAVGBrr
VPMOVMSKBrr
MMX_PMOVMSKBrr
VPSHLBrr
KANDNBrr
VPCMPEQBrr
KORBrr
KXNORBrr
KXORBrr
VPINSRBrr
VPEXTRBrr
VPABSBrr
VPSUBSBrr
VPADDSBrr
VPMINSBrr
VPSUBUSBrr
VPADDUSBrr
PAVGUSBrr
VPMAXSBrr
VPCMPGTBrr
KNOTBrr
VPROTBrr
VPBROADCASTBrr
KTESTBrr
KORTESTBrr
VPMINUBrr
PFSUBrr
VPMAXUBrr
VPBLENDVBrr
VPACKSSWBrr
VPACKUSWBrr
PFACCrr
PFNACCrr
PFPNACCrr
VAESDECrr
VAESIMCrr
VAESENCrr
VPERMI2Drr
VPERMT2Drr
VPSHADrr
VPSRADrr
MMX_PSRADrr
VPHADDBDrr
VPHADDUBDrr
VPHSUBDrr
VPSUBDrr
VPMOVSXBDrr
VPMOVZXBDrr
PFADDrr
VPHADDDrr
KADDDrr
VPADDDrr
KANDDrr
VPMACSDDrr
VPMACSSDDrr
PI2FDrr
PF2IDrr
VPSHLDrr
VPSLLDrr
MMX_PSLLDrr
VPMULLDrr
VPSRLDrr
MMX_PSRLDrr
VPANDrr
KANDNDrr
VPERMI2PDrr
VPERMIL2PDrr
VCVTDQ2PDrr
VCVTPS2PDrr
VPERMT2PDrr
VMOVAPDrr
PSWAPDrr
VADDSUBPDrr
VHSUBPDrr
VSUBPDrr
VMINCPDrr
VMAXCPDrr
VHADDPDrr
VADDPDrr
VANDPDrr
VUNPCKHPDrr
VMOVMSKPDrr
VPERMILPDrr
VUNPCKLPDrr
VMULPDrr
VANDNPDrr
VMINPDrr
VORPDrr
VXORPDrr
VTESTPDrr
VMOVUPDrr
VBLENDVPDrr
VDIVPDrr
VMAXPDrr
VFRCZPDrr
VPCMPEQDrr
KORDrr
KXNORDrr
KXORDrr
VPINSRDrr
VPEXTRDrr
Int_VCVTSI2SDrr
Int_CVTSI2SDrr
Int_VCVTSS2SDrr
Int_CVTSS2SDrr
VRCP14SDrr
VRSQRT14SDrr
VPABSDrr
VSUBSDrr
VMINCSDrr
VMAXCSDrr
VADDSDrr
Int_VUCOMISDrr
Int_UCOMISDrr
Int_VCOMISDrr
Int_COMISDrr
VMULSDrr
VPMINSDrr
VMINSDrr
Int_VCMPSDrr
Int_CMPSDrr
VFPCLASSSDrr
VDIVSDrr
VMOVSDrr
VPMAXSDrr
VMAXSDrr
VFRCZSDrr
VMOV64toSDrr
VPCMPGTDrr
KNOTDrr
VPROTDrr
VPBROADCASTDrr
KTESTDrr
KORTESTDrr
VPMINUDrr
VPMAXUDrr
VPSRAVDrr
VPSLLVDrr
VPSRLVDrr
VPHSUBWDrr
VPHADDWDrr
VPMADDWDrr
VPUNPCKHWDrr
KUNPCKWDrr
VPUNPCKLWDrr
VPMACSWDrr
VPMADCSWDrr
VPMACSSWDrr
VPMADCSSWDrr
VPHADDUWDrr
VPMOVSXWDrr
VPMOVZXWDrr
PFCMPGErr
SHA1NEXTErr
LD_Frr
ST_Frr
VCVTPS2PHrr
VPMACSDQHrr
VPMACSSDQHrr
VMOVPDI2DIrr
VMOVSS2DIrr
VMOVDI2PDIrr
VMOVPQI2QIrr
VMOVZPQILo2PQIrr
VMOV64toPQIrr
VPCMPESTRIrr
VPCMPISTRIrr
Int_VCVTTSD2SIrr
Int_CVTTSD2SIrr
VCVTSD2SIrr
Int_VCVTTSS2SIrr
Int_CVTTSS2SIrr
VCVTSS2SIrr
VPMACSDQLrr
VPMACSSDQLrr
PFMULrr
BNDMOVRMrr
VPANDNrr
PFMINrr
PFRCPrr
ST_FPrr
VMOVDDUPrr
VMOVSHDUPrr
VMOVSLDUPrr
MMX_MOVFR642Qrr
VPERMI2Qrr
MMX_MOVDQ2Qrr
VPERMT2Qrr
VPSHAQrr
VPHADDBQrr
VPHADDUBQrr
VPSUBQrr
VPMOVSXBQrr
VPMOVZXBQrr
VCVTTPD2DQrr
VCVTPD2DQrr
MMX_MOVQ2DQrr
VCVTTPS2DQrr
VCVTPS2DQrr
VPHSUBDQrr
KADDQrr
VPADDQrr
VPHADDDQrr
VPUNPCKHDQrr
KUNPCKDQrr
VPUNPCKLDQrr
VPMULDQrr
KANDQrr
VPUNPCKHQDQrr
VPUNPCKLQDQrr
VPCLMULQDQrr
VPHADDUDQrr
VPMULUDQrr
VPMOVSXDQrr
VPMOVZXDQrr
PFCMPEQrr
VPSHLQrr
VPSLLQrr
MMX_PSLLQrr
VPSRLQrr
MMX_PSRLQrr
KANDNQrr
VPCMPEQQrr
KORQrr
KXNORQrr
KXORQrr
VPINSRQrr
VPEXTRQrr
VPCMPGTQrr
KNOTQrr
VPROTQrr
VPBROADCASTQrr
KTESTQrr
KORTESTQrr
VPSLLVQrr
VPSRLVQrr
VPHADDWQrr
VPHADDUWQrr
VPMOVSXWQrr
VPMOVZXWQrr
PFSUBRrr
BNDMOVMRrr
VPORrr
VPXORrr
VCVTPD2PSrr
VCVTPH2PSrr
VPERMI2PSrr
VPERMIL2PSrr
VCVTDQ2PSrr
VPERMT2PSrr
VMOVAPSrr
VADDSUBPSrr
VHSUBPSrr
VSUBPSrr
VMINCPSrr
VMAXCPSrr
VHADDPSrr
VADDPSrr
VANDPSrr
VUNPCKHPSrr
VMOVLHPSrr
VMOVMSKPSrr
VMOVHLPSrr
VPERMILPSrr
VUNPCKLPSrr
VMULPSrr
VANDNPSrr
VMINPSrr
VORPSrr
VXORPSrr
VEXTRACTPSrr
VINSERTPSrr
VTESTPSrr
VMOVUPSrr
VBLENDVPSrr
VDIVPSrr
VMAXPSrr
VFRCZPSrr
Int_VCVTSD2SSrr
Int_CVTSD2SSrr
VMOVDI2SSrr
Int_VCVTSI2SSrr
Int_CVTSI2SSrr
VRCP14SSrr
VRSQRT14SSrr
VSUBSSrr
VMINCSSrr
VMAXCSSrr
VADDSSrr
Int_VUCOMISSrr
Int_UCOMISSrr
Int_VCOMISSrr
Int_COMISSrr
VMULSSrr
VMINSSrr
Int_VCMPSSrr
Int_CMPSSrr
VFPCLASSSSrr
VBROADCASTSSrr
VDIVSSrr
VMOVSSrr
VMAXSSrr
VFRCZSSrr
PFCMPGTrr
MWAITrr
PFRSQRTrr
VAESDECLASTrr
VAESENCLASTrr
VPTESTrr
VMOVDQUrr
VPERMI2Wrr
VPERMT2Wrr
VPSHAWrr
VPSRAWrr
MMX_PSRAWrr
VPHSUBBWrr
VPSADBWrr
VPHADDBWrr
VPUNPCKHBWrr
KUNPCKBWrr
VPUNPCKLBWrr
VPHADDUBWrr
VPHSUBWrr
VPSUBWrr
VPMOVSXBWrr
VPMOVZXBWrr
VPHADDWrr
KADDWrr
VPADDWrr
KANDWrr
VPACKSSDWrr
VPACKUSDWrr
PI2FWrr
VPAVGWrr
VPMULHWrr
PF2IWrr
VPSHLWrr
VPSLLWrr
MMX_PSLLWrr
VPMULLWrr
VPSRLWrr
MMX_PSRLWrr
KANDNWrr
VPCMPEQWrr
PMULHRWrr
KORWrr
KXNORWrr
KXORWrr
VPABSWrr
VPMADDUBSWrr
VPSUBSWrr
VPADDSWrr
VPMINSWrr
VPMULHRSWrr
VPSUBUSWrr
VPADDUSWrr
VPMAXSWrr
VPCMPGTWrr
KNOTWrr
VPROTWrr
VPBROADCASTWrr
KTESTWrr
KORTESTWrr
VPMULHUWrr
VPMINUWrr
VPMAXUWrr
VPMACSWWrr
VPMACSSWWrr
PFMAXrr
VFMADDSUBPD4Yrr
VFMSUBPD4Yrr
VFNMSUBPD4Yrr
VFMSUBADDPD4Yrr
VFMADDPD4Yrr
VFNMADDPD4Yrr
VFMADDSUBPS4Yrr
VFMSUBPS4Yrr
VFNMSUBPS4Yrr
VFMSUBADDPS4Yrr
VFMADDPS4Yrr
VFNMADDPS4Yrr
VMOVDQAYrr
VPSUBBYrr
VPADDBYrr
VPSHUFBYrr
VPAVGBYrr
VPMOVMSKBYrr
VPCMPEQBYrr
VPABSBYrr
VPSUBSBYrr
VPADDSBYrr
VPMINSBYrr
VPSUBUSBYrr
VPADDUSBYrr
VPMAXSBYrr
VPCMPGTBYrr
VPBROADCASTBYrr
VPMINUBYrr
VPMAXUBYrr
VPBLENDVBYrr
VPACKSSWBYrr
VPACKUSWBYrr
VPSRADYrr
VPHSUBDYrr
VPSUBDYrr
VPMOVSXBDYrr
VPMOVZXBDYrr
VPHADDDYrr
VPADDDYrr
VPSLLDYrr
VPMULLDYrr
VPSRLDYrr
VPERMDYrr
VPANDYrr
VCVTDQ2PDYrr
VCVTPS2PDYrr
VMOVAPDYrr
VADDSUBPDYrr
VHSUBPDYrr
VSUBPDYrr
VMINCPDYrr
VMAXCPDYrr
VHADDPDYrr
VADDPDYrr
VANDPDYrr
VUNPCKHPDYrr
VMOVMSKPDYrr
VPERMILPDYrr
VUNPCKLPDYrr
VMULPDYrr
VANDNPDYrr
VMINPDYrr
VORPDYrr
VXORPDYrr
VTESTPDYrr
VMOVUPDYrr
VBLENDVPDYrr
VDIVPDYrr
VMAXPDYrr
VPCMPEQDYrr
VPABSDYrr
VPMINSDYrr
VBROADCASTSDYrr
VPMAXSDYrr
VPCMPGTDYrr
VPBROADCASTDYrr
VPMINUDYrr
VPMAXUDYrr
VPSRAVDYrr
VPSLLVDYrr
VPSRLVDYrr
VPMADDWDYrr
VPUNPCKHWDYrr
VPUNPCKLWDYrr
VPMOVSXWDYrr
VPMOVZXWDYrr
VCVTPS2PHYrr
VPANDNYrr
VMOVDDUPYrr
VMOVSHDUPYrr
VMOVSLDUPYrr
VPSUBQYrr
VPMOVSXBQYrr
VPMOVZXBQYrr
VCVTTPD2DQYrr
VCVTPD2DQYrr
VCVTTPS2DQYrr
VCVTPS2DQYrr
VPADDQYrr
VPUNPCKHDQYrr
VPUNPCKLDQYrr
VPMULDQYrr
VPUNPCKHQDQYrr
VPUNPCKLQDQYrr
VPMULUDQYrr
VPMOVSXDQYrr
VPMOVZXDQYrr
VPSLLQYrr
VPSRLQYrr
VPCMPEQQYrr
VPCMPGTQYrr
VPBROADCASTQYrr
VPSLLVQYrr
VPSRLVQYrr
VPMOVSXWQYrr
VPMOVZXWQYrr
VPORYrr
VPXORYrr
VCVTPD2PSYrr
VCVTPH2PSYrr
VCVTDQ2PSYrr
VMOVAPSYrr
VADDSUBPSYrr
VHSUBPSYrr
VSUBPSYrr
VMINCPSYrr
VMAXCPSYrr
VHADDPSYrr
VADDPSYrr
VANDPSYrr
VUNPCKHPSYrr
VMOVMSKPSYrr
VPERMILPSYrr
VUNPCKLPSYrr
VMULPSYrr
VPERMPSYrr
VANDNPSYrr
VMINPSYrr
VORPSYrr
VXORPSYrr
VTESTPSYrr
VMOVUPSYrr
VBLENDVPSYrr
VDIVPSYrr
VMAXPSYrr
VBROADCASTSSYrr
VPTESTYrr
VMOVDQUYrr
VPSRAWYrr
VPSADBWYrr
VPUNPCKHBWYrr
VPUNPCKLBWYrr
VPHSUBWYrr
VPSUBWYrr
VPMOVSXBWYrr
VPMOVZXBWYrr
VPHADDWYrr
VPADDWYrr
VPACKSSDWYrr
VPACKUSDWYrr
VPAVGWYrr
VPMULHWYrr
VPSLLWYrr
VPMULLWYrr
VPSRLWYrr
VPCMPEQWYrr
VPABSWYrr
VPMADDUBSWYrr
VPSUBSWYrr
VPADDSWYrr
VPMINSWYrr
VPMULHRSWYrr
VPSUBUSWYrr
VPADDUSWYrr
VPMAXSWYrr
VPCMPGTWYrr
VPBROADCASTWYrr
VPMULHUWYrr
VPMINUWYrr
VPMAXUWYrr
VMOVDQA32Zrr
VMOVDQU32Zrr
VEXTRACTF64x2Zrr
VINSERTF64x2Zrr
VEXTRACTI64x2Zrr
VINSERTI64x2Zrr
VMOVDQA64Zrr
VCVTTSD2SI64Zrr
VCVTSD2SI64Zrr
VCVTTSS2SI64Zrr
VCVTSS2SI64Zrr
VCVTTSD2USI64Zrr
VCVTSD2USI64Zrr
VCVTTSS2USI64Zrr
VCVTSS2USI64Zrr
VMOVDQU64Zrr
VMOVSDto64Zrr
VMOVPQIto64Zrr
VEXTRACTF32x4Zrr
VINSERTF32x4Zrr
VEXTRACTI32x4Zrr
VINSERTI32x4Zrr
VEXTRACTF64x4Zrr
VINSERTF64x4Zrr
VEXTRACTI64x4Zrr
VINSERTI64x4Zrr
VMOVDQU16Zrr
VMOVDQU8Zrr
VEXTRACTF32x8Zrr
VINSERTF32x8Zrr
VEXTRACTI32x8Zrr
VINSERTI32x8Zrr
VPMOVM2BZrr
VPSUBBZrr
VPADDBZrr
VPMOVUSDBZrr
VPMOVSDBZrr
VPMOVDBZrr
VPSHUFBZrr
VPAVGBZrr
VPBLENDMBZrr
VPTESTNMBZrr
VPERMBZrr
VPTESTMBZrr
VPCMPEQBZrr
VPMOVUSQBZrr
VPMOVSQBZrr
VPMULTISHIFTQBZrr
VPMOVQBZrr
VPINSRBZrr
VPEXTRBZrr
VPABSBZrr
VPSUBSBZrr
VPADDSBZrr
VPMINSBZrr
VPSUBUSBZrr
VPADDUSBZrr
VPMAXSBZrr
VPCMPGTBZrr
VPMINUBZrr
VPMAXUBZrr
VPACKSSWBZrr
VPACKUSWBZrr
VPMOVUSWBZrr
VPMOVSWBZrr
VPMOVWBZrr
VPMOVM2DZrr
VPBROADCASTMW2DZrr
VPSRADZrr
VPSUBDZrr
VPMOVSXBDZrr
VPMOVZXBDZrr
VPADDDZrr
VPANDDZrr
VPEXPANDDZrr
VPSLLDZrr
VPMULLDZrr
VPSRLDZrr
VPBLENDMDZrr
VPTESTNMDZrr
VPERMDZrr
VPTESTMDZrr
VPANDNDZrr
VCVTDQ2PDZrr
VCVTUDQ2PDZrr
VCVTQQ2PDZrr
VCVTUQQ2PDZrr
VCVTPS2PDZrr
VMOVAPDZrr
VSUBPDZrr
VMINCPDZrr
VMAXCPDZrr
VADDPDZrr
VEXPANDPDZrr
VANDPDZrr
VSCALEFPDZrr
VUNPCKHPDZrr
VPERMILPDZrr
VUNPCKLPDZrr
VMULPDZrr
VBLENDMPDZrr
VPERMPDZrr
VANDNPDZrr
VMINPDZrr
VORPDZrr
VXORPDZrr
VFPCLASSPDZrr
VCOMPRESSPDZrr
VMOVUPDZrr
VDIVPDZrr
VMAXPDZrr
VPCMPEQDZrr
VPMOVUSQDZrr
VPMOVSQDZrr
VPMOVQDZrr
VPORDZrr
VPXORDZrr
VPINSRDZrr
VPEXTRDZrr
VCVTSI642SDZrr
VCVTUSI642SDZrr
VCVTSI2SDZrr
VCVTUSI2SDZrr
VCVTSS2SDZrr
VPABSDZrr
VSUBSDZrr
VMINCSDZrr
VMAXCSDZrr
VADDSDZrr
Int_VUCOMISDZrr
Int_VCOMISDZrr
VMULSDZrr
VPMINSDZrr
VMINSDZrr
VCMPSDZrr
VPCOMPRESSDZrr
VDIVSDZrr
VMOVSDZrr
VPMAXSDZrr
VMAXSDZrr
VMOV64toSDZrr
VPCONFLICTDZrr
VPCMPGTDZrr
VPLZCNTDZrr
VPMINUDZrr
VPMAXUDZrr
VPSRAVDZrr
VPSLLVDZrr
VPROLVDZrr
VPSRLVDZrr
VPRORVDZrr
VPMADDWDZrr
VPUNPCKHWDZrr
VPUNPCKLWDZrr
VPMOVSXWDZrr
VPMOVZXWDZrr
VCVTPS2PHZrr
VMOVPDI2DIZrr
VMOVSS2DIZrr
VMOVDI2PDIZrr
VMOVPQI2QIZrr
VMOVZPQILo2PQIZrr
VMOV64toPQIZrr
VCVTTSD2SIZrr
VCVTSD2SIZrr
VCVTTSS2SIZrr
VCVTSS2SIZrr
VCVTTSD2USIZrr
VCVTSD2USIZrr
VCVTTSS2USIZrr
VCVTSS2USIZrr
VPMOVB2MZrr
VPMOVD2MZrr
VPMOVQ2MZrr
VPMOVW2MZrr
VMOVDDUPZrr
VMOVSHDUPZrr
VMOVSLDUPZrr
VPBROADCASTMB2QZrr
VPMOVM2QZrr
VPSRAQZrr
VPSUBQZrr
VPMOVSXBQZrr
VPMOVZXBQZrr
VCVTTPD2DQZrr
VCVTPD2DQZrr
VCVTTPS2DQZrr
VCVTPS2DQZrr
VPADDQZrr
VPUNPCKHDQZrr
VPUNPCKLDQZrr
VPMULDQZrr
VPANDQZrr
VPEXPANDQZrr
VPUNPCKHQDQZrr
VPUNPCKLQDQZrr
VCVTTPD2UDQZrr
VCVTPD2UDQZrr
VCVTTPS2UDQZrr
VCVTPS2UDQZrr
VPMULUDQZrr
VPMOVSXDQZrr
VPMOVZXDQZrr
VPSLLQZrr
VPMULLQZrr
VPSRLQZrr
VPBLENDMQZrr
VPTESTNMQZrr
VPERMQZrr
VPTESTMQZrr
VPANDNQZrr
VCVTTPD2QQZrr
VCVTPD2QQZrr
VCVTTPS2QQZrr
VCVTPS2QQZrr
VPCMPEQQZrr
VCVTTPD2UQQZrr
VCVTPD2UQQZrr
VCVTTPS2UQQZrr
VCVTPS2UQQZrr
VPORQZrr
VPXORQZrr
VPINSRQZrr
VPEXTRQZrr
VPABSQZrr
VPMINSQZrr
VPCOMPRESSQZrr
VPMAXSQZrr
VPCONFLICTQZrr
VPCMPGTQZrr
VPLZCNTQZrr
VPMINUQZrr
VPMAXUQZrr
VPSRAVQZrr
VPSLLVQZrr
VPROLVQZrr
VPSRLVQZrr
VPRORVQZrr
VPMOVSXWQZrr
VPMOVZXWQZrr
VCVTPD2PSZrr
VCVTPH2PSZrr
VCVTDQ2PSZrr
VCVTUDQ2PSZrr
VCVTQQ2PSZrr
VCVTUQQ2PSZrr
VMOVAPSZrr
VSUBPSZrr
VMINCPSZrr
VMAXCPSZrr
VADDPSZrr
VEXPANDPSZrr
VANDPSZrr
VSCALEFPSZrr
VUNPCKHPSZrr
VMOVLHPSZrr
VMOVHLPSZrr
VPERMILPSZrr
VUNPCKLPSZrr
VMULPSZrr
VBLENDMPSZrr
VPERMPSZrr
VANDNPSZrr
VMINPSZrr
VORPSZrr
VXORPSZrr
VFPCLASSPSZrr
VCOMPRESSPSZrr
VEXTRACTPSZrr
VINSERTPSZrr
VMOVUPSZrr
VDIVPSZrr
VMAXPSZrr
VCVTSI642SSZrr
VCVTUSI642SSZrr
VCVTSD2SSZrr
VMOVDI2SSZrr
VCVTSI2SSZrr
VCVTUSI2SSZrr
VSUBSSZrr
VMINCSSZrr
VMAXCSSZrr
VADDSSZrr
Int_VUCOMISSZrr
Int_VCOMISSZrr
VMULSSZrr
VMINSSZrr
VCMPSSZrr
VDIVSSZrr
VMOVSSZrr
VMAXSSZrr
VPMOVM2WZrr
VPSRAWZrr
VPUNPCKHBWZrr
VPUNPCKLBWZrr
VPSUBWZrr
VPMOVSXBWZrr
VPMOVZXBWZrr
VPADDWZrr
VPACKSSDWZrr
VPACKUSDWZrr
VPMOVUSDWZrr
VPMOVSDWZrr
VPMOVDWZrr
VPAVGWZrr
VPMULHWZrr
VPSLLWZrr
VPMULLWZrr
VPSRLWZrr
VPBLENDMWZrr
VPTESTNMWZrr
VPERMWZrr
VPTESTMWZrr
VPCMPEQWZrr
VPMOVUSQWZrr
VPMOVSQWZrr
VPMOVQWZrr
VPINSRWZrr
VPEXTRWZrr
VPABSWZrr
VPMADDUBSWZrr
VPSUBSWZrr
VPADDSWZrr
VPMINSWZrr
VPMULHRSWZrr
VPSUBUSWZrr
VPADDUSWZrr
VPMAXSWZrr
VPCMPGTWZrr
VPMULHUWZrr
VPMINUWZrr
VPMAXUWZrr
VPSRAVWZrr
VPSLLVWZrr
VPSRLVWZrr
MMX_MOVD64grr
MMX_PALIGNR64irr
MMX_PSUBBirr
MMX_PADDBirr
MMX_PAVGBirr
MMX_PCMPEQBirr
MMX_PSUBSBirr
MMX_PADDSBirr
MMX_PSUBUSBirr
MMX_PADDUSBirr
MMX_PCMPGTBirr
MMX_PMINUBirr
MMX_PMAXUBirr
MMX_PACKSSWBirr
MMX_PACKUSWBirr
MMX_PSUBDirr
MMX_PADDDirr
MMX_PANDirr
MMX_CVTPI2PDirr
MMX_PCMPEQDirr
MMX_PCMPGTDirr
MMX_PMADDWDirr
MMX_PUNPCKHWDirr
MMX_PUNPCKLWDirr
MMX_CVTTPD2PIirr
MMX_CVTPD2PIirr
MMX_CVTTPS2PIirr
MMX_CVTPS2PIirr
MMX_PANDNirr
MMX_PSUBQirr
MMX_PADDQirr
MMX_PUNPCKHDQirr
MMX_PUNPCKLDQirr
MMX_PMULUDQirr
MMX_PORirr
MMX_PXORirr
MMX_CVTPI2PSirr
MMX_PSADBWirr
MMX_PUNPCKHBWirr
MMX_PUNPCKLBWirr
MMX_PSUBWirr
MMX_PADDWirr
MMX_PACKSSDWirr
MMX_PAVGWirr
MMX_PMULHWirr
MMX_PMULLWirr
MMX_PCMPEQWirr
MMX_PSUBSWirr
MMX_PADDSWirr
MMX_PMINSWirr
MMX_PSUBUSWirr
MMX_PADDUSWirr
MMX_PMAXSWirr
MMX_PCMPGTWirr
MMX_PMULHUWirr
VPPERMrrr
MONITORrrr
VPCMOVrrr
MONITORXrrr
MWAITXrrr
MOV32sr
MOV64sr
MOV16sr
VBROADCASTSDZ256rk_s
VBROADCASTSSZ256rk_s
VBROADCASTSSZ128rk_s
VBROADCASTSDZrk_s
VBROADCASTSSZrk_s
VBROADCASTSDZ256r_s
VBROADCASTSSZ256r_s
VBROADCASTSSZ128r_s
VBROADCASTSDZr_s
VBROADCASTSSZr_s
VBROADCASTSDZ256rkz_s
VBROADCASTSSZ256rkz_s
VBROADCASTSSZ128rkz_s
VBROADCASTSDZrkz_s
VBROADCASTSSZrkz_s
MOV32ms
MOV64ms
MOV16ms
MOV32rs
MOV64rs
MOV16rs
VPCMPDZ256rmib_alt
VPCMPUDZ256rmib_alt
VPCMPQZ256rmib_alt
VPCMPUQZ256rmib_alt
VPCMPDZ128rmib_alt
VPCMPUDZ128rmib_alt
VPCMPQZ128rmib_alt
VPCMPUQZ128rmib_alt
VPCMPDZrmib_alt
VPCMPUDZrmib_alt
VPCMPQZrmib_alt
VPCMPUQZrmib_alt
VCMPPDZrrib_alt
VCMPPSZrrib_alt
VCMPSDZrrb_alt
VCMPSSZrrb_alt
VCMPPDZ256rmbi_alt
VCMPPSZ256rmbi_alt
VCMPPDZ128rmbi_alt
VCMPPSZ128rmbi_alt
VCMPPDZrmbi_alt
VCMPPSZrmbi_alt
VPCOMBmi_alt
VPCOMUBmi_alt
VPCOMDmi_alt
VPCOMUDmi_alt
VPCOMQmi_alt
VPCOMUQmi_alt
VPCOMWmi_alt
VPCOMUWmi_alt
VPCMPBZ256rmi_alt
VPCMPUBZ256rmi_alt
VPCMPDZ256rmi_alt
VCMPPDZ256rmi_alt
VPCMPUDZ256rmi_alt
VPCMPQZ256rmi_alt
VPCMPUQZ256rmi_alt
VCMPPSZ256rmi_alt
VPCMPWZ256rmi_alt
VPCMPUWZ256rmi_alt
VPCMPBZ128rmi_alt
VPCMPUBZ128rmi_alt
VPCMPDZ128rmi_alt
VCMPPDZ128rmi_alt
VPCMPUDZ128rmi_alt
VPCMPQZ128rmi_alt
VPCMPUQZ128rmi_alt
VCMPPSZ128rmi_alt
VPCMPWZ128rmi_alt
VPCMPUWZ128rmi_alt
VCMPPDrmi_alt
VCMPPSrmi_alt
VCMPPDYrmi_alt
VCMPPSYrmi_alt
VPCMPBZrmi_alt
VPCMPUBZrmi_alt
VPCMPDZrmi_alt
VCMPPDZrmi_alt
VCMPSDZrmi_alt
VPCMPUDZrmi_alt
VPCMPQZrmi_alt
VPCMPUQZrmi_alt
VCMPPSZrmi_alt
VCMPSSZrmi_alt
VPCMPWZrmi_alt
VPCMPUWZrmi_alt
MOV32ri_alt
MOV16ri_alt
MOV8ri_alt
VPCOMBri_alt
VPCOMUBri_alt
VPCOMDri_alt
VPCOMUDri_alt
VPCOMQri_alt
VPCOMUQri_alt
VPCOMWri_alt
VPCOMUWri_alt
VPCMPBZ256rri_alt
VPCMPUBZ256rri_alt
VPCMPDZ256rri_alt
VCMPPDZ256rri_alt
VPCMPUDZ256rri_alt
VPCMPQZ256rri_alt
VPCMPUQZ256rri_alt
VCMPPSZ256rri_alt
VPCMPWZ256rri_alt
VPCMPUWZ256rri_alt
VPCMPBZ128rri_alt
VPCMPUBZ128rri_alt
VPCMPDZ128rri_alt
VCMPPDZ128rri_alt
VPCMPUDZ128rri_alt
VPCMPQZ128rri_alt
VPCMPUQZ128rri_alt
VCMPPSZ128rri_alt
VPCMPWZ128rri_alt
VPCMPUWZ128rri_alt
VCMPPDrri_alt
VCMPPSrri_alt
VCMPPDYrri_alt
VCMPPSYrri_alt
VPCMPBZrri_alt
VPCMPUBZrri_alt
VPCMPDZrri_alt
VCMPPDZrri_alt
VCMPSDZrri_alt
VPCMPUDZrri_alt
VPCMPQZrri_alt
VPCMPUQZrri_alt
VCMPPSZrri_alt
VCMPSSZrri_alt
VPCMPWZrri_alt
VPCMPUWZrri_alt
VPCMPDZ256rmibk_alt
VPCMPUDZ256rmibk_alt
VPCMPQZ256rmibk_alt
VPCMPUQZ256rmibk_alt
VPCMPDZ128rmibk_alt
VPCMPUDZ128rmibk_alt
VPCMPQZ128rmibk_alt
VPCMPUQZ128rmibk_alt
VPCMPDZrmibk_alt
VPCMPUDZrmibk_alt
VPCMPQZrmibk_alt
VPCMPUQZrmibk_alt
VPCMPBZ256rmik_alt
VPCMPUBZ256rmik_alt
VPCMPDZ256rmik_alt
VPCMPUDZ256rmik_alt
VPCMPQZ256rmik_alt
VPCMPUQZ256rmik_alt
VPCMPWZ256rmik_alt
VPCMPUWZ256rmik_alt
VPCMPBZ128rmik_alt
VPCMPUBZ128rmik_alt
VPCMPDZ128rmik_alt
VPCMPUDZ128rmik_alt
VPCMPQZ128rmik_alt
VPCMPUQZ128rmik_alt
VPCMPWZ128rmik_alt
VPCMPUWZ128rmik_alt
VPCMPBZrmik_alt
VPCMPUBZrmik_alt
VPCMPDZrmik_alt
VPCMPUDZrmik_alt
VPCMPQZrmik_alt
VPCMPUQZrmik_alt
VPCMPWZrmik_alt
VPCMPUWZrmik_alt
VPCMPBZ256rrik_alt
VPCMPUBZ256rrik_alt
VPCMPDZ256rrik_alt
VPCMPUDZ256rrik_alt
VPCMPQZ256rrik_alt
VPCMPUQZ256rrik_alt
VPCMPWZ256rrik_alt
VPCMPUWZ256rrik_alt
VPCMPBZ128rrik_alt
VPCMPUBZ128rrik_alt
VPCMPDZ128rrik_alt
VPCMPUDZ128rrik_alt
VPCMPQZ128rrik_alt
VPCMPUQZ128rrik_alt
VPCMPWZ128rrik_alt
VPCMPUWZ128rrik_alt
VPCMPBZrrik_alt
VPCMPUBZrrik_alt
VPCMPDZrrik_alt
VPCMPUDZrrik_alt
VPCMPQZrrik_alt
VPCMPUQZrrik_alt
VPCMPWZrrik_alt
VPCMPUWZrrik_alt
VCMPSDrm_alt
VCMPSSrm_alt
DEC32r_alt
INC32r_alt
DEC16r_alt
INC16r_alt
VCMPSDrr_alt
VCMPSSrr_alt
VCVTTSD2SI64Zrb_Int
VCVTTSS2SI64Zrb_Int
VCVTTSD2USI64Zrb_Int
VCVTTSS2USI64Zrb_Int
VFMSUB231SDZrb_Int
VFNMSUB231SDZrb_Int
VFMADD231SDZrb_Int
VFNMADD231SDZrb_Int
VFMSUB132SDZrb_Int
VFNMSUB132SDZrb_Int
VFMADD132SDZrb_Int
VFNMADD132SDZrb_Int
VFMSUB213SDZrb_Int
VFNMSUB213SDZrb_Int
VFMADD213SDZrb_Int
VFNMADD213SDZrb_Int
VSQRTSDZrb_Int
VCVTTSD2SIZrb_Int
VCVTTSS2SIZrb_Int
VCVTTSD2USIZrb_Int
VCVTTSS2USIZrb_Int
VFMSUB231SSZrb_Int
VFNMSUB231SSZrb_Int
VFMADD231SSZrb_Int
VFNMADD231SSZrb_Int
VFMSUB132SSZrb_Int
VFNMSUB132SSZrb_Int
VFMADD132SSZrb_Int
VFNMADD132SSZrb_Int
VFMSUB213SSZrb_Int
VFNMSUB213SSZrb_Int
VFMADD213SSZrb_Int
VFNMADD213SSZrb_Int
VSQRTSSZrb_Int
VCVTSI642SDZrrb_Int
VCVTUSI642SDZrrb_Int
VCVTSI2SDZrrb_Int
VCMPSDZrrb_Int
VCVTSI642SSZrrb_Int
VCVTUSI642SSZrrb_Int
VCVTSI2SSZrrb_Int
VCVTUSI2SSZrrb_Int
VCMPSSZrrb_Int
VFMSUB231SDm_Int
VFNMSUB231SDm_Int
VFMADD231SDm_Int
VFNMADD231SDm_Int
VFMSUB132SDm_Int
VFNMSUB132SDm_Int
VFMADD132SDm_Int
VFNMADD132SDm_Int
VFMSUB213SDm_Int
VFNMSUB213SDm_Int
VFMADD213SDm_Int
VFNMADD213SDm_Int
VROUNDSDm_Int
VSQRTSDm_Int
VFMSUB231SSm_Int
VFNMSUB231SSm_Int
VFMADD231SSm_Int
VFNMADD231SSm_Int
VFMSUB132SSm_Int
VFNMSUB132SSm_Int
VFMADD132SSm_Int
VFNMADD132SSm_Int
VFMSUB213SSm_Int
VFNMSUB213SSm_Int
VFMADD213SSm_Int
VFNMADD213SSm_Int
VROUNDSSm_Int
VRCPSSm_Int
VRSQRTSSm_Int
VSQRTSSm_Int
VFMSUB231SDZm_Int
VFNMSUB231SDZm_Int
VFMADD231SDZm_Int
VFNMADD231SDZm_Int
VFMSUB132SDZm_Int
VFNMSUB132SDZm_Int
VFMADD132SDZm_Int
VFNMADD132SDZm_Int
VFMSUB213SDZm_Int
VFNMSUB213SDZm_Int
VFMADD213SDZm_Int
VFNMADD213SDZm_Int
VSQRTSDZm_Int
VFMSUB231SSZm_Int
VFNMSUB231SSZm_Int
VFMADD231SSZm_Int
VFNMADD231SSZm_Int
VFMSUB132SSZm_Int
VFNMSUB132SSZm_Int
VFMADD132SSZm_Int
VFNMADD132SSZm_Int
VFMSUB213SSZm_Int
VFNMSUB213SSZm_Int
VFMADD213SSZm_Int
VFNMADD213SSZm_Int
VSQRTSSZm_Int
VFMSUBSD4rm_Int
VFNMSUBSD4rm_Int
VFMADDSD4rm_Int
VFNMADDSD4rm_Int
VFMSUBSS4rm_Int
VFNMSUBSS4rm_Int
VFMADDSS4rm_Int
VFNMADDSS4rm_Int
VSUBSDrm_Int
VADDSDrm_Int
VMULSDrm_Int
VMINSDrm_Int
VDIVSDrm_Int
VMAXSDrm_Int
VSUBSSrm_Int
VADDSSrm_Int
VMULSSrm_Int
VMINSSrm_Int
VDIVSSrm_Int
VMAXSSrm_Int
VCVTTSD2SI64Zrm_Int
VCVTTSS2SI64Zrm_Int
VCVTTSD2USI64Zrm_Int
VCVTTSS2USI64Zrm_Int
VCVTSI642SDZrm_Int
VCVTUSI642SDZrm_Int
VCVTSI2SDZrm_Int
VCVTUSI2SDZrm_Int
VSUBSDZrm_Int
VADDSDZrm_Int
VMULSDZrm_Int
VMINSDZrm_Int
VCMPSDZrm_Int
VDIVSDZrm_Int
VMAXSDZrm_Int
VCVTTSD2SIZrm_Int
VCVTTSS2SIZrm_Int
VCVTTSD2USIZrm_Int
VCVTTSS2USIZrm_Int
VCVTSI642SSZrm_Int
VCVTUSI642SSZrm_Int
VCVTSI2SSZrm_Int
VCVTUSI2SSZrm_Int
VSUBSSZrm_Int
VADDSSZrm_Int
VMULSSZrm_Int
VMINSSZrm_Int
VCMPSSZrm_Int
VDIVSSZrm_Int
VMAXSSZrm_Int
VFMSUB231SDr_Int
VFNMSUB231SDr_Int
VFMADD231SDr_Int
VFNMADD231SDr_Int
VFMSUB132SDr_Int
VFNMSUB132SDr_Int
VFMADD132SDr_Int
VFNMADD132SDr_Int
VFMSUB213SDr_Int
VFNMSUB213SDr_Int
VFMADD213SDr_Int
VFNMADD213SDr_Int
VROUNDSDr_Int
VSQRTSDr_Int
VFMSUB231SSr_Int
VFNMSUB231SSr_Int
VFMADD231SSr_Int
VFNMADD231SSr_Int
VFMSUB132SSr_Int
VFNMSUB132SSr_Int
VFMADD132SSr_Int
VFNMADD132SSr_Int
VFMSUB213SSr_Int
VFNMSUB213SSr_Int
VFMADD213SSr_Int
VFNMADD213SSr_Int
VROUNDSSr_Int
VRCPSSr_Int
VRSQRTSSr_Int
VSQRTSSr_Int
VFMSUB231SDZr_Int
VFNMSUB231SDZr_Int
VFMADD231SDZr_Int
VFNMADD231SDZr_Int
VFMSUB132SDZr_Int
VFNMSUB132SDZr_Int
VFMADD132SDZr_Int
VFNMADD132SDZr_Int
VFMSUB213SDZr_Int
VFNMSUB213SDZr_Int
VFMADD213SDZr_Int
VFNMADD213SDZr_Int
VSQRTSDZr_Int
VFMSUB231SSZr_Int
VFNMSUB231SSZr_Int
VFMADD231SSZr_Int
VFNMADD231SSZr_Int
VFMSUB132SSZr_Int
VFNMSUB132SSZr_Int
VFMADD132SSZr_Int
VFNMADD132SSZr_Int
VFMSUB213SSZr_Int
VFNMSUB213SSZr_Int
VFMADD213SSZr_Int
VFNMADD213SSZr_Int
VSQRTSSZr_Int
VFMSUBSD4mr_Int
VFNMSUBSD4mr_Int
VFMADDSD4mr_Int
VFNMADDSD4mr_Int
VFMSUBSS4mr_Int
VFNMSUBSS4mr_Int
VFMADDSS4mr_Int
VFNMADDSS4mr_Int
VFMSUBSD4rr_Int
VFNMSUBSD4rr_Int
VFMADDSD4rr_Int
VFNMADDSD4rr_Int
VFMSUBSS4rr_Int
VFNMSUBSS4rr_Int
VFMADDSS4rr_Int
VFNMADDSS4rr_Int
VSUBSDrr_Int
VADDSDrr_Int
VMULSDrr_Int
VMINSDrr_Int
VDIVSDrr_Int
VMAXSDrr_Int
VSUBSSrr_Int
VADDSSrr_Int
VMULSSrr_Int
VMINSSrr_Int
VDIVSSrr_Int
VMAXSSrr_Int
VCVTTSD2SI64Zrr_Int
VCVTTSS2SI64Zrr_Int
VCVTTSD2USI64Zrr_Int
VCVTTSS2USI64Zrr_Int
VCVTSI642SDZrr_Int
VCVTUSI642SDZrr_Int
VCVTSI2SDZrr_Int
VCVTUSI2SDZrr_Int
VSUBSDZrr_Int
VADDSDZrr_Int
VMULSDZrr_Int
VMINSDZrr_Int
VCMPSDZrr_Int
VDIVSDZrr_Int
VMAXSDZrr_Int
VCVTTSD2SIZrr_Int
VCVTTSS2SIZrr_Int
VCVTTSD2USIZrr_Int
VCVTTSS2USIZrr_Int
VCVTSI642SSZrr_Int
VCVTUSI642SSZrr_Int
VCVTSI2SSZrr_Int
VCVTUSI2SSZrr_Int
VSUBSSZrr_Int
VADDSSZrr_Int
VMULSSZrr_Int
VMINSSZrr_Int
VCMPSSZrr_Int
VDIVSSZrr_Int
VMAXSSZrr_Int
VMOVSSDrr_REVkz
VMOVSSZrr_REVkz
VREDUCESDZ128rribkz
VRANGESDZ128rribkz
VGETMANTSDZ128rribkz
VREDUCESSZ128rribkz
VRANGESSZ128rribkz
VGETMANTSSZ128rribkz
VFIXUPIMMSDrribkz
VFIXUPIMMSSrribkz
VREDUCEPDZrribkz
VRANGEPDZrribkz
VRNDSCALEPDZrribkz
VFIXUPIMMPDZrribkz
VGETMANTPDZrribkz
VREDUCEPSZrribkz
VRANGEPSZrribkz
VRNDSCALEPSZrribkz
VFIXUPIMMPSZrribkz
VGETMANTPSZrribkz
VFMADDSUB231PDZ256mbkz
VFMSUB231PDZ256mbkz
VFNMSUB231PDZ256mbkz
VFMSUBADD231PDZ256mbkz
VFMADD231PDZ256mbkz
VFNMADD231PDZ256mbkz
VFMADDSUB132PDZ256mbkz
VFMSUB132PDZ256mbkz
VFNMSUB132PDZ256mbkz
VFMSUBADD132PDZ256mbkz
VFMADD132PDZ256mbkz
VFNMADD132PDZ256mbkz
VFMADDSUB213PDZ256mbkz
VFMSUB213PDZ256mbkz
VFNMSUB213PDZ256mbkz
VFMSUBADD213PDZ256mbkz
VFMADD213PDZ256mbkz
VFNMADD213PDZ256mbkz
VRCP14PDZ256mbkz
VRSQRT14PDZ256mbkz
VGETEXPPDZ256mbkz
VSQRTPDZ256mbkz
VPMADD52HUQZ256mbkz
VPMADD52LUQZ256mbkz
VFMADDSUB231PSZ256mbkz
VFMSUB231PSZ256mbkz
VFNMSUB231PSZ256mbkz
VFMSUBADD231PSZ256mbkz
VFMADD231PSZ256mbkz
VFNMADD231PSZ256mbkz
VFMADDSUB132PSZ256mbkz
VFMSUB132PSZ256mbkz
VFNMSUB132PSZ256mbkz
VFMSUBADD132PSZ256mbkz
VFMADD132PSZ256mbkz
VFNMADD132PSZ256mbkz
VFMADDSUB213PSZ256mbkz
VFMSUB213PSZ256mbkz
VFNMSUB213PSZ256mbkz
VFMSUBADD213PSZ256mbkz
VFMADD213PSZ256mbkz
VFNMADD213PSZ256mbkz
VRCP14PSZ256mbkz
VRSQRT14PSZ256mbkz
VGETEXPPSZ256mbkz
VSQRTPSZ256mbkz
VFMADDSUB231PDZ128mbkz
VFMSUB231PDZ128mbkz
VFNMSUB231PDZ128mbkz
VFMSUBADD231PDZ128mbkz
VFMADD231PDZ128mbkz
VFNMADD231PDZ128mbkz
VFMADDSUB132PDZ128mbkz
VFMSUB132PDZ128mbkz
VFNMSUB132PDZ128mbkz
VFMSUBADD132PDZ128mbkz
VFMADD132PDZ128mbkz
VFNMADD132PDZ128mbkz
VFMADDSUB213PDZ128mbkz
VFMSUB213PDZ128mbkz
VFNMSUB213PDZ128mbkz
VFMSUBADD213PDZ128mbkz
VFMADD213PDZ128mbkz
VFNMADD213PDZ128mbkz
VRCP14PDZ128mbkz
VRSQRT14PDZ128mbkz
VGETEXPPDZ128mbkz
VSQRTPDZ128mbkz
VPMADD52HUQZ128mbkz
VPMADD52LUQZ128mbkz
VFMADDSUB231PSZ128mbkz
VFMSUB231PSZ128mbkz
VFNMSUB231PSZ128mbkz
VFMSUBADD231PSZ128mbkz
VFMADD231PSZ128mbkz
VFNMADD231PSZ128mbkz
VFMADDSUB132PSZ128mbkz
VFMSUB132PSZ128mbkz
VFNMSUB132PSZ128mbkz
VFMSUBADD132PSZ128mbkz
VFMADD132PSZ128mbkz
VFNMADD132PSZ128mbkz
VFMADDSUB213PSZ128mbkz
VFMSUB213PSZ128mbkz
VFNMSUB213PSZ128mbkz
VFMSUBADD213PSZ128mbkz
VFMADD213PSZ128mbkz
VFNMADD213PSZ128mbkz
VRCP14PSZ128mbkz
VRSQRT14PSZ128mbkz
VGETEXPPSZ128mbkz
VSQRTPSZ128mbkz
VEXP2PDmbkz
VRCP28PDmbkz
VRSQRT28PDmbkz
VGETEXPPDmbkz
VEXP2PSmbkz
VRCP28PSmbkz
VRSQRT28PSmbkz
VGETEXPPSmbkz
VFMADDSUB231PDZmbkz
VFMSUB231PDZmbkz
VFNMSUB231PDZmbkz
VFMSUBADD231PDZmbkz
VFMADD231PDZmbkz
VFNMADD231PDZmbkz
VFMADDSUB132PDZmbkz
VFMSUB132PDZmbkz
VFNMSUB132PDZmbkz
VFMSUBADD132PDZmbkz
VFMADD132PDZmbkz
VFNMADD132PDZmbkz
VFMADDSUB213PDZmbkz
VFMSUB213PDZmbkz
VFNMSUB213PDZmbkz
VFMSUBADD213PDZmbkz
VFMADD213PDZmbkz
VFNMADD213PDZmbkz
VRCP14PDZmbkz
VRSQRT14PDZmbkz
VSQRTPDZmbkz
VPMADD52HUQZmbkz
VPMADD52LUQZmbkz
VFMADDSUB231PSZmbkz
VFMSUB231PSZmbkz
VFNMSUB231PSZmbkz
VFMSUBADD231PSZmbkz
VFMADD231PSZmbkz
VFNMADD231PSZmbkz
VFMADDSUB132PSZmbkz
VFMSUB132PSZmbkz
VFNMSUB132PSZmbkz
VFMSUBADD132PSZmbkz
VFMADD132PSZmbkz
VFNMADD132PSZmbkz
VFMADDSUB213PSZmbkz
VFMSUB213PSZmbkz
VFNMSUB213PSZmbkz
VFMSUBADD213PSZmbkz
VFMADD213PSZmbkz
VFNMADD213PSZmbkz
VRCP14PSZmbkz
VRSQRT14PSZmbkz
VSQRTPSZmbkz
VPERMI2D256rmbkz
VPERMT2D256rmbkz
VPERMI2PD256rmbkz
VPERMT2PD256rmbkz
VPERMI2Q256rmbkz
VPERMT2Q256rmbkz
VPERMI2PS256rmbkz
VPERMT2PS256rmbkz
VPMULTISHIFTQBZ256rmbkz
VPSUBDZ256rmbkz
VPADDDZ256rmbkz
VPANDDZ256rmbkz
VPMULLDZ256rmbkz
VPERMDZ256rmbkz
VPANDNDZ256rmbkz
VCVTDQ2PDZ256rmbkz
VCVTUDQ2PDZ256rmbkz
VCVTQQ2PDZ256rmbkz
VCVTUQQ2PDZ256rmbkz
VCVTPS2PDZ256rmbkz
VSUBPDZ256rmbkz
VMINCPDZ256rmbkz
VMAXCPDZ256rmbkz
VADDPDZ256rmbkz
VANDPDZ256rmbkz
VSCALEFPDZ256rmbkz
VUNPCKHPDZ256rmbkz
VPERMILPDZ256rmbkz
VUNPCKLPDZ256rmbkz
VMULPDZ256rmbkz
VPERMPDZ256rmbkz
VANDNPDZ256rmbkz
VMINPDZ256rmbkz
VORPDZ256rmbkz
VXORPDZ256rmbkz
VDIVPDZ256rmbkz
VMAXPDZ256rmbkz
VPORDZ256rmbkz
VPXORDZ256rmbkz
VPABSDZ256rmbkz
VPMINSDZ256rmbkz
VPMAXSDZ256rmbkz
VPCONFLICTDZ256rmbkz
VPLZCNTDZ256rmbkz
VPMINUDZ256rmbkz
VPMAXUDZ256rmbkz
VPSRAVDZ256rmbkz
VPSLLVDZ256rmbkz
VPROLVDZ256rmbkz
VPSRLVDZ256rmbkz
VPRORVDZ256rmbkz
VPSUBQZ256rmbkz
VCVTTPD2DQZ256rmbkz
VCVTPD2DQZ256rmbkz
VCVTTPS2DQZ256rmbkz
VCVTPS2DQZ256rmbkz
VPADDQZ256rmbkz
VPUNPCKHDQZ256rmbkz
VPUNPCKLDQZ256rmbkz
VPMULDQZ256rmbkz
VPANDQZ256rmbkz
VPUNPCKHQDQZ256rmbkz
VPUNPCKLQDQZ256rmbkz
VCVTTPD2UDQZ256rmbkz
VCVTPD2UDQZ256rmbkz
VCVTTPS2UDQZ256rmbkz
VCVTPS2UDQZ256rmbkz
VPMULUDQZ256rmbkz
VPMULLQZ256rmbkz
VPERMQZ256rmbkz
VPANDNQZ256rmbkz
VCVTTPD2QQZ256rmbkz
VCVTPD2QQZ256rmbkz
VCVTTPS2QQZ256rmbkz
VCVTPS2QQZ256rmbkz
VCVTTPD2UQQZ256rmbkz
VCVTPD2UQQZ256rmbkz
VCVTTPS2UQQZ256rmbkz
VCVTPS2UQQZ256rmbkz
VPORQZ256rmbkz
VPXORQZ256rmbkz
VPABSQZ256rmbkz
VPMINSQZ256rmbkz
VPMAXSQZ256rmbkz
VPCONFLICTQZ256rmbkz
VPLZCNTQZ256rmbkz
VPMINUQZ256rmbkz
VPMAXUQZ256rmbkz
VPSRAVQZ256rmbkz
VPSLLVQZ256rmbkz
VPROLVQZ256rmbkz
VPSRLVQZ256rmbkz
VPRORVQZ256rmbkz
VCVTPD2PSZ256rmbkz
VCVTDQ2PSZ256rmbkz
VCVTUDQ2PSZ256rmbkz
VCVTQQ2PSZ256rmbkz
VCVTUQQ2PSZ256rmbkz
VSUBPSZ256rmbkz
VMINCPSZ256rmbkz
VMAXCPSZ256rmbkz
VADDPSZ256rmbkz
VANDPSZ256rmbkz
VSCALEFPSZ256rmbkz
VUNPCKHPSZ256rmbkz
VPERMILPSZ256rmbkz
VUNPCKLPSZ256rmbkz
VMULPSZ256rmbkz
VPERMPSZ256rmbkz
VANDNPSZ256rmbkz
VMINPSZ256rmbkz
VORPSZ256rmbkz
VXORPSZ256rmbkz
VDIVPSZ256rmbkz
VMAXPSZ256rmbkz
VPACKSSDWZ256rmbkz
VPACKUSDWZ256rmbkz
VPERMI2D128rmbkz
VPERMT2D128rmbkz
VPERMI2PD128rmbkz
VPERMT2PD128rmbkz
VPERMI2Q128rmbkz
VPERMT2Q128rmbkz
VPERMI2PS128rmbkz
VPERMT2PS128rmbkz
VPMULTISHIFTQBZ128rmbkz
VPSUBDZ128rmbkz
VPADDDZ128rmbkz
VPANDDZ128rmbkz
VPMULLDZ128rmbkz
VPANDNDZ128rmbkz
VCVTDQ2PDZ128rmbkz
VCVTUDQ2PDZ128rmbkz
VCVTQQ2PDZ128rmbkz
VCVTUQQ2PDZ128rmbkz
VCVTPS2PDZ128rmbkz
VSUBPDZ128rmbkz
VMINCPDZ128rmbkz
VMAXCPDZ128rmbkz
VADDPDZ128rmbkz
VANDPDZ128rmbkz
VSCALEFPDZ128rmbkz
VUNPCKHPDZ128rmbkz
VPERMILPDZ128rmbkz
VUNPCKLPDZ128rmbkz
VMULPDZ128rmbkz
VANDNPDZ128rmbkz
VMINPDZ128rmbkz
VORPDZ128rmbkz
VXORPDZ128rmbkz
VDIVPDZ128rmbkz
VMAXPDZ128rmbkz
VPORDZ128rmbkz
VPXORDZ128rmbkz
VPABSDZ128rmbkz
VPMINSDZ128rmbkz
VPMAXSDZ128rmbkz
VPCONFLICTDZ128rmbkz
VPLZCNTDZ128rmbkz
VPMINUDZ128rmbkz
VPMAXUDZ128rmbkz
VPSRAVDZ128rmbkz
VPSLLVDZ128rmbkz
VPROLVDZ128rmbkz
VPSRLVDZ128rmbkz
VPRORVDZ128rmbkz
VPSUBQZ128rmbkz
VCVTTPD2DQZ128rmbkz
VCVTPD2DQZ128rmbkz
VCVTTPS2DQZ128rmbkz
VCVTPS2DQZ128rmbkz
VPADDQZ128rmbkz
VPUNPCKHDQZ128rmbkz
VPUNPCKLDQZ128rmbkz
VPMULDQZ128rmbkz
VPANDQZ128rmbkz
VPUNPCKHQDQZ128rmbkz
VPUNPCKLQDQZ128rmbkz
VCVTTPD2UDQZ128rmbkz
VCVTPD2UDQZ128rmbkz
VCVTTPS2UDQZ128rmbkz
VCVTPS2UDQZ128rmbkz
VPMULUDQZ128rmbkz
VPMULLQZ128rmbkz
VPANDNQZ128rmbkz
VCVTTPD2QQZ128rmbkz
VCVTPD2QQZ128rmbkz
VCVTTPS2QQZ128rmbkz
VCVTPS2QQZ128rmbkz
VCVTTPD2UQQZ128rmbkz
VCVTPD2UQQZ128rmbkz
VCVTTPS2UQQZ128rmbkz
VCVTPS2UQQZ128rmbkz
VPORQZ128rmbkz
VPXORQZ128rmbkz
VPABSQZ128rmbkz
VPMINSQZ128rmbkz
VPMAXSQZ128rmbkz
VPCONFLICTQZ128rmbkz
VPLZCNTQZ128rmbkz
VPMINUQZ128rmbkz
VPMAXUQZ128rmbkz
VPSRAVQZ128rmbkz
VPSLLVQZ128rmbkz
VPROLVQZ128rmbkz
VPSRLVQZ128rmbkz
VPRORVQZ128rmbkz
VCVTPD2PSZ128rmbkz
VCVTDQ2PSZ128rmbkz
VCVTUDQ2PSZ128rmbkz
VCVTQQ2PSZ128rmbkz
VCVTUQQ2PSZ128rmbkz
VSUBPSZ128rmbkz
VMINCPSZ128rmbkz
VMAXCPSZ128rmbkz
VADDPSZ128rmbkz
VANDPSZ128rmbkz
VSCALEFPSZ128rmbkz
VUNPCKHPSZ128rmbkz
VPERMILPSZ128rmbkz
VUNPCKLPSZ128rmbkz
VMULPSZ128rmbkz
VANDNPSZ128rmbkz
VMINPSZ128rmbkz
VORPSZ128rmbkz
VXORPSZ128rmbkz
VDIVPSZ128rmbkz
VMAXPSZ128rmbkz
VPACKSSDWZ128rmbkz
VPACKUSDWZ128rmbkz
VPERMI2Drmbkz
VPERMT2Drmbkz
VPERMI2PDrmbkz
VPERMT2PDrmbkz
VPERMI2Qrmbkz
VPERMT2Qrmbkz
VPERMI2PSrmbkz
VPERMT2PSrmbkz
VPMULTISHIFTQBZrmbkz
VPSUBDZrmbkz
VPADDDZrmbkz
VPANDDZrmbkz
VPMULLDZrmbkz
VPERMDZrmbkz
VPANDNDZrmbkz
VCVTDQ2PDZrmbkz
VCVTUDQ2PDZrmbkz
VCVTQQ2PDZrmbkz
VCVTUQQ2PDZrmbkz
VCVTPS2PDZrmbkz
VSUBPDZrmbkz
VMINCPDZrmbkz
VMAXCPDZrmbkz
VADDPDZrmbkz
VANDPDZrmbkz
VSCALEFPDZrmbkz
VUNPCKHPDZrmbkz
VPERMILPDZrmbkz
VUNPCKLPDZrmbkz
VMULPDZrmbkz
VPERMPDZrmbkz
VANDNPDZrmbkz
VMINPDZrmbkz
VORPDZrmbkz
VXORPDZrmbkz
VDIVPDZrmbkz
VMAXPDZrmbkz
VPORDZrmbkz
VPXORDZrmbkz
VPABSDZrmbkz
VPMINSDZrmbkz
VPMAXSDZrmbkz
VPCONFLICTDZrmbkz
VPLZCNTDZrmbkz
VPMINUDZrmbkz
VPMAXUDZrmbkz
VPSRAVDZrmbkz
VPSLLVDZrmbkz
VPROLVDZrmbkz
VPSRLVDZrmbkz
VPRORVDZrmbkz
VPSUBQZrmbkz
VCVTTPD2DQZrmbkz
VCVTPD2DQZrmbkz
VCVTTPS2DQZrmbkz
VCVTPS2DQZrmbkz
VPADDQZrmbkz
VPUNPCKHDQZrmbkz
VPUNPCKLDQZrmbkz
VPMULDQZrmbkz
VPANDQZrmbkz
VPUNPCKHQDQZrmbkz
VPUNPCKLQDQZrmbkz
VCVTTPD2UDQZrmbkz
VCVTPD2UDQZrmbkz
VCVTTPS2UDQZrmbkz
VCVTPS2UDQZrmbkz
VPMULUDQZrmbkz
VPMULLQZrmbkz
VPERMQZrmbkz
VPANDNQZrmbkz
VCVTTPD2QQZrmbkz
VCVTPD2QQZrmbkz
VCVTTPS2QQZrmbkz
VCVTPS2QQZrmbkz
VCVTTPD2UQQZrmbkz
VCVTPD2UQQZrmbkz
VCVTTPS2UQQZrmbkz
VCVTPS2UQQZrmbkz
VPORQZrmbkz
VPXORQZrmbkz
VPABSQZrmbkz
VPMINSQZrmbkz
VPMAXSQZrmbkz
VPCONFLICTQZrmbkz
VPLZCNTQZrmbkz
VPMINUQZrmbkz
VPMAXUQZrmbkz
VPSRAVQZrmbkz
VPSLLVQZrmbkz
VPROLVQZrmbkz
VPSRLVQZrmbkz
VPRORVQZrmbkz
VCVTPD2PSZrmbkz
VCVTDQ2PSZrmbkz
VCVTUDQ2PSZrmbkz
VCVTQQ2PSZrmbkz
VCVTUQQ2PSZrmbkz
VSUBPSZrmbkz
VMINCPSZrmbkz
VMAXCPSZrmbkz
VADDPSZrmbkz
VANDPSZrmbkz
VSCALEFPSZrmbkz
VUNPCKHPSZrmbkz
VPERMILPSZrmbkz
VUNPCKLPSZrmbkz
VMULPSZrmbkz
VPERMPSZrmbkz
VANDNPSZrmbkz
VMINPSZrmbkz
VORPSZrmbkz
VXORPSZrmbkz
VDIVPSZrmbkz
VMAXPSZrmbkz
VPACKSSDWZrmbkz
VPACKUSDWZrmbkz
VEXP2PDrbkz
VRCP28PDrbkz
VRSQRT28PDrbkz
VGETEXPPDrbkz
VRCP28SDrbkz
VRSQRT28SDrbkz
VRNDSCALESDrbkz
VGETEXPSDrbkz
VEXP2PSrbkz
VRCP28PSrbkz
VRSQRT28PSrbkz
VGETEXPPSrbkz
VRCP28SSrbkz
VRSQRT28SSrbkz
VRNDSCALESSrbkz
VGETEXPSSrbkz
VFMADDSUB231PDZrbkz
VFMSUB231PDZrbkz
VFNMSUB231PDZrbkz
VFMSUBADD231PDZrbkz
VFMADD231PDZrbkz
VFNMADD231PDZrbkz
VFMADDSUB132PDZrbkz
VFMSUB132PDZrbkz
VFNMSUB132PDZrbkz
VFMSUBADD132PDZrbkz
VFMADD132PDZrbkz
VFNMADD132PDZrbkz
VFMADDSUB213PDZrbkz
VFMSUB213PDZrbkz
VFNMSUB213PDZrbkz
VFMSUBADD213PDZrbkz
VFMADD213PDZrbkz
VFNMADD213PDZrbkz
VSUBPDZrbkz
VADDPDZrbkz
VSCALEFPDZrbkz
VMULPDZrbkz
VMINPDZrbkz
VSQRTPDZrbkz
VDIVPDZrbkz
VMAXPDZrbkz
VCVTPS2PHZrbkz
VFMADDSUB231PSZrbkz
VFMSUB231PSZrbkz
VFNMSUB231PSZrbkz
VFMSUBADD231PSZrbkz
VFMADD231PSZrbkz
VFNMADD231PSZrbkz
VFMADDSUB132PSZrbkz
VFMSUB132PSZrbkz
VFNMSUB132PSZrbkz
VFMSUBADD132PSZrbkz
VFMADD132PSZrbkz
VFNMADD132PSZrbkz
VCVTPH2PSZrbkz
VFMADDSUB213PSZrbkz
VFMSUB213PSZrbkz
VFNMSUB213PSZrbkz
VFMSUBADD213PSZrbkz
VFMADD213PSZrbkz
VFNMADD213PSZrbkz
VSUBPSZrbkz
VADDPSZrbkz
VSCALEFPSZrbkz
VMULPSZrbkz
VMINPSZrbkz
VSQRTPSZrbkz
VDIVPSZrbkz
VMAXPSZrbkz
VSCALEFSDZ128rrbkz
VSCALEFSSZ128rrbkz
VCVTQQ2PDZrrbkz
VCVTUQQ2PDZrrbkz
VCVTPS2PDZrrbkz
VCVTSS2SDZrrbkz
VSUBSDZrrbkz
VADDSDZrrbkz
VMULSDZrrbkz
VMINSDZrrbkz
VDIVSDZrrbkz
VMAXSDZrrbkz
VCVTTPD2DQZrrbkz
VCVTPD2DQZrrbkz
VCVTTPS2DQZrrbkz
VCVTPS2DQZrrbkz
VCVTTPD2UDQZrrbkz
VCVTPD2UDQZrrbkz
VCVTTPS2UDQZrrbkz
VCVTPS2UDQZrrbkz
VCVTTPD2QQZrrbkz
VCVTPD2QQZrrbkz
VCVTTPS2QQZrrbkz
VCVTPS2QQZrrbkz
VCVTTPD2UQQZrrbkz
VCVTPD2UQQZrrbkz
VCVTTPS2UQQZrrbkz
VCVTPS2UQQZrrbkz
VCVTPD2PSZrrbkz
VCVTDQ2PSZrrbkz
VCVTUDQ2PSZrrbkz
VCVTQQ2PSZrrbkz
VCVTUQQ2PSZrrbkz
VCVTSD2SSZrrbkz
VSUBSSZrrbkz
VADDSSZrrbkz
VMULSSZrrbkz
VMINSSZrrbkz
VDIVSSZrrbkz
VMAXSSZrrbkz
VPSRADZ256mbikz
VPSHUFDZ256mbikz
VPSLLDZ256mbikz
VPROLDZ256mbikz
VPSRLDZ256mbikz
VPERMILPDZ256mbikz
VPERMPDZ256mbikz
VPRORDZ256mbikz
VPSRAQZ256mbikz
VPSLLQZ256mbikz
VPROLQZ256mbikz
VPSRLQZ256mbikz
VPERMQZ256mbikz
VPRORQZ256mbikz
VPERMILPSZ256mbikz
VPSRADZ128mbikz
VPSHUFDZ128mbikz
VPSLLDZ128mbikz
VPROLDZ128mbikz
VPSRLDZ128mbikz
VPERMILPDZ128mbikz
VPRORDZ128mbikz
VPSRAQZ128mbikz
VPSLLQZ128mbikz
VPROLQZ128mbikz
VPSRLQZ128mbikz
VPRORQZ128mbikz
VPERMILPSZ128mbikz
VPSRADZmbikz
VPSHUFDZmbikz
VPSLLDZmbikz
VPROLDZmbikz
VPSRLDZmbikz
VPERMILPDZmbikz
VPERMPDZmbikz
VPRORDZmbikz
VPSRAQZmbikz
VPSLLQZmbikz
VPROLQZmbikz
VPSRLQZmbikz
VPERMQZmbikz
VPRORQZmbikz
VPERMILPSZmbikz
VSHUFF64X2Z256rmbikz
VSHUFI64X2Z256rmbikz
VSHUFF32X4Z256rmbikz
VSHUFI32X4Z256rmbikz
VPTERNLOGDZ256rmbikz
VALIGNDZ256rmbikz
VREDUCEPDZ256rmbikz
VRANGEPDZ256rmbikz
VRNDSCALEPDZ256rmbikz
VSHUFPDZ256rmbikz
VFIXUPIMMPDZ256rmbikz
VGETMANTPDZ256rmbikz
VPTERNLOGQZ256rmbikz
VALIGNQZ256rmbikz
VREDUCEPSZ256rmbikz
VRANGEPSZ256rmbikz
VRNDSCALEPSZ256rmbikz
VSHUFPSZ256rmbikz
VFIXUPIMMPSZ256rmbikz
VGETMANTPSZ256rmbikz
VPTERNLOGDZ128rmbikz
VALIGNDZ128rmbikz
VREDUCEPDZ128rmbikz
VRANGEPDZ128rmbikz
VRNDSCALEPDZ128rmbikz
VSHUFPDZ128rmbikz
VFIXUPIMMPDZ128rmbikz
VGETMANTPDZ128rmbikz
VPTERNLOGQZ128rmbikz
VALIGNQZ128rmbikz
VREDUCEPSZ128rmbikz
VRANGEPSZ128rmbikz
VRNDSCALEPSZ128rmbikz
VSHUFPSZ128rmbikz
VFIXUPIMMPSZ128rmbikz
VGETMANTPSZ128rmbikz
VSHUFF64X2Zrmbikz
VSHUFI64X2Zrmbikz
VSHUFF32X4Zrmbikz
VSHUFI32X4Zrmbikz
VPTERNLOGDZrmbikz
VALIGNDZrmbikz
VREDUCEPDZrmbikz
VRANGEPDZrmbikz
VRNDSCALEPDZrmbikz
VSHUFPDZrmbikz
VFIXUPIMMPDZrmbikz
VGETMANTPDZrmbikz
VPTERNLOGQZrmbikz
VALIGNQZrmbikz
VREDUCEPSZrmbikz
VRANGEPSZrmbikz
VRNDSCALEPSZrmbikz
VSHUFPSZrmbikz
VFIXUPIMMPSZrmbikz
VGETMANTPSZrmbikz
VPSRADZ256mikz
VPSHUFDZ256mikz
VPSLLDZ256mikz
VPROLDZ256mikz
VPSRLDZ256mikz
VPERMILPDZ256mikz
VPERMPDZ256mikz
VPRORDZ256mikz
VPSRAQZ256mikz
VPSLLQZ256mikz
VPROLQZ256mikz
VPSRLQZ256mikz
VPERMQZ256mikz
VPRORQZ256mikz
VPERMILPSZ256mikz
VPSRAWZ256mikz
VPSHUFHWZ256mikz
VPSHUFLWZ256mikz
VPSLLWZ256mikz
VPSRLWZ256mikz
VPSRADZ128mikz
VPSHUFDZ128mikz
VPSLLDZ128mikz
VPROLDZ128mikz
VPSRLDZ128mikz
VPERMILPDZ128mikz
VPRORDZ128mikz
VPSRAQZ128mikz
VPSLLQZ128mikz
VPROLQZ128mikz
VPSRLQZ128mikz
VPRORQZ128mikz
VPERMILPSZ128mikz
VPSRAWZ128mikz
VPSHUFHWZ128mikz
VPSHUFLWZ128mikz
VPSLLWZ128mikz
VPSRLWZ128mikz
VPSRADZmikz
VPSHUFDZmikz
VPSLLDZmikz
VPROLDZmikz
VPSRLDZmikz
VPERMILPDZmikz
VPERMPDZmikz
VPRORDZmikz
VPSRAQZmikz
VPSLLQZmikz
VPROLQZmikz
VPSRLQZmikz
VPERMQZmikz
VPRORQZmikz
VPERMILPSZmikz
VPSRAWZmikz
VPSHUFHWZmikz
VPSHUFLWZmikz
VPSLLWZmikz
VPSRLWZmikz
VSHUFF64X2Z256rmikz
VSHUFI64X2Z256rmikz
VSHUFF32X4Z256rmikz
VSHUFI32X4Z256rmikz
VPTERNLOGDZ256rmikz
VALIGNDZ256rmikz
VREDUCEPDZ256rmikz
VRANGEPDZ256rmikz
VRNDSCALEPDZ256rmikz
VSHUFPDZ256rmikz
VFIXUPIMMPDZ256rmikz
VGETMANTPDZ256rmikz
VPTERNLOGQZ256rmikz
VALIGNQZ256rmikz
VPALIGNRZ256rmikz
VREDUCEPSZ256rmikz
VRANGEPSZ256rmikz
VRNDSCALEPSZ256rmikz
VSHUFPSZ256rmikz
VFIXUPIMMPSZ256rmikz
VGETMANTPSZ256rmikz
VDBPSADBWZ256rmikz
VPTERNLOGDZ128rmikz
VALIGNDZ128rmikz
VREDUCEPDZ128rmikz
VRANGEPDZ128rmikz
VRNDSCALEPDZ128rmikz
VSHUFPDZ128rmikz
VFIXUPIMMPDZ128rmikz
VGETMANTPDZ128rmikz
VREDUCESDZ128rmikz
VRANGESDZ128rmikz
VGETMANTSDZ128rmikz
VPTERNLOGQZ128rmikz
VALIGNQZ128rmikz
VPALIGNRZ128rmikz
VREDUCEPSZ128rmikz
VRANGEPSZ128rmikz
VRNDSCALEPSZ128rmikz
VSHUFPSZ128rmikz
VFIXUPIMMPSZ128rmikz
VGETMANTPSZ128rmikz
VREDUCESSZ128rmikz
VRANGESSZ128rmikz
VGETMANTSSZ128rmikz
VDBPSADBWZ128rmikz
VFIXUPIMMSDrmikz
VFIXUPIMMSSrmikz
VSHUFF64X2Zrmikz
VSHUFI64X2Zrmikz
VSHUFF32X4Zrmikz
VSHUFI32X4Zrmikz
VPTERNLOGDZrmikz
VALIGNDZrmikz
VREDUCEPDZrmikz
VRANGEPDZrmikz
VRNDSCALEPDZrmikz
VSHUFPDZrmikz
VFIXUPIMMPDZrmikz
VGETMANTPDZrmikz
VPTERNLOGQZrmikz
VALIGNQZrmikz
VPALIGNRZrmikz
VREDUCEPSZrmikz
VRANGEPSZrmikz
VRNDSCALEPSZrmikz
VSHUFPSZrmikz
VFIXUPIMMPSZrmikz
VGETMANTPSZrmikz
VDBPSADBWZrmikz
VPSRADZ256rikz
VPSHUFDZ256rikz
VPSLLDZ256rikz
VPROLDZ256rikz
VPSRLDZ256rikz
VPERMILPDZ256rikz
VPERMPDZ256rikz
VPRORDZ256rikz
VPSRAQZ256rikz
VPSLLQZ256rikz
VPROLQZ256rikz
VPSRLQZ256rikz
VPERMQZ256rikz
VPRORQZ256rikz
VPERMILPSZ256rikz
VPSRAWZ256rikz
VPSHUFHWZ256rikz
VPSHUFLWZ256rikz
VPSLLWZ256rikz
VPSRLWZ256rikz
VPSRADZ128rikz
VPSHUFDZ128rikz
VPSLLDZ128rikz
VPROLDZ128rikz
VPSRLDZ128rikz
VPERMILPDZ128rikz
VPRORDZ128rikz
VPSRAQZ128rikz
VPSLLQZ128rikz
VPROLQZ128rikz
VPSRLQZ128rikz
VPRORQZ128rikz
VPERMILPSZ128rikz
VPSRAWZ128rikz
VPSHUFHWZ128rikz
VPSHUFLWZ128rikz
VPSLLWZ128rikz
VPSRLWZ128rikz
VPSRADZrikz
VPSHUFDZrikz
VPSLLDZrikz
VPROLDZrikz
VPSRLDZrikz
VPERMILPDZrikz
VPERMPDZrikz
VPRORDZrikz
VPSRAQZrikz
VPSLLQZrikz
VPROLQZrikz
VPSRLQZrikz
VPERMQZrikz
VPRORQZrikz
VPERMILPSZrikz
VPSRAWZrikz
VPSHUFHWZrikz
VPSHUFLWZrikz
VPSLLWZrikz
VPSRLWZrikz
VSHUFF64X2Z256rrikz
VSHUFI64X2Z256rrikz
VSHUFF32X4Z256rrikz
VSHUFI32X4Z256rrikz
VPTERNLOGDZ256rrikz
VALIGNDZ256rrikz
VREDUCEPDZ256rrikz
VRANGEPDZ256rrikz
VRNDSCALEPDZ256rrikz
VSHUFPDZ256rrikz
VFIXUPIMMPDZ256rrikz
VGETMANTPDZ256rrikz
VPTERNLOGQZ256rrikz
VALIGNQZ256rrikz
VPALIGNRZ256rrikz
VREDUCEPSZ256rrikz
VRANGEPSZ256rrikz
VRNDSCALEPSZ256rrikz
VSHUFPSZ256rrikz
VFIXUPIMMPSZ256rrikz
VGETMANTPSZ256rrikz
VDBPSADBWZ256rrikz
VPTERNLOGDZ128rrikz
VALIGNDZ128rrikz
VREDUCEPDZ128rrikz
VRANGEPDZ128rrikz
VRNDSCALEPDZ128rrikz
VSHUFPDZ128rrikz
VFIXUPIMMPDZ128rrikz
VGETMANTPDZ128rrikz
VREDUCESDZ128rrikz
VRANGESDZ128rrikz
VGETMANTSDZ128rrikz
VPTERNLOGQZ128rrikz
VALIGNQZ128rrikz
VPALIGNRZ128rrikz
VREDUCEPSZ128rrikz
VRANGEPSZ128rrikz
VRNDSCALEPSZ128rrikz
VSHUFPSZ128rrikz
VFIXUPIMMPSZ128rrikz
VGETMANTPSZ128rrikz
VREDUCESSZ128rrikz
VRANGESSZ128rrikz
VGETMANTSSZ128rrikz
VDBPSADBWZ128rrikz
VFIXUPIMMSDrrikz
VFIXUPIMMSSrrikz
VSHUFF64X2Zrrikz
VSHUFI64X2Zrrikz
VSHUFF32X4Zrrikz
VSHUFI32X4Zrrikz
VPTERNLOGDZrrikz
VALIGNDZrrikz
VREDUCEPDZrrikz
VRANGEPDZrrikz
VRNDSCALEPDZrrikz
VSHUFPDZrrikz
VFIXUPIMMPDZrrikz
VGETMANTPDZrrikz
VPTERNLOGQZrrikz
VALIGNQZrrikz
VPALIGNRZrrikz
VREDUCEPSZrrikz
VRANGEPSZrrikz
VRNDSCALEPSZrrikz
VSHUFPSZrrikz
VFIXUPIMMPSZrrikz
VGETMANTPSZrrikz
VDBPSADBWZrrikz
VBROADCASTF32X2Z256mkz
VBROADCASTI32X2Z256mkz
VPBROADCASTBZ256mkz
VFMADDSUB231PDZ256mkz
VFMSUB231PDZ256mkz
VFNMSUB231PDZ256mkz
VFMSUBADD231PDZ256mkz
VFMADD231PDZ256mkz
VFNMADD231PDZ256mkz
VFMADDSUB132PDZ256mkz
VFMSUB132PDZ256mkz
VFNMSUB132PDZ256mkz
VFMSUBADD132PDZ256mkz
VFMADD132PDZ256mkz
VFNMADD132PDZ256mkz
VFMADDSUB213PDZ256mkz
VFMSUB213PDZ256mkz
VFNMSUB213PDZ256mkz
VFMSUBADD213PDZ256mkz
VFMADD213PDZ256mkz
VFNMADD213PDZ256mkz
VRCP14PDZ256mkz
VRSQRT14PDZ256mkz
VGETEXPPDZ256mkz
VSQRTPDZ256mkz
VBROADCASTSDZ256mkz
VPBROADCASTDZ256mkz
VPBROADCASTQZ256mkz
VPMADD52HUQZ256mkz
VPMADD52LUQZ256mkz
VFMADDSUB231PSZ256mkz
VFMSUB231PSZ256mkz
VFNMSUB231PSZ256mkz
VFMSUBADD231PSZ256mkz
VFMADD231PSZ256mkz
VFNMADD231PSZ256mkz
VFMADDSUB132PSZ256mkz
VFMSUB132PSZ256mkz
VFNMSUB132PSZ256mkz
VFMSUBADD132PSZ256mkz
VFMADD132PSZ256mkz
VFNMADD132PSZ256mkz
VFMADDSUB213PSZ256mkz
VFMSUB213PSZ256mkz
VFNMSUB213PSZ256mkz
VFMSUBADD213PSZ256mkz
VFMADD213PSZ256mkz
VFNMADD213PSZ256mkz
VRCP14PSZ256mkz
VRSQRT14PSZ256mkz
VGETEXPPSZ256mkz
VSQRTPSZ256mkz
VBROADCASTSSZ256mkz
VPBROADCASTWZ256mkz
VBROADCASTI32X2Z128mkz
VPBROADCASTBZ128mkz
VFMADDSUB231PDZ128mkz
VFMSUB231PDZ128mkz
VFNMSUB231PDZ128mkz
VFMSUBADD231PDZ128mkz
VFMADD231PDZ128mkz
VFNMADD231PDZ128mkz
VFMADDSUB132PDZ128mkz
VFMSUB132PDZ128mkz
VFNMSUB132PDZ128mkz
VFMSUBADD132PDZ128mkz
VFMADD132PDZ128mkz
VFNMADD132PDZ128mkz
VFMADDSUB213PDZ128mkz
VFMSUB213PDZ128mkz
VFNMSUB213PDZ128mkz
VFMSUBADD213PDZ128mkz
VFMADD213PDZ128mkz
VFNMADD213PDZ128mkz
VRCP14PDZ128mkz
VRSQRT14PDZ128mkz
VGETEXPPDZ128mkz
VSQRTPDZ128mkz
VPBROADCASTDZ128mkz
VPBROADCASTQZ128mkz
VPMADD52HUQZ128mkz
VPMADD52LUQZ128mkz
VFMADDSUB231PSZ128mkz
VFMSUB231PSZ128mkz
VFNMSUB231PSZ128mkz
VFMSUBADD231PSZ128mkz
VFMADD231PSZ128mkz
VFNMADD231PSZ128mkz
VFMADDSUB132PSZ128mkz
VFMSUB132PSZ128mkz
VFNMSUB132PSZ128mkz
VFMSUBADD132PSZ128mkz
VFMADD132PSZ128mkz
VFNMADD132PSZ128mkz
VFMADDSUB213PSZ128mkz
VFMSUB213PSZ128mkz
VFNMSUB213PSZ128mkz
VFMSUBADD213PSZ128mkz
VFMADD213PSZ128mkz
VFNMADD213PSZ128mkz
VRCP14PSZ128mkz
VRSQRT14PSZ128mkz
VGETEXPPSZ128mkz
VSQRTPSZ128mkz
VBROADCASTSSZ128mkz
VPBROADCASTWZ128mkz
VEXP2PDmkz
VRCP28PDmkz
VRSQRT28PDmkz
VGETEXPPDmkz
VRCP28SDmkz
VRSQRT28SDmkz
VRNDSCALESDmkz
VGETEXPSDmkz
VEXP2PSmkz
VRCP28PSmkz
VRSQRT28PSmkz
VGETEXPPSmkz
VRCP28SSmkz
VRSQRT28SSmkz
VRNDSCALESSmkz
VGETEXPSSmkz
VBROADCASTF32X2Zmkz
VBROADCASTI32X2Zmkz
VPBROADCASTBZmkz
VFMADDSUB231PDZmkz
VFMSUB231PDZmkz
VFNMSUB231PDZmkz
VFMSUBADD231PDZmkz
VFMADD231PDZmkz
VFNMADD231PDZmkz
VFMADDSUB132PDZmkz
VFMSUB132PDZmkz
VFNMSUB132PDZmkz
VFMSUBADD132PDZmkz
VFMADD132PDZmkz
VFNMADD132PDZmkz
VFMADDSUB213PDZmkz
VFMSUB213PDZmkz
VFNMSUB213PDZmkz
VFMSUBADD213PDZmkz
VFMADD213PDZmkz
VFNMADD213PDZmkz
VRCP14PDZmkz
VRSQRT14PDZmkz
VSQRTPDZmkz
VBROADCASTSDZmkz
VPBROADCASTDZmkz
VPBROADCASTQZmkz
VPMADD52HUQZmkz
VPMADD52LUQZmkz
VFMADDSUB231PSZmkz
VFMSUB231PSZmkz
VFNMSUB231PSZmkz
VFMSUBADD231PSZmkz
VFMADD231PSZmkz
VFNMADD231PSZmkz
VFMADDSUB132PSZmkz
VFMSUB132PSZmkz
VFNMSUB132PSZmkz
VFMSUBADD132PSZmkz
VFMADD132PSZmkz
VFNMADD132PSZmkz
VFMADDSUB213PSZmkz
VFMSUB213PSZmkz
VFNMSUB213PSZmkz
VFMSUBADD213PSZmkz
VFMADD213PSZmkz
VFNMADD213PSZmkz
VRCP14PSZmkz
VRSQRT14PSZmkz
VSQRTPSZmkz
VBROADCASTSSZmkz
VPBROADCASTWZmkz
VBROADCASTF64X2rmkz
VBROADCASTI64X2rmkz
VBROADCASTF32X4rmkz
VBROADCASTI32X4rmkz
VBROADCASTF64X4rmkz
VBROADCASTI64X4rmkz
VPERMI2B256rmkz
VPERMT2B256rmkz
VPERMI2D256rmkz
VPERMT2D256rmkz
VPERMI2PD256rmkz
VPERMT2PD256rmkz
VPERMI2Q256rmkz
VPERMT2Q256rmkz
VPERMI2PS256rmkz
VPERMT2PS256rmkz
VPERMI2W256rmkz
VPERMT2W256rmkz
VMOVDQA32Z256rmkz
VMOVDQU32Z256rmkz
VINSERTF64x2Z256rmkz
VINSERTI64x2Z256rmkz
VMOVDQA64Z256rmkz
VMOVDQU64Z256rmkz
VBROADCASTF32X4Z256rmkz
VBROADCASTI32X4Z256rmkz
VINSERTF32x4Z256rmkz
VINSERTI32x4Z256rmkz
VMOVDQU16Z256rmkz
VMOVDQU8Z256rmkz
VPSUBBZ256rmkz
VPADDBZ256rmkz
VPSHUFBZ256rmkz
VPAVGBZ256rmkz
VPBLENDMBZ256rmkz
VPERMBZ256rmkz
VPMULTISHIFTQBZ256rmkz
VPABSBZ256rmkz
VPSUBSBZ256rmkz
VPADDSBZ256rmkz
VPMINSBZ256rmkz
VPSUBUSBZ256rmkz
VPADDUSBZ256rmkz
VPMAXSBZ256rmkz
VPMINUBZ256rmkz
VPMAXUBZ256rmkz
VPACKSSWBZ256rmkz
VPACKUSWBZ256rmkz
VPSRADZ256rmkz
VPSUBDZ256rmkz
VPMOVSXBDZ256rmkz
VPMOVZXBDZ256rmkz
VPADDDZ256rmkz
VPANDDZ256rmkz
VPEXPANDDZ256rmkz
VPSLLDZ256rmkz
VPMULLDZ256rmkz
VPSRLDZ256rmkz
VPBLENDMDZ256rmkz
VPERMDZ256rmkz
VPANDNDZ256rmkz
VCVTDQ2PDZ256rmkz
VCVTUDQ2PDZ256rmkz
VCVTQQ2PDZ256rmkz
VCVTUQQ2PDZ256rmkz
VCVTPS2PDZ256rmkz
VMOVAPDZ256rmkz
VSUBPDZ256rmkz
VMINCPDZ256rmkz
VMAXCPDZ256rmkz
VADDPDZ256rmkz
VEXPANDPDZ256rmkz
VANDPDZ256rmkz
VSCALEFPDZ256rmkz
VUNPCKHPDZ256rmkz
VPERMILPDZ256rmkz
VUNPCKLPDZ256rmkz
VMULPDZ256rmkz
VBLENDMPDZ256rmkz
VPERMPDZ256rmkz
VANDNPDZ256rmkz
VMINPDZ256rmkz
VORPDZ256rmkz
VXORPDZ256rmkz
VMOVUPDZ256rmkz
VDIVPDZ256rmkz
VMAXPDZ256rmkz
VPORDZ256rmkz
VPXORDZ256rmkz
VPABSDZ256rmkz
VPMINSDZ256rmkz
VPMAXSDZ256rmkz
VPCONFLICTDZ256rmkz
VPLZCNTDZ256rmkz
VPMINUDZ256rmkz
VPMAXUDZ256rmkz
VPSRAVDZ256rmkz
VPSLLVDZ256rmkz
VPROLVDZ256rmkz
VPSRLVDZ256rmkz
VPRORVDZ256rmkz
VPMADDWDZ256rmkz
VPUNPCKHWDZ256rmkz
VPUNPCKLWDZ256rmkz
VPMOVSXWDZ256rmkz
VPMOVZXWDZ256rmkz
VMOVDDUPZ256rmkz
VMOVSHDUPZ256rmkz
VMOVSLDUPZ256rmkz
VPSRAQZ256rmkz
VPSUBQZ256rmkz
VPMOVSXBQZ256rmkz
VPMOVZXBQZ256rmkz
VCVTTPD2DQZ256rmkz
VCVTPD2DQZ256rmkz
VCVTTPS2DQZ256rmkz
VCVTPS2DQZ256rmkz
VPADDQZ256rmkz
VPUNPCKHDQZ256rmkz
VPUNPCKLDQZ256rmkz
VPMULDQZ256rmkz
VPANDQZ256rmkz
VPEXPANDQZ256rmkz
VPUNPCKHQDQZ256rmkz
VPUNPCKLQDQZ256rmkz
VCVTTPD2UDQZ256rmkz
VCVTPD2UDQZ256rmkz
VCVTTPS2UDQZ256rmkz
VCVTPS2UDQZ256rmkz
VPMULUDQZ256rmkz
VPMOVSXDQZ256rmkz
VPMOVZXDQZ256rmkz
VPSLLQZ256rmkz
VPMULLQZ256rmkz
VPSRLQZ256rmkz
VPBLENDMQZ256rmkz
VPERMQZ256rmkz
VPANDNQZ256rmkz
VCVTTPD2QQZ256rmkz
VCVTPD2QQZ256rmkz
VCVTTPS2QQZ256rmkz
VCVTPS2QQZ256rmkz
VCVTTPD2UQQZ256rmkz
VCVTPD2UQQZ256rmkz
VCVTTPS2UQQZ256rmkz
VCVTPS2UQQZ256rmkz
VPORQZ256rmkz
VPXORQZ256rmkz
VPABSQZ256rmkz
VPMINSQZ256rmkz
VPMAXSQZ256rmkz
VPCONFLICTQZ256rmkz
VPLZCNTQZ256rmkz
VPMINUQZ256rmkz
VPMAXUQZ256rmkz
VPSRAVQZ256rmkz
VPSLLVQZ256rmkz
VPROLVQZ256rmkz
VPSRLVQZ256rmkz
VPRORVQZ256rmkz
VPMOVSXWQZ256rmkz
VPMOVZXWQZ256rmkz
VCVTPD2PSZ256rmkz
VCVTPH2PSZ256rmkz
VCVTDQ2PSZ256rmkz
VCVTUDQ2PSZ256rmkz
VCVTQQ2PSZ256rmkz
VCVTUQQ2PSZ256rmkz
VMOVAPSZ256rmkz
VSUBPSZ256rmkz
VMINCPSZ256rmkz
VMAXCPSZ256rmkz
VADDPSZ256rmkz
VEXPANDPSZ256rmkz
VANDPSZ256rmkz
VSCALEFPSZ256rmkz
VUNPCKHPSZ256rmkz
VPERMILPSZ256rmkz
VUNPCKLPSZ256rmkz
VMULPSZ256rmkz
VBLENDMPSZ256rmkz
VPERMPSZ256rmkz
VANDNPSZ256rmkz
VMINPSZ256rmkz
VORPSZ256rmkz
VXORPSZ256rmkz
VMOVUPSZ256rmkz
VDIVPSZ256rmkz
VMAXPSZ256rmkz
VPSRAWZ256rmkz
VPUNPCKHBWZ256rmkz
VPUNPCKLBWZ256rmkz
VPSUBWZ256rmkz
VPMOVSXBWZ256rmkz
VPMOVZXBWZ256rmkz
VPADDWZ256rmkz
VPACKSSDWZ256rmkz
VPACKUSDWZ256rmkz
VPAVGWZ256rmkz
VPMULHWZ256rmkz
VPSLLWZ256rmkz
VPMULLWZ256rmkz
VPSRLWZ256rmkz
VPBLENDMWZ256rmkz
VPERMWZ256rmkz
VPABSWZ256rmkz
VPMADDUBSWZ256rmkz
VPSUBSWZ256rmkz
VPADDSWZ256rmkz
VPMINSWZ256rmkz
VPMULHRSWZ256rmkz
VPSUBUSWZ256rmkz
VPADDUSWZ256rmkz
VPMAXSWZ256rmkz
VPMULHUWZ256rmkz
VPMINUWZ256rmkz
VPMAXUWZ256rmkz
VPSRAVWZ256rmkz
VPSLLVWZ256rmkz
VPSRLVWZ256rmkz
VPERMI2B128rmkz
VPERMT2B128rmkz
VPERMI2D128rmkz
VPERMT2D128rmkz
VPERMI2PD128rmkz
VPERMT2PD128rmkz
VPERMI2Q128rmkz
VPERMT2Q128rmkz
VPERMI2PS128rmkz
VPERMT2PS128rmkz
VPERMI2W128rmkz
VPERMT2W128rmkz
VMOVDQA32Z128rmkz
VMOVDQU32Z128rmkz
VBROADCASTF64X2Z128rmkz
VBROADCASTI64X2Z128rmkz
VMOVDQA64Z128rmkz
VMOVDQU64Z128rmkz
VMOVDQU16Z128rmkz
VMOVDQU8Z128rmkz
VPSUBBZ128rmkz
VPADDBZ128rmkz
VPSHUFBZ128rmkz
VPAVGBZ128rmkz
VPBLENDMBZ128rmkz
VPERMBZ128rmkz
VPMULTISHIFTQBZ128rmkz
VPABSBZ128rmkz
VPSUBSBZ128rmkz
VPADDSBZ128rmkz
VPMINSBZ128rmkz
VPSUBUSBZ128rmkz
VPADDUSBZ128rmkz
VPMAXSBZ128rmkz
VPMINUBZ128rmkz
VPMAXUBZ128rmkz
VPACKSSWBZ128rmkz
VPACKUSWBZ128rmkz
VPSRADZ128rmkz
VPSUBDZ128rmkz
VPMOVSXBDZ128rmkz
VPMOVZXBDZ128rmkz
VPADDDZ128rmkz
VPANDDZ128rmkz
VPEXPANDDZ128rmkz
VPSLLDZ128rmkz
VPMULLDZ128rmkz
VPSRLDZ128rmkz
VPBLENDMDZ128rmkz
VPANDNDZ128rmkz
VCVTDQ2PDZ128rmkz
VCVTUDQ2PDZ128rmkz
VCVTQQ2PDZ128rmkz
VCVTUQQ2PDZ128rmkz
VCVTPS2PDZ128rmkz
VMOVAPDZ128rmkz
VSUBPDZ128rmkz
VMINCPDZ128rmkz
VMAXCPDZ128rmkz
VADDPDZ128rmkz
VEXPANDPDZ128rmkz
VANDPDZ128rmkz
VSCALEFPDZ128rmkz
VUNPCKHPDZ128rmkz
VPERMILPDZ128rmkz
VUNPCKLPDZ128rmkz
VMULPDZ128rmkz
VBLENDMPDZ128rmkz
VANDNPDZ128rmkz
VMINPDZ128rmkz
VORPDZ128rmkz
VXORPDZ128rmkz
VMOVUPDZ128rmkz
VDIVPDZ128rmkz
VMAXPDZ128rmkz
VPORDZ128rmkz
VPXORDZ128rmkz
VPABSDZ128rmkz
VSCALEFSDZ128rmkz
VPMINSDZ128rmkz
VPMAXSDZ128rmkz
VPCONFLICTDZ128rmkz
VPLZCNTDZ128rmkz
VPMINUDZ128rmkz
VPMAXUDZ128rmkz
VPSRAVDZ128rmkz
VPSLLVDZ128rmkz
VPROLVDZ128rmkz
VPSRLVDZ128rmkz
VPRORVDZ128rmkz
VPMADDWDZ128rmkz
VPUNPCKHWDZ128rmkz
VPUNPCKLWDZ128rmkz
VPMOVSXWDZ128rmkz
VPMOVZXWDZ128rmkz
VMOVDDUPZ128rmkz
VMOVSHDUPZ128rmkz
VMOVSLDUPZ128rmkz
VPSRAQZ128rmkz
VPSUBQZ128rmkz
VPMOVSXBQZ128rmkz
VPMOVZXBQZ128rmkz
VCVTTPD2DQZ128rmkz
VCVTPD2DQZ128rmkz
VCVTTPS2DQZ128rmkz
VCVTPS2DQZ128rmkz
VPADDQZ128rmkz
VPUNPCKHDQZ128rmkz
VPUNPCKLDQZ128rmkz
VPMULDQZ128rmkz
VPANDQZ128rmkz
VPEXPANDQZ128rmkz
VPUNPCKHQDQZ128rmkz
VPUNPCKLQDQZ128rmkz
VCVTTPD2UDQZ128rmkz
VCVTPD2UDQZ128rmkz
VCVTTPS2UDQZ128rmkz
VCVTPS2UDQZ128rmkz
VPMULUDQZ128rmkz
VPMOVSXDQZ128rmkz
VPMOVZXDQZ128rmkz
VPSLLQZ128rmkz
VPMULLQZ128rmkz
VPSRLQZ128rmkz
VPBLENDMQZ128rmkz
VPANDNQZ128rmkz
VCVTTPD2QQZ128rmkz
VCVTPD2QQZ128rmkz
VCVTTPS2QQZ128rmkz
VCVTPS2QQZ128rmkz
VCVTTPD2UQQZ128rmkz
VCVTPD2UQQZ128rmkz
VCVTTPS2UQQZ128rmkz
VCVTPS2UQQZ128rmkz
VPORQZ128rmkz
VPXORQZ128rmkz
VPABSQZ128rmkz
VPMINSQZ128rmkz
VPMAXSQZ128rmkz
VPCONFLICTQZ128rmkz
VPLZCNTQZ128rmkz
VPMINUQZ128rmkz
VPMAXUQZ128rmkz
VPSRAVQZ128rmkz
VPSLLVQZ128rmkz
VPROLVQZ128rmkz
VPSRLVQZ128rmkz
VPRORVQZ128rmkz
VPMOVSXWQZ128rmkz
VPMOVZXWQZ128rmkz
VCVTPD2PSZ128rmkz
VCVTPH2PSZ128rmkz
VCVTDQ2PSZ128rmkz
VCVTUDQ2PSZ128rmkz
VCVTQQ2PSZ128rmkz
VCVTUQQ2PSZ128rmkz
VMOVAPSZ128rmkz
VSUBPSZ128rmkz
VMINCPSZ128rmkz
VMAXCPSZ128rmkz
VADDPSZ128rmkz
VEXPANDPSZ128rmkz
VANDPSZ128rmkz
VSCALEFPSZ128rmkz
VUNPCKHPSZ128rmkz
VPERMILPSZ128rmkz
VUNPCKLPSZ128rmkz
VMULPSZ128rmkz
VBLENDMPSZ128rmkz
VANDNPSZ128rmkz
VMINPSZ128rmkz
VORPSZ128rmkz
VXORPSZ128rmkz
VMOVUPSZ128rmkz
VDIVPSZ128rmkz
VMAXPSZ128rmkz
VSCALEFSSZ128rmkz
VPSRAWZ128rmkz
VPUNPCKHBWZ128rmkz
VPUNPCKLBWZ128rmkz
VPSUBWZ128rmkz
VPMOVSXBWZ128rmkz
VPMOVZXBWZ128rmkz
VPADDWZ128rmkz
VPACKSSDWZ128rmkz
VPACKUSDWZ128rmkz
VPAVGWZ128rmkz
VPMULHWZ128rmkz
VPSLLWZ128rmkz
VPMULLWZ128rmkz
VPSRLWZ128rmkz
VPBLENDMWZ128rmkz
VPERMWZ128rmkz
VPABSWZ128rmkz
VPMADDUBSWZ128rmkz
VPSUBSWZ128rmkz
VPADDSWZ128rmkz
VPMINSWZ128rmkz
VPMULHRSWZ128rmkz
VPSUBUSWZ128rmkz
VPADDUSWZ128rmkz
VPMAXSWZ128rmkz
VPMULHUWZ128rmkz
VPMINUWZ128rmkz
VPMAXUWZ128rmkz
VPSRAVWZ128rmkz
VPSLLVWZ128rmkz
VPSRLVWZ128rmkz
VBROADCASTF32X8rmkz
VBROADCASTI32X8rmkz
VPERMI2Brmkz
VPERMT2Brmkz
VPERMI2Drmkz
VPERMT2Drmkz
VPERMI2PDrmkz
VPERMT2PDrmkz
VRCP14SDrmkz
VRSQRT14SDrmkz
VPERMI2Qrmkz
VPERMT2Qrmkz
VPERMI2PSrmkz
VPERMT2PSrmkz
VRCP14SSrmkz
VRSQRT14SSrmkz
VPERMI2Wrmkz
VPERMT2Wrmkz
VMOVDQA32Zrmkz
VMOVDQU32Zrmkz
VINSERTF64x2Zrmkz
VINSERTI64x2Zrmkz
VMOVDQA64Zrmkz
VMOVDQU64Zrmkz
VINSERTF32x4Zrmkz
VINSERTI32x4Zrmkz
VINSERTF64x4Zrmkz
VINSERTI64x4Zrmkz
VMOVDQU16Zrmkz
VMOVDQU8Zrmkz
VINSERTF32x8Zrmkz
VINSERTI32x8Zrmkz
VPSUBBZrmkz
VPADDBZrmkz
VPSHUFBZrmkz
VPAVGBZrmkz
VPBLENDMBZrmkz
VPERMBZrmkz
VPMULTISHIFTQBZrmkz
VPABSBZrmkz
VPSUBSBZrmkz
VPADDSBZrmkz
VPMINSBZrmkz
VPSUBUSBZrmkz
VPADDUSBZrmkz
VPMAXSBZrmkz
VPMINUBZrmkz
VPMAXUBZrmkz
VPACKSSWBZrmkz
VPACKUSWBZrmkz
VPSRADZrmkz
VPSUBDZrmkz
VPMOVSXBDZrmkz
VPMOVZXBDZrmkz
VPADDDZrmkz
VPANDDZrmkz
VPEXPANDDZrmkz
VPSLLDZrmkz
VPMULLDZrmkz
VPSRLDZrmkz
VPBLENDMDZrmkz
VPERMDZrmkz
VPANDNDZrmkz
VCVTDQ2PDZrmkz
VCVTUDQ2PDZrmkz
VCVTQQ2PDZrmkz
VCVTUQQ2PDZrmkz
VCVTPS2PDZrmkz
VMOVAPDZrmkz
VSUBPDZrmkz
VMINCPDZrmkz
VMAXCPDZrmkz
VADDPDZrmkz
VEXPANDPDZrmkz
VANDPDZrmkz
VSCALEFPDZrmkz
VUNPCKHPDZrmkz
VPERMILPDZrmkz
VUNPCKLPDZrmkz
VMULPDZrmkz
VBLENDMPDZrmkz
VPERMPDZrmkz
VANDNPDZrmkz
VMINPDZrmkz
VORPDZrmkz
VXORPDZrmkz
VMOVUPDZrmkz
VDIVPDZrmkz
VMAXPDZrmkz
VPORDZrmkz
VPXORDZrmkz
VCVTSS2SDZrmkz
VPABSDZrmkz
VPMINSDZrmkz
VMOVSDZrmkz
VPMAXSDZrmkz
VPCONFLICTDZrmkz
VPLZCNTDZrmkz
VPMINUDZrmkz
VPMAXUDZrmkz
VPSRAVDZrmkz
VPSLLVDZrmkz
VPROLVDZrmkz
VPSRLVDZrmkz
VPRORVDZrmkz
VPMADDWDZrmkz
VPUNPCKHWDZrmkz
VPUNPCKLWDZrmkz
VPMOVSXWDZrmkz
VPMOVZXWDZrmkz
VMOVDDUPZrmkz
VMOVSHDUPZrmkz
VMOVSLDUPZrmkz
VPSRAQZrmkz
VPSUBQZrmkz
VPMOVSXBQZrmkz
VPMOVZXBQZrmkz
VCVTTPD2DQZrmkz
VCVTPD2DQZrmkz
VCVTTPS2DQZrmkz
VCVTPS2DQZrmkz
VPADDQZrmkz
VPUNPCKHDQZrmkz
VPUNPCKLDQZrmkz
VPMULDQZrmkz
VPANDQZrmkz
VPEXPANDQZrmkz
VPUNPCKHQDQZrmkz
VPUNPCKLQDQZrmkz
VCVTTPD2UDQZrmkz
VCVTPD2UDQZrmkz
VCVTTPS2UDQZrmkz
VCVTPS2UDQZrmkz
VPMULUDQZrmkz
VPMOVSXDQZrmkz
VPMOVZXDQZrmkz
VPSLLQZrmkz
VPMULLQZrmkz
VPSRLQZrmkz
VPBLENDMQZrmkz
VPERMQZrmkz
VPANDNQZrmkz
VCVTTPD2QQZrmkz
VCVTPD2QQZrmkz
VCVTTPS2QQZrmkz
VCVTPS2QQZrmkz
VCVTTPD2UQQZrmkz
VCVTPD2UQQZrmkz
VCVTTPS2UQQZrmkz
VCVTPS2UQQZrmkz
VPORQZrmkz
VPXORQZrmkz
VPABSQZrmkz
VPMINSQZrmkz
VPMAXSQZrmkz
VPCONFLICTQZrmkz
VPLZCNTQZrmkz
VPMINUQZrmkz
VPMAXUQZrmkz
VPSRAVQZrmkz
VPSLLVQZrmkz
VPROLVQZrmkz
VPSRLVQZrmkz
VPRORVQZrmkz
VPMOVSXWQZrmkz
VPMOVZXWQZrmkz
VCVTPD2PSZrmkz
VCVTPH2PSZrmkz
VCVTDQ2PSZrmkz
VCVTUDQ2PSZrmkz
VCVTQQ2PSZrmkz
VCVTUQQ2PSZrmkz
VMOVAPSZrmkz
VSUBPSZrmkz
VMINCPSZrmkz
VMAXCPSZrmkz
VADDPSZrmkz
VEXPANDPSZrmkz
VANDPSZrmkz
VSCALEFPSZrmkz
VUNPCKHPSZrmkz
VPERMILPSZrmkz
VUNPCKLPSZrmkz
VMULPSZrmkz
VBLENDMPSZrmkz
VPERMPSZrmkz
VANDNPSZrmkz
VMINPSZrmkz
VORPSZrmkz
VXORPSZrmkz
VMOVUPSZrmkz
VDIVPSZrmkz
VMAXPSZrmkz
VCVTSD2SSZrmkz
VMOVSSZrmkz
VPSRAWZrmkz
VPUNPCKHBWZrmkz
VPUNPCKLBWZrmkz
VPSUBWZrmkz
VPMOVSXBWZrmkz
VPMOVZXBWZrmkz
VPADDWZrmkz
VPACKSSDWZrmkz
VPACKUSDWZrmkz
VPAVGWZrmkz
VPMULHWZrmkz
VPSLLWZrmkz
VPMULLWZrmkz
VPSRLWZrmkz
VPBLENDMWZrmkz
VPERMWZrmkz
VPABSWZrmkz
VPMADDUBSWZrmkz
VPSUBSWZrmkz
VPADDSWZrmkz
VPMINSWZrmkz
VPMULHRSWZrmkz
VPSUBUSWZrmkz
VPADDUSWZrmkz
VPMAXSWZrmkz
VPMULHUWZrmkz
VPMINUWZrmkz
VPMAXUWZrmkz
VPSRAVWZrmkz
VPSLLVWZrmkz
VPSRLVWZrmkz
VBROADCASTF32X2Z256rkz
VBROADCASTI32X2Z256rkz
VPBROADCASTBZ256rkz
VFMADDSUB231PDZ256rkz
VFMSUB231PDZ256rkz
VFNMSUB231PDZ256rkz
VFMSUBADD231PDZ256rkz
VFMADD231PDZ256rkz
VFNMADD231PDZ256rkz
VFMADDSUB132PDZ256rkz
VFMSUB132PDZ256rkz
VFNMSUB132PDZ256rkz
VFMSUBADD132PDZ256rkz
VFMADD132PDZ256rkz
VFNMADD132PDZ256rkz
VFMADDSUB213PDZ256rkz
VFMSUB213PDZ256rkz
VFNMSUB213PDZ256rkz
VFMSUBADD213PDZ256rkz
VFMADD213PDZ256rkz
VFNMADD213PDZ256rkz
VRCP14PDZ256rkz
VRSQRT14PDZ256rkz
VGETEXPPDZ256rkz
VSQRTPDZ256rkz
VBROADCASTSDZ256rkz
VPBROADCASTDZ256rkz
VPBROADCASTQZ256rkz
VPMADD52HUQZ256rkz
VPMADD52LUQZ256rkz
VFMADDSUB231PSZ256rkz
VFMSUB231PSZ256rkz
VFNMSUB231PSZ256rkz
VFMSUBADD231PSZ256rkz
VFMADD231PSZ256rkz
VFNMADD231PSZ256rkz
VFMADDSUB132PSZ256rkz
VFMSUB132PSZ256rkz
VFNMSUB132PSZ256rkz
VFMSUBADD132PSZ256rkz
VFMADD132PSZ256rkz
VFNMADD132PSZ256rkz
VFMADDSUB213PSZ256rkz
VFMSUB213PSZ256rkz
VFNMSUB213PSZ256rkz
VFMSUBADD213PSZ256rkz
VFMADD213PSZ256rkz
VFNMADD213PSZ256rkz
VRCP14PSZ256rkz
VRSQRT14PSZ256rkz
VGETEXPPSZ256rkz
VSQRTPSZ256rkz
VBROADCASTSSZ256rkz
VPBROADCASTWZ256rkz
VPBROADCASTBrZ256rkz
VPBROADCASTDrZ256rkz
VPBROADCASTQrZ256rkz
VPBROADCASTWrZ256rkz
VPBROADCASTBr_AltZ256rkz
VPBROADCASTWr_AltZ256rkz
VBROADCASTI32X2Z128rkz
VPBROADCASTBZ128rkz
VFMADDSUB231PDZ128rkz
VFMSUB231PDZ128rkz
VFNMSUB231PDZ128rkz
VFMSUBADD231PDZ128rkz
VFMADD231PDZ128rkz
VFNMADD231PDZ128rkz
VFMADDSUB132PDZ128rkz
VFMSUB132PDZ128rkz
VFNMSUB132PDZ128rkz
VFMSUBADD132PDZ128rkz
VFMADD132PDZ128rkz
VFNMADD132PDZ128rkz
VFMADDSUB213PDZ128rkz
VFMSUB213PDZ128rkz
VFNMSUB213PDZ128rkz
VFMSUBADD213PDZ128rkz
VFMADD213PDZ128rkz
VFNMADD213PDZ128rkz
VRCP14PDZ128rkz
VRSQRT14PDZ128rkz
VGETEXPPDZ128rkz
VSQRTPDZ128rkz
VPBROADCASTDZ128rkz
VPBROADCASTQZ128rkz
VPMADD52HUQZ128rkz
VPMADD52LUQZ128rkz
VFMADDSUB231PSZ128rkz
VFMSUB231PSZ128rkz
VFNMSUB231PSZ128rkz
VFMSUBADD231PSZ128rkz
VFMADD231PSZ128rkz
VFNMADD231PSZ128rkz
VFMADDSUB132PSZ128rkz
VFMSUB132PSZ128rkz
VFNMSUB132PSZ128rkz
VFMSUBADD132PSZ128rkz
VFMADD132PSZ128rkz
VFNMADD132PSZ128rkz
VFMADDSUB213PSZ128rkz
VFMSUB213PSZ128rkz
VFNMSUB213PSZ128rkz
VFMSUBADD213PSZ128rkz
VFMADD213PSZ128rkz
VFNMADD213PSZ128rkz
VRCP14PSZ128rkz
VRSQRT14PSZ128rkz
VGETEXPPSZ128rkz
VSQRTPSZ128rkz
VBROADCASTSSZ128rkz
VPBROADCASTWZ128rkz
VPBROADCASTBrZ128rkz
VPBROADCASTDrZ128rkz
VPBROADCASTQrZ128rkz
VPBROADCASTWrZ128rkz
VPBROADCASTBr_AltZ128rkz
VPBROADCASTWr_AltZ128rkz
VEXP2PDrkz
VRCP28PDrkz
VRSQRT28PDrkz
VGETEXPPDrkz
VRCP28SDrkz
VRSQRT28SDrkz
VRNDSCALESDrkz
VGETEXPSDrkz
VEXP2PSrkz
VRCP28PSrkz
VRSQRT28PSrkz
VGETEXPPSrkz
VRCP28SSrkz
VRSQRT28SSrkz
VRNDSCALESSrkz
VGETEXPSSrkz
VBROADCASTF32X2Zrkz
VBROADCASTI32X2Zrkz
VPBROADCASTBZrkz
VFMADDSUB231PDZrkz
VFMSUB231PDZrkz
VFNMSUB231PDZrkz
VFMSUBADD231PDZrkz
VFMADD231PDZrkz
VFNMADD231PDZrkz
VFMADDSUB132PDZrkz
VFMSUB132PDZrkz
VFNMSUB132PDZrkz
VFMSUBADD132PDZrkz
VFMADD132PDZrkz
VFNMADD132PDZrkz
VFMADDSUB213PDZrkz
VFMSUB213PDZrkz
VFNMSUB213PDZrkz
VFMSUBADD213PDZrkz
VFMADD213PDZrkz
VFNMADD213PDZrkz
VRCP14PDZrkz
VRSQRT14PDZrkz
VSQRTPDZrkz
VBROADCASTSDZrkz
VPBROADCASTDZrkz
VPBROADCASTQZrkz
VPMADD52HUQZrkz
VPMADD52LUQZrkz
VFMADDSUB231PSZrkz
VFMSUB231PSZrkz
VFNMSUB231PSZrkz
VFMSUBADD231PSZrkz
VFMADD231PSZrkz
VFNMADD231PSZrkz
VFMADDSUB132PSZrkz
VFMSUB132PSZrkz
VFNMSUB132PSZrkz
VFMSUBADD132PSZrkz
VFMADD132PSZrkz
VFNMADD132PSZrkz
VFMADDSUB213PSZrkz
VFMSUB213PSZrkz
VFNMSUB213PSZrkz
VFMSUBADD213PSZrkz
VFMADD213PSZrkz
VFNMADD213PSZrkz
VRCP14PSZrkz
VRSQRT14PSZrkz
VSQRTPSZrkz
VBROADCASTSSZrkz
VPBROADCASTWZrkz
VPBROADCASTBrZrkz
VPBROADCASTDrZrkz
VPBROADCASTQrZrkz
VPBROADCASTWrZrkz
VPBROADCASTBr_AltZrkz
VPBROADCASTWr_AltZrkz
VPERMI2B256rrkz
VPERMT2B256rrkz
VPERMI2D256rrkz
VPERMT2D256rrkz
VPERMI2PD256rrkz
VPERMT2PD256rrkz
VPERMI2Q256rrkz
VPERMT2Q256rrkz
VPERMI2PS256rrkz
VPERMT2PS256rrkz
VPERMI2W256rrkz
VPERMT2W256rrkz
VMOVDQA32Z256rrkz
VMOVDQU32Z256rrkz
VEXTRACTF64x2Z256rrkz
VINSERTF64x2Z256rrkz
VEXTRACTI64x2Z256rrkz
VINSERTI64x2Z256rrkz
VMOVDQA64Z256rrkz
VMOVDQU64Z256rrkz
VEXTRACTF32x4Z256rrkz
VINSERTF32x4Z256rrkz
VEXTRACTI32x4Z256rrkz
VINSERTI32x4Z256rrkz
VMOVDQU16Z256rrkz
VMOVDQU8Z256rrkz
VPSUBBZ256rrkz
VPADDBZ256rrkz
VPMOVUSDBZ256rrkz
VPMOVSDBZ256rrkz
VPMOVDBZ256rrkz
VPSHUFBZ256rrkz
VPAVGBZ256rrkz
VPBLENDMBZ256rrkz
VPERMBZ256rrkz
VPMOVUSQBZ256rrkz
VPMOVSQBZ256rrkz
VPMULTISHIFTQBZ256rrkz
VPMOVQBZ256rrkz
VPABSBZ256rrkz
VPSUBSBZ256rrkz
VPADDSBZ256rrkz
VPMINSBZ256rrkz
VPSUBUSBZ256rrkz
VPADDUSBZ256rrkz
VPMAXSBZ256rrkz
VPMINUBZ256rrkz
VPMAXUBZ256rrkz
VPACKSSWBZ256rrkz
VPACKUSWBZ256rrkz
VPMOVUSWBZ256rrkz
VPMOVSWBZ256rrkz
VPMOVWBZ256rrkz
VPSRADZ256rrkz
VPSUBDZ256rrkz
VPMOVSXBDZ256rrkz
VPMOVZXBDZ256rrkz
VPADDDZ256rrkz
VPANDDZ256rrkz
VPEXPANDDZ256rrkz
VPSLLDZ256rrkz
VPMULLDZ256rrkz
VPSRLDZ256rrkz
VPBLENDMDZ256rrkz
VPERMDZ256rrkz
VPANDNDZ256rrkz
VCVTDQ2PDZ256rrkz
VCVTUDQ2PDZ256rrkz
VCVTQQ2PDZ256rrkz
VCVTUQQ2PDZ256rrkz
VCVTPS2PDZ256rrkz
VMOVAPDZ256rrkz
VSUBPDZ256rrkz
VMINCPDZ256rrkz
VMAXCPDZ256rrkz
VADDPDZ256rrkz
VEXPANDPDZ256rrkz
VANDPDZ256rrkz
VSCALEFPDZ256rrkz
VUNPCKHPDZ256rrkz
VPERMILPDZ256rrkz
VUNPCKLPDZ256rrkz
VMULPDZ256rrkz
VBLENDMPDZ256rrkz
VPERMPDZ256rrkz
VANDNPDZ256rrkz
VMINPDZ256rrkz
VORPDZ256rrkz
VXORPDZ256rrkz
VCOMPRESSPDZ256rrkz
VMOVUPDZ256rrkz
VDIVPDZ256rrkz
VMAXPDZ256rrkz
VPMOVUSQDZ256rrkz
VPMOVSQDZ256rrkz
VPMOVQDZ256rrkz
VPORDZ256rrkz
VPXORDZ256rrkz
VPABSDZ256rrkz
VPMINSDZ256rrkz
VPCOMPRESSDZ256rrkz
VPMAXSDZ256rrkz
VPCONFLICTDZ256rrkz
VPLZCNTDZ256rrkz
VPMINUDZ256rrkz
VPMAXUDZ256rrkz
VPSRAVDZ256rrkz
VPSLLVDZ256rrkz
VPROLVDZ256rrkz
VPSRLVDZ256rrkz
VPRORVDZ256rrkz
VPMADDWDZ256rrkz
VPUNPCKHWDZ256rrkz
VPUNPCKLWDZ256rrkz
VPMOVSXWDZ256rrkz
VPMOVZXWDZ256rrkz
VCVTPS2PHZ256rrkz
VMOVDDUPZ256rrkz
VMOVSHDUPZ256rrkz
VMOVSLDUPZ256rrkz
VPSRAQZ256rrkz
VPSUBQZ256rrkz
VPMOVSXBQZ256rrkz
VPMOVZXBQZ256rrkz
VCVTTPD2DQZ256rrkz
VCVTPD2DQZ256rrkz
VCVTTPS2DQZ256rrkz
VCVTPS2DQZ256rrkz
VPADDQZ256rrkz
VPUNPCKHDQZ256rrkz
VPUNPCKLDQZ256rrkz
VPMULDQZ256rrkz
VPANDQZ256rrkz
VPEXPANDQZ256rrkz
VPUNPCKHQDQZ256rrkz
VPUNPCKLQDQZ256rrkz
VCVTTPD2UDQZ256rrkz
VCVTPD2UDQZ256rrkz
VCVTTPS2UDQZ256rrkz
VCVTPS2UDQZ256rrkz
VPMULUDQZ256rrkz
VPMOVSXDQZ256rrkz
VPMOVZXDQZ256rrkz
VPSLLQZ256rrkz
VPMULLQZ256rrkz
VPSRLQZ256rrkz
VPBLENDMQZ256rrkz
VPERMQZ256rrkz
VPANDNQZ256rrkz
VCVTTPD2QQZ256rrkz
VCVTPD2QQZ256rrkz
VCVTTPS2QQZ256rrkz
VCVTPS2QQZ256rrkz
VCVTTPD2UQQZ256rrkz
VCVTPD2UQQZ256rrkz
VCVTTPS2UQQZ256rrkz
VCVTPS2UQQZ256rrkz
VPORQZ256rrkz
VPXORQZ256rrkz
VPABSQZ256rrkz
VPMINSQZ256rrkz
VPCOMPRESSQZ256rrkz
VPMAXSQZ256rrkz
VPCONFLICTQZ256rrkz
VPLZCNTQZ256rrkz
VPMINUQZ256rrkz
VPMAXUQZ256rrkz
VPSRAVQZ256rrkz
VPSLLVQZ256rrkz
VPROLVQZ256rrkz
VPSRLVQZ256rrkz
VPRORVQZ256rrkz
VPMOVSXWQZ256rrkz
VPMOVZXWQZ256rrkz
VCVTPD2PSZ256rrkz
VCVTPH2PSZ256rrkz
VCVTDQ2PSZ256rrkz
VCVTUDQ2PSZ256rrkz
VCVTQQ2PSZ256rrkz
VCVTUQQ2PSZ256rrkz
VMOVAPSZ256rrkz
VSUBPSZ256rrkz
VMINCPSZ256rrkz
VMAXCPSZ256rrkz
VADDPSZ256rrkz
VEXPANDPSZ256rrkz
VANDPSZ256rrkz
VSCALEFPSZ256rrkz
VUNPCKHPSZ256rrkz
VPERMILPSZ256rrkz
VUNPCKLPSZ256rrkz
VMULPSZ256rrkz
VBLENDMPSZ256rrkz
VPERMPSZ256rrkz
VANDNPSZ256rrkz
VMINPSZ256rrkz
VORPSZ256rrkz
VXORPSZ256rrkz
VCOMPRESSPSZ256rrkz
VMOVUPSZ256rrkz
VDIVPSZ256rrkz
VMAXPSZ256rrkz
VPSRAWZ256rrkz
VPUNPCKHBWZ256rrkz
VPUNPCKLBWZ256rrkz
VPSUBWZ256rrkz
VPMOVSXBWZ256rrkz
VPMOVZXBWZ256rrkz
VPADDWZ256rrkz
VPACKSSDWZ256rrkz
VPACKUSDWZ256rrkz
VPMOVUSDWZ256rrkz
VPMOVSDWZ256rrkz
VPMOVDWZ256rrkz
VPAVGWZ256rrkz
VPMULHWZ256rrkz
VPSLLWZ256rrkz
VPMULLWZ256rrkz
VPSRLWZ256rrkz
VPBLENDMWZ256rrkz
VPERMWZ256rrkz
VPMOVUSQWZ256rrkz
VPMOVSQWZ256rrkz
VPMOVQWZ256rrkz
VPABSWZ256rrkz
VPMADDUBSWZ256rrkz
VPSUBSWZ256rrkz
VPADDSWZ256rrkz
VPMINSWZ256rrkz
VPMULHRSWZ256rrkz
VPSUBUSWZ256rrkz
VPADDUSWZ256rrkz
VPMAXSWZ256rrkz
VPMULHUWZ256rrkz
VPMINUWZ256rrkz
VPMAXUWZ256rrkz
VPSRAVWZ256rrkz
VPSLLVWZ256rrkz
VPSRLVWZ256rrkz
VPERMI2B128rrkz
VPERMT2B128rrkz
VPERMI2D128rrkz
VPERMT2D128rrkz
VPERMI2PD128rrkz
VPERMT2PD128rrkz
VPERMI2Q128rrkz
VPERMT2Q128rrkz
VPERMI2PS128rrkz
VPERMT2PS128rrkz
VPERMI2W128rrkz
VPERMT2W128rrkz
VMOVDQA32Z128rrkz
VMOVDQU32Z128rrkz
VMOVDQA64Z128rrkz
VMOVDQU64Z128rrkz
VMOVDQU16Z128rrkz
VMOVDQU8Z128rrkz
VPSUBBZ128rrkz
VPADDBZ128rrkz
VPMOVUSDBZ128rrkz
VPMOVSDBZ128rrkz
VPMOVDBZ128rrkz
VPSHUFBZ128rrkz
VPAVGBZ128rrkz
VPBLENDMBZ128rrkz
VPERMBZ128rrkz
VPMOVUSQBZ128rrkz
VPMOVSQBZ128rrkz
VPMULTISHIFTQBZ128rrkz
VPMOVQBZ128rrkz
VPABSBZ128rrkz
VPSUBSBZ128rrkz
VPADDSBZ128rrkz
VPMINSBZ128rrkz
VPSUBUSBZ128rrkz
VPADDUSBZ128rrkz
VPMAXSBZ128rrkz
VPMINUBZ128rrkz
VPMAXUBZ128rrkz
VPACKSSWBZ128rrkz
VPACKUSWBZ128rrkz
VPMOVUSWBZ128rrkz
VPMOVSWBZ128rrkz
VPMOVWBZ128rrkz
VPSRADZ128rrkz
VPSUBDZ128rrkz
VPMOVSXBDZ128rrkz
VPMOVZXBDZ128rrkz
VPADDDZ128rrkz
VPANDDZ128rrkz
VPEXPANDDZ128rrkz
VPSLLDZ128rrkz
VPMULLDZ128rrkz
VPSRLDZ128rrkz
VPBLENDMDZ128rrkz
VPANDNDZ128rrkz
VCVTDQ2PDZ128rrkz
VCVTUDQ2PDZ128rrkz
VCVTQQ2PDZ128rrkz
VCVTUQQ2PDZ128rrkz
VCVTPS2PDZ128rrkz
VMOVAPDZ128rrkz
VSUBPDZ128rrkz
VMINCPDZ128rrkz
VMAXCPDZ128rrkz
VADDPDZ128rrkz
VEXPANDPDZ128rrkz
VANDPDZ128rrkz
VSCALEFPDZ128rrkz
VUNPCKHPDZ128rrkz
VPERMILPDZ128rrkz
VUNPCKLPDZ128rrkz
VMULPDZ128rrkz
VBLENDMPDZ128rrkz
VANDNPDZ128rrkz
VMINPDZ128rrkz
VORPDZ128rrkz
VXORPDZ128rrkz
VCOMPRESSPDZ128rrkz
VMOVUPDZ128rrkz
VDIVPDZ128rrkz
VMAXPDZ128rrkz
VPMOVUSQDZ128rrkz
VPMOVSQDZ128rrkz
VPMOVQDZ128rrkz
VPORDZ128rrkz
VPXORDZ128rrkz
VPABSDZ128rrkz
VSCALEFSDZ128rrkz
VPMINSDZ128rrkz
VPCOMPRESSDZ128rrkz
VPMAXSDZ128rrkz
VPCONFLICTDZ128rrkz
VPLZCNTDZ128rrkz
VPMINUDZ128rrkz
VPMAXUDZ128rrkz
VPSRAVDZ128rrkz
VPSLLVDZ128rrkz
VPROLVDZ128rrkz
VPSRLVDZ128rrkz
VPRORVDZ128rrkz
VPMADDWDZ128rrkz
VPUNPCKHWDZ128rrkz
VPUNPCKLWDZ128rrkz
VPMOVSXWDZ128rrkz
VPMOVZXWDZ128rrkz
VCVTPS2PHZ128rrkz
VMOVDDUPZ128rrkz
VMOVSHDUPZ128rrkz
VMOVSLDUPZ128rrkz
VPSRAQZ128rrkz
VPSUBQZ128rrkz
VPMOVSXBQZ128rrkz
VPMOVZXBQZ128rrkz
VCVTTPD2DQZ128rrkz
VCVTPD2DQZ128rrkz
VCVTTPS2DQZ128rrkz
VCVTPS2DQZ128rrkz
VPADDQZ128rrkz
VPUNPCKHDQZ128rrkz
VPUNPCKLDQZ128rrkz
VPMULDQZ128rrkz
VPANDQZ128rrkz
VPEXPANDQZ128rrkz
VPUNPCKHQDQZ128rrkz
VPUNPCKLQDQZ128rrkz
VCVTTPD2UDQZ128rrkz
VCVTPD2UDQZ128rrkz
VCVTTPS2UDQZ128rrkz
VCVTPS2UDQZ128rrkz
VPMULUDQZ128rrkz
VPMOVSXDQZ128rrkz
VPMOVZXDQZ128rrkz
VPSLLQZ128rrkz
VPMULLQZ128rrkz
VPSRLQZ128rrkz
VPBLENDMQZ128rrkz
VPANDNQZ128rrkz
VCVTTPD2QQZ128rrkz
VCVTPD2QQZ128rrkz
VCVTTPS2QQZ128rrkz
VCVTPS2QQZ128rrkz
VCVTTPD2UQQZ128rrkz
VCVTPD2UQQZ128rrkz
VCVTTPS2UQQZ128rrkz
VCVTPS2UQQZ128rrkz
VPORQZ128rrkz
VPXORQZ128rrkz
VPABSQZ128rrkz
VPMINSQZ128rrkz
VPCOMPRESSQZ128rrkz
VPMAXSQZ128rrkz
VPCONFLICTQZ128rrkz
VPLZCNTQZ128rrkz
VPMINUQZ128rrkz
VPMAXUQZ128rrkz
VPSRAVQZ128rrkz
VPSLLVQZ128rrkz
VPROLVQZ128rrkz
VPSRLVQZ128rrkz
VPRORVQZ128rrkz
VPMOVSXWQZ128rrkz
VPMOVZXWQZ128rrkz
VCVTPD2PSZ128rrkz
VCVTPH2PSZ128rrkz
VCVTDQ2PSZ128rrkz
VCVTUDQ2PSZ128rrkz
VCVTQQ2PSZ128rrkz
VCVTUQQ2PSZ128rrkz
VMOVAPSZ128rrkz
VSUBPSZ128rrkz
VMINCPSZ128rrkz
VMAXCPSZ128rrkz
VADDPSZ128rrkz
VEXPANDPSZ128rrkz
VANDPSZ128rrkz
VSCALEFPSZ128rrkz
VUNPCKHPSZ128rrkz
VPERMILPSZ128rrkz
VUNPCKLPSZ128rrkz
VMULPSZ128rrkz
VBLENDMPSZ128rrkz
VANDNPSZ128rrkz
VMINPSZ128rrkz
VORPSZ128rrkz
VXORPSZ128rrkz
VCOMPRESSPSZ128rrkz
VMOVUPSZ128rrkz
VDIVPSZ128rrkz
VMAXPSZ128rrkz
VSCALEFSSZ128rrkz
VPSRAWZ128rrkz
VPUNPCKHBWZ128rrkz
VPUNPCKLBWZ128rrkz
VPSUBWZ128rrkz
VPMOVSXBWZ128rrkz
VPMOVZXBWZ128rrkz
VPADDWZ128rrkz
VPACKSSDWZ128rrkz
VPACKUSDWZ128rrkz
VPMOVUSDWZ128rrkz
VPMOVSDWZ128rrkz
VPMOVDWZ128rrkz
VPAVGWZ128rrkz
VPMULHWZ128rrkz
VPSLLWZ128rrkz
VPMULLWZ128rrkz
VPSRLWZ128rrkz
VPBLENDMWZ128rrkz
VPERMWZ128rrkz
VPMOVUSQWZ128rrkz
VPMOVSQWZ128rrkz
VPMOVQWZ128rrkz
VPABSWZ128rrkz
VPMADDUBSWZ128rrkz
VPSUBSWZ128rrkz
VPADDSWZ128rrkz
VPMINSWZ128rrkz
VPMULHRSWZ128rrkz
VPSUBUSWZ128rrkz
VPADDUSWZ128rrkz
VPMAXSWZ128rrkz
VPMULHUWZ128rrkz
VPMINUWZ128rrkz
VPMAXUWZ128rrkz
VPSRAVWZ128rrkz
VPSLLVWZ128rrkz
VPSRLVWZ128rrkz
VPERMI2Brrkz
VPERMT2Brrkz
VPERMI2Drrkz
VPERMT2Drrkz
VPERMI2PDrrkz
VPERMT2PDrrkz
VRCP14SDrrkz
VRSQRT14SDrrkz
VPERMI2Qrrkz
VPERMT2Qrrkz
VPERMI2PSrrkz
VPERMT2PSrrkz
VRCP14SSrrkz
VRSQRT14SSrrkz
VPERMI2Wrrkz
VPERMT2Wrrkz
VMOVDQA32Zrrkz
VMOVDQU32Zrrkz
VEXTRACTF64x2Zrrkz
VINSERTF64x2Zrrkz
VEXTRACTI64x2Zrrkz
VINSERTI64x2Zrrkz
VMOVDQA64Zrrkz
VMOVDQU64Zrrkz
VEXTRACTF32x4Zrrkz
VINSERTF32x4Zrrkz
VEXTRACTI32x4Zrrkz
VINSERTI32x4Zrrkz
VEXTRACTF64x4Zrrkz
VINSERTF64x4Zrrkz
VEXTRACTI64x4Zrrkz
VINSERTI64x4Zrrkz
VMOVDQU16Zrrkz
VMOVDQU8Zrrkz
VEXTRACTF32x8Zrrkz
VINSERTF32x8Zrrkz
VEXTRACTI32x8Zrrkz
VINSERTI32x8Zrrkz
VPSUBBZrrkz
VPADDBZrrkz
VPMOVUSDBZrrkz
VPMOVSDBZrrkz
VPMOVDBZrrkz
VPSHUFBZrrkz
VPAVGBZrrkz
VPBLENDMBZrrkz
VPERMBZrrkz
VPMOVUSQBZrrkz
VPMOVSQBZrrkz
VPMULTISHIFTQBZrrkz
VPMOVQBZrrkz
VPABSBZrrkz
VPSUBSBZrrkz
VPADDSBZrrkz
VPMINSBZrrkz
VPSUBUSBZrrkz
VPADDUSBZrrkz
VPMAXSBZrrkz
VPMINUBZrrkz
VPMAXUBZrrkz
VPACKSSWBZrrkz
VPACKUSWBZrrkz
VPMOVUSWBZrrkz
VPMOVSWBZrrkz
VPMOVWBZrrkz
VPSRADZrrkz
VPSUBDZrrkz
VPMOVSXBDZrrkz
VPMOVZXBDZrrkz
VPADDDZrrkz
VPANDDZrrkz
VPEXPANDDZrrkz
VPSLLDZrrkz
VPMULLDZrrkz
VPSRLDZrrkz
VPBLENDMDZrrkz
VPERMDZrrkz
VPANDNDZrrkz
VCVTDQ2PDZrrkz
VCVTUDQ2PDZrrkz
VCVTQQ2PDZrrkz
VCVTUQQ2PDZrrkz
VCVTPS2PDZrrkz
VMOVAPDZrrkz
VSUBPDZrrkz
VMINCPDZrrkz
VMAXCPDZrrkz
VADDPDZrrkz
VEXPANDPDZrrkz
VANDPDZrrkz
VSCALEFPDZrrkz
VUNPCKHPDZrrkz
VPERMILPDZrrkz
VUNPCKLPDZrrkz
VMULPDZrrkz
VBLENDMPDZrrkz
VPERMPDZrrkz
VANDNPDZrrkz
VMINPDZrrkz
VORPDZrrkz
VXORPDZrrkz
VCOMPRESSPDZrrkz
VMOVUPDZrrkz
VDIVPDZrrkz
VMAXPDZrrkz
VPMOVUSQDZrrkz
VPMOVSQDZrrkz
VPMOVQDZrrkz
VPORDZrrkz
VPXORDZrrkz
VCVTSS2SDZrrkz
VPABSDZrrkz
VPMINSDZrrkz
VPCOMPRESSDZrrkz
VMOVSDZrrkz
VPMAXSDZrrkz
VPCONFLICTDZrrkz
VPLZCNTDZrrkz
VPMINUDZrrkz
VPMAXUDZrrkz
VPSRAVDZrrkz
VPSLLVDZrrkz
VPROLVDZrrkz
VPSRLVDZrrkz
VPRORVDZrrkz
VPMADDWDZrrkz
VPUNPCKHWDZrrkz
VPUNPCKLWDZrrkz
VPMOVSXWDZrrkz
VPMOVZXWDZrrkz
VCVTPS2PHZrrkz
VMOVDDUPZrrkz
VMOVSHDUPZrrkz
VMOVSLDUPZrrkz
VPSRAQZrrkz
VPSUBQZrrkz
VPMOVSXBQZrrkz
VPMOVZXBQZrrkz
VCVTTPD2DQZrrkz
VCVTPD2DQZrrkz
VCVTTPS2DQZrrkz
VCVTPS2DQZrrkz
VPADDQZrrkz
VPUNPCKHDQZrrkz
VPUNPCKLDQZrrkz
VPMULDQZrrkz
VPANDQZrrkz
VPEXPANDQZrrkz
VPUNPCKHQDQZrrkz
VPUNPCKLQDQZrrkz
VCVTTPD2UDQZrrkz
VCVTPD2UDQZrrkz
VCVTTPS2UDQZrrkz
VCVTPS2UDQZrrkz
VPMULUDQZrrkz
VPMOVSXDQZrrkz
VPMOVZXDQZrrkz
VPSLLQZrrkz
VPMULLQZrrkz
VPSRLQZrrkz
VPBLENDMQZrrkz
VPERMQZrrkz
VPANDNQZrrkz
VCVTTPD2QQZrrkz
VCVTPD2QQZrrkz
VCVTTPS2QQZrrkz
VCVTPS2QQZrrkz
VCVTTPD2UQQZrrkz
VCVTPD2UQQZrrkz
VCVTTPS2UQQZrrkz
VCVTPS2UQQZrrkz
VPORQZrrkz
VPXORQZrrkz
VPABSQZrrkz
VPMINSQZrrkz
VPCOMPRESSQZrrkz
VPMAXSQZrrkz
VPCONFLICTQZrrkz
VPLZCNTQZrrkz
VPMINUQZrrkz
VPMAXUQZrrkz
VPSRAVQZrrkz
VPSLLVQZrrkz
VPROLVQZrrkz
VPSRLVQZrrkz
VPRORVQZrrkz
VPMOVSXWQZrrkz
VPMOVZXWQZrrkz
VCVTPD2PSZrrkz
VCVTPH2PSZrrkz
VCVTDQ2PSZrrkz
VCVTUDQ2PSZrrkz
VCVTQQ2PSZrrkz
VCVTUQQ2PSZrrkz
VMOVAPSZrrkz
VSUBPSZrrkz
VMINCPSZrrkz
VMAXCPSZrrkz
VADDPSZrrkz
VEXPANDPSZrrkz
VANDPSZrrkz
VSCALEFPSZrrkz
VUNPCKHPSZrrkz
VPERMILPSZrrkz
VUNPCKLPSZrrkz
VMULPSZrrkz
VBLENDMPSZrrkz
VPERMPSZrrkz
VANDNPSZrrkz
VMINPSZrrkz
VORPSZrrkz
VXORPSZrrkz
VCOMPRESSPSZrrkz
VMOVUPSZrrkz
VDIVPSZrrkz
VMAXPSZrrkz
VCVTSD2SSZrrkz
VMOVSSZrrkz
VPSRAWZrrkz
VPUNPCKHBWZrrkz
VPUNPCKLBWZrrkz
VPSUBWZrrkz
VPMOVSXBWZrrkz
VPMOVZXBWZrrkz
VPADDWZrrkz
VPACKSSDWZrrkz
VPACKUSDWZrrkz
VPMOVUSDWZrrkz
VPMOVSDWZrrkz
VPMOVDWZrrkz
VPAVGWZrrkz
VPMULHWZrrkz
VPSLLWZrrkz
VPMULLWZrrkz
VPSRLWZrrkz
VPBLENDMWZrrkz
VPERMWZrrkz
VPMOVUSQWZrrkz
VPMOVSQWZrrkz
VPMOVQWZrrkz
VPABSWZrrkz
VPMADDUBSWZrrkz
VPSUBSWZrrkz
VPADDSWZrrkz
VPMINSWZrrkz
VPMULHRSWZrrkz
VPSUBUSWZrrkz
VPADDUSWZrrkz
VPMAXSWZrrkz
VPMULHUWZrrkz
VPMINUWZrrkz
VPMAXUWZrrkz
VPSRAVWZrrkz
VPSLLVWZrrkz
VPSRLVWZrrkz
VFMSUB231SDZrb_Intkz
VFNMSUB231SDZrb_Intkz
VFMADD231SDZrb_Intkz
VFNMADD231SDZrb_Intkz
VFMSUB132SDZrb_Intkz
VFNMSUB132SDZrb_Intkz
VFMADD132SDZrb_Intkz
VFNMADD132SDZrb_Intkz
VFMSUB213SDZrb_Intkz
VFNMSUB213SDZrb_Intkz
VFMADD213SDZrb_Intkz
VFNMADD213SDZrb_Intkz
VSQRTSDZrb_Intkz
VFMSUB231SSZrb_Intkz
VFNMSUB231SSZrb_Intkz
VFMADD231SSZrb_Intkz
VFNMADD231SSZrb_Intkz
VFMSUB132SSZrb_Intkz
VFNMSUB132SSZrb_Intkz
VFMADD132SSZrb_Intkz
VFNMADD132SSZrb_Intkz
VFMSUB213SSZrb_Intkz
VFNMSUB213SSZrb_Intkz
VFMADD213SSZrb_Intkz
VFNMADD213SSZrb_Intkz
VSQRTSSZrb_Intkz
VFMSUB231SDZm_Intkz
VFNMSUB231SDZm_Intkz
VFMADD231SDZm_Intkz
VFNMADD231SDZm_Intkz
VFMSUB132SDZm_Intkz
VFNMSUB132SDZm_Intkz
VFMADD132SDZm_Intkz
VFNMADD132SDZm_Intkz
VFMSUB213SDZm_Intkz
VFNMSUB213SDZm_Intkz
VFMADD213SDZm_Intkz
VFNMADD213SDZm_Intkz
VSQRTSDZm_Intkz
VFMSUB231SSZm_Intkz
VFNMSUB231SSZm_Intkz
VFMADD231SSZm_Intkz
VFNMADD231SSZm_Intkz
VFMSUB132SSZm_Intkz
VFNMSUB132SSZm_Intkz
VFMADD132SSZm_Intkz
VFNMADD132SSZm_Intkz
VFMSUB213SSZm_Intkz
VFNMSUB213SSZm_Intkz
VFMADD213SSZm_Intkz
VFNMADD213SSZm_Intkz
VSQRTSSZm_Intkz
VSUBSDZrm_Intkz
VADDSDZrm_Intkz
VMULSDZrm_Intkz
VMINSDZrm_Intkz
VDIVSDZrm_Intkz
VMAXSDZrm_Intkz
VSUBSSZrm_Intkz
VADDSSZrm_Intkz
VMULSSZrm_Intkz
VMINSSZrm_Intkz
VDIVSSZrm_Intkz
VMAXSSZrm_Intkz
VFMSUB231SDZr_Intkz
VFNMSUB231SDZr_Intkz
VFMADD231SDZr_Intkz
VFNMADD231SDZr_Intkz
VFMSUB132SDZr_Intkz
VFNMSUB132SDZr_Intkz
VFMADD132SDZr_Intkz
VFNMADD132SDZr_Intkz
VFMSUB213SDZr_Intkz
VFNMSUB213SDZr_Intkz
VFMADD213SDZr_Intkz
VFNMADD213SDZr_Intkz
VSQRTSDZr_Intkz
VFMSUB231SSZr_Intkz
VFNMSUB231SSZr_Intkz
VFMADD231SSZr_Intkz
VFNMADD231SSZr_Intkz
VFMSUB132SSZr_Intkz
VFNMSUB132SSZr_Intkz
VFMADD132SSZr_Intkz
VFNMADD132SSZr_Intkz
VFMSUB213SSZr_Intkz
VFNMSUB213SSZr_Intkz
VFMADD213SSZr_Intkz
VFNMADD213SSZr_Intkz
VSQRTSSZr_Intkz
VSUBSDZrr_Intkz
VADDSDZrr_Intkz
VMULSDZrr_Intkz
VMINSDZrr_Intkz
VDIVSDZrr_Intkz
VMAXSDZrr_Intkz
VSUBSSZrr_Intkz
VADDSSZrr_Intkz
VMULSSZrr_Intkz
VMINSSZrr_Intkz
VDIVSSZrr_Intkz
VMAXSSZrr_Intkz
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
dr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
bnd0
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
dr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
bnd1
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
dr12
xmm22
ymm22
zmm22
bnd2
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
dr13
xmm23
ymm23
zmm23
bnd3
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
dr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
dr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
K. #
`j+%g.+
`j+%
`]2 
`6% 
`6% 
`j6%
6%cj6
+6%%
`6% 
`j6%
`]' 
`j]'
]'cj]'
K,($
`j?! 
`j?! 
`j?!cj?
`j|&
`j^"g.^
`j^"
`j/! 
`j/! 
`j/!cj/
`j_&
`jL! 
`jL! 
`jL!cjL
`j%& 
%&cj%
`j!! 
`j!! 
`j!!cj!
`ji&
L4#/
L3/
%K7$
`jtJit
Ket
tJ)t
K%t
e''fs'
fp''
`J% 
`J% 
+J%%
`J% 
`jJ%
`N2 
`J% 
`J% 
`54 
+J%%
`J% 
`jJ%
`m' 
`jm'
`-2 
`je'A
`2  
`je' 
`je'A
`L 
`L 
`L 
`jL
`r,/
`r, 
`jr,
`r, 
`jr,
`r,0
`r, 
`jr,
`v*/
`v* 
`jv*
`v* 
`jv*
`v*0
`v* 
`jv*
(y(g.y
`j4-
`j4-
`j4-
(M@s
(M@3
(M@s
(M@3
`jp! 
`jp! 
`jp! 
`.+/
`.+ 
`j.+
`.+ 
`j.+
`.+0
`.+ 
`I,/
`I, 
`jI,
`I, 
`jI,
`I,0
`I, 
`jI,
`_,/
`_, 
`j_,
`_, 
`j_,
`_,0
`_, 
`j_,
`C)/
`C) 
`jC)
`C) 
`jC)
`C)0
`C) 
`jC)
`j6+
`j6+
`j6+
%X#f3X
K.X#
EX#fSX
K/X#&
%K)"
`j3&
`3& 
%K?"
`o2 
`jI&
`D4 
`jI& 
%K3"
`j=&
`=& 
%KI"
`jS&
`U4 
`jS& 
`jo#
`o# 
`o# 
`jo#
o#cjo
+o#%
`o# 
K.z#
%z#f3z
K.z#
Ez#fSz
K/z#&
`F' 
`jF'
F'cjF'
`t& 
`jt&
t&cjt&
`S 
`S 
`S 
`jS
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
*81+
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
vmovdqa32
vmovdqu32
sha1msg2
sha256msg2
sha256rnds2
prefetcht2
pfrcpit2
vbroadcastf32x2
vbroadcasti32x2
vshuff64x2
vextractf64x2
vinsertf64x2
vbroadcastf64x2
vshufi64x2
vextracti64x2
vinserti64x2
vbroadcasti64x2
vmovdqa64
xsavec64
fxsave64
fxrstor64
xsaves64
xrstors64
xsaveopt64
vmovdqu64
sha1rnds4
vshuff32x4
vextractf32x4
vinsertf32x4
vbroadcastf32x4
vshufi32x4
vextracti32x4
vinserti32x4
vbroadcasti32x4
vextractf64x4
vinsertf64x4
vbroadcastf64x4
vextracti64x4
vinserti64x4
vbroadcasti64x4
vmovdqu16
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovdqu8
vextractf32x8
vinsertf32x8
vbroadcastf32x8
vextracti32x8
vinserti32x8
vbroadcasti32x8
vmovntdqa
vmovdqa
seta
prefetchnta
crc32b
vpermi2b
vpmovm2b
vpermt2b
cmpxchg16b
cmpxchg8b
vpshab
sbbb
vpsubb
adcb
decb
incb
kaddb
vpaddb
xaddb
kandb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
negb
cmpxchgb
vpavgb
vpmovmskb
rclb
vpshlb
rolb
kshiftlb
imulb
vpblendmb
vptestnmb
vpcomb
vpermb
vptestmb
kandnb
vpsignb
fcmovnb
vpcmpb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmultishiftqb
vpmovqb
sarb
rcrb
shrb
korb
kxnorb
rorb
kxorb
vpinsrb
kshiftrb
vpextrb
scasb
vpabsb
movabsb
vpsubsb
vpaddsb
lodsb
vpminsb
cmpsb
outsb
vpsubusb
vpaddusb
pavgusb
movsb
vpmaxsb
setb
vpcmpgtb
knotb
vprotb
vpbroadcastb
ktestb
kortestb
vpcomub
vpminub
vpcmpub
pfsub
vpmaxub
vpblendvb
idivb
fcmovb
kmovb
clwb
vpacksswb
vpackuswb
vpmovuswb
vpmovswb
vpmovwb
pfacc
pfnacc
pfpnacc
vaesdec
xsavec
blcic
blsic
t1mskc
vaesimc
vaesenc
vpermi2d
vpmovm2d
vpermt2d
vpbroadcastmw2d
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
vphaddd
kaddd
vpaddd
kandd
vpandd
vpexpandd
vpblendd
vpgatherdd
vpscatterdd
vpmacsdd
vpmacssdd
pi2fd
vpshufd
vpternlogd
pf2id
invpcid
invvpid
fbld
vpshld
vpslld
vpmulld
vprold
vpsrld
vmptrld
kshiftld
vpblendmd
vptestnmd
vpcomd
vpermd
vptestmd
vpand
kandnd
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vexp2pd
vcvtdq2pd
vcvtudq2pd
vcvtqq2pd
vcvtuqq2pd
vcvtps2pd
vpermt2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vgatherpf0dpd
vscatterpf0dpd
vgatherpf1dpd
vscatterpf1dpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vexpandpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vreducepd
vrangepd
vrndscalepd
vscalefpd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vfixupimmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgetexppd
vgatherpf0qpd
vscatterpf0qpd
vgatherpf1qpd
vscatterpf1qpd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vfpclasspd
vcompresspd
vgetmantpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
kord
kxnord
vpord
vprord
kxord
vpxord
vpinsrd
kshiftrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vreducesd
vrangesd
vrndscalesd
vscalefsd
vucomisd
vcomisd
vmulsd
vfixupimmsd
vpminsd
vminsd
vcmpsd
vgetexpsd
vpcompressd
vfpclasssd
vgetmantsd
movntsd
vsqrtsd
vbroadcastsd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
vpcmpgtd
vplzcntd
knotd
vprotd
vpbroadcastd
ktestd
kortestd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpsllvd
vprolvd
vpsrlvd
vpmaskmovd
vmovd
vprorvd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
kunpckwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
setae
fcmovnbe
setbe
fcmovbe
ffree
pfcmpge
setge
setle
loopne
setne
fcmovne
loope
sete
sha1nexte
fnsave
fxsave
fcmove
invlpg
setg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
blci
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
bndmk
blcmsk
tzmsk
crc32l
leal
cmoval
sbbl
movsbl
fsubl
fisubl
cmovbl
movzbl
adcl
bndcl
decl
incl
btcl
vmreadl
faddl
fiaddl
xaddl
rdseedl
fldl
shldl
fildl
rdrandl
shrdl
vcvtsi2sdl
vcvtusi2sdl
cmovael
cmovbel
cmovgel
cmovlel
cmovnel
rdfsbasel
wrfsbasel
rdgsbasel
wrgsbasel
vmwritel
cmovel
bsfl
negl
cmpxchgl
cmovgl
pushl
bzhil
blsil
movntil
blsmskl
rcll
fildll
shll
blcfill
blsfill
lcalll
roll
fistpll
fisttpll
lsll
fmull
fimull
cmovll
fcoml
ficoml
andnl
cmovnol
cmovol
bswapl
pdepl
cmpl
ljmpl
fcompl
ficompl
cmovnpl
nopl
popl
arpl
fstpl
fistpl
fisttpl
cmovpl
vpmacsdql
vpmacssdql
larl
sarl
fsubrl
fisubrl
rcrl
shrl
rorl
xorl
bsrl
blsrl
btrl
strl
bextrl
fdivrl
fidivrl
scasl
movabsl
ldsl
lodsl
lesl
lfsl
lgsl
cmovnsl
cmpsl
vfpclasspsl
vcvtsi2ssl
vcvtusi2ssl
lssl
btsl
outsl
cmovsl
lgdtl
sgdtl
lidtl
sidtl
sldtl
lretl
setl
popcntl
lzcntl
tzcntl
notl
testl
fstl
fistl
pextl
pfmul
fdivl
fidivl
movl
smswl
movswl
movzwl
adcxl
shlxl
mulxl
adoxl
sarxl
shrxl
rorxl
vpmovb2m
vpmovd2m
vpmovq2m
vpmovw2m
fcom
fucom
vpperm
vpcmpestrm
vpcmpistrm
bndcn
vpandn
xbegin
pfmin
vmxon
setno
seto
fsubp
pfrcp
faddp
fmulp
fcomp
fucomp
setnp
loop
fsubrp
fdivrp
setp
fbstp
fstp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
crc32q
vpbroadcastmb2q
vpermi2q
vpmovm2q
movdq2q
vpermt2q
leaq
vpshaq
vpsraq
cmovaq
sbbq
vphaddbq
movsbq
vphaddubq
vpsubq
cmovbq
vpmovsxbq
vpmovzxbq
movzbq
adcq
decq
incq
btcq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vmreadq
vphsubdq
kaddq
vpaddq
xaddq
vphadddq
rdseedq
vpunpckhdq
kunpckdq
shldq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
kandq
vpandq
vpexpandq
rdrandq
vfpclasspdq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
shrdq
vcvtsi2sdq
vcvtusi2sdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
cmovaeq
cmovbeq
cmovgeq
cmovleq
cmovneq
pfcmpeq
rdfsbaseq
wrfsbaseq
rdgsbaseq
wrgsbaseq
vmwriteq
cmoveq
bsfq
negq
cmpxchgq
vpternlogq
cmovgq
pushq
bzhiq
blsiq
movntiq
blsmskq
rclq
vpshlq
callq
vpsllq
vpmullq
vprolq
vpsrlq
lslq
movslq
kshiftlq
imulq
cmovlq
vpblendmq
vptestnmq
vpcomq
vpermq
vptestmq
kandnq
vpandnq
valignq
cmovnoq
cmovoq
bswapq
pdepq
vpcmpq
cmovnpq
popq
cmovpq
vcvttpd2qq
vcvtpd2qq
vcvttps2qq
vcvtps2qq
vpcmpeqq
vpgatherqq
vpscatterqq
vcvttpd2uqq
vcvtpd2uqq
vcvttps2uqq
vcvtps2uqq
larq
sarq
rcrq
shrq
korq
kxnorq
vporq
vprorq
kxorq
vpxorq
bsrq
blsrq
vpinsrq
btrq
kshiftrq
strq
bextrq
vpextrq
scasq
vpabsq
movabsq
lodsq
lfsq
lgsq
vpminsq
cmovnsq
cmpsq
vcvtsi2ssq
vcvtusi2ssq
vpcompressq
lssq
btsq
cmovsq
vpmaxsq
vpconflictq
lgdtq
sgdtq
lidtq
sidtq
sldtq
lretq
vpcmpgtq
popcntq
vplzcntq
tzcntq
movntq
knotq
vprotq
insertq
vpbroadcastq
ktestq
kortestq
pextq
vpmadd52huq
vpmadd52luq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
idivq
vpsllvq
vprolvq
vpsrlvq
vpmaskmovq
vmovq
vprorvq
vphaddwq
smswq
movswq
vphadduwq
vpmovsxwq
vpmovzxwq
movzwq
adcxq
shlxq
mulxq
adoxq
sarxq
shrxq
rorxq
vmclear
pfsubr
enter
vpalignr
vpor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
bextr
fdivr
vmovdqa32.s
vmovdqu32.s
vmovdqa64.s
vmovdqu64.s
vmovdqu16.s
vmovdqu8.s
vmovapd.s
vmovupd.s
vmovsd.s
vmovq.s
vmovaps.s
vmovups.s
vmovss.s
vpextrw.s
fsubs
fisubs
blcs
fadds
fiadds
flds
filds
xsaves
fmuls
fimuls
fcoms
ficoms
setns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vexp2ps
vcvtdq2ps
vcvtudq2ps
vcvtqq2ps
vcvtuqq2ps
vpermt2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vgatherpf0dps
vscatterpf0dps
vgatherpf1dps
vscatterpf1dps
vfmsubaddps
vhaddps
vfmaddps
vfnmaddps
vaddps
vexpandps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vreduceps
vrangeps
vrndscaleps
vscalefps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
vfixupimmps
fcomps
ficomps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgetexpps
vgatherpf0qps
vscatterpf0qps
vgatherpf1qps
vscatterpf1qps
vgatherqps
vscatterqps
vorps
vxorps
vfpclassps
vcompressps
vextractps
vgetmantps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
fstps
fistps
fisttps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
fsubrs
fisubrs
xrstors
fdivrs
fidivrs
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
vfmaddss
vfnmaddss
vaddss
vroundss
vreducess
vrangess
vrndscaless
vscalefss
vucomiss
vcomiss
vmulss
vfixupimmss
vminss
vrcpss
vcmpss
vgetexpss
vfpclassss
vgetmantss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
fsts
fists
fdivs
fidivs
fldt
pfcmpgt
invept
xsaveopt
clflushopt
fstpt
xabort
pfrsqrt
vaesdeclast
vaesenclast
vptest
vaeskeygenassist
vmptrst
bndcu
fcmovnu
vlddqu
vmaskmovdqu
vmovdqu
fcmovu
fdiv
fldenv
fnstenv
vpcmov
bndmov
crc32w
vpermi2w
vpmovm2w
vpermt2w
leaw
vpshaw
vpsraw
cmovaw
sbbw
vphsubbw
vdbpsadbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
movsbw
vphaddubw
vphsubw
vpsubw
cmovbw
vpmovsxbw
vpmovzxbw
movzbw
adcw
fldcw
decw
incw
btcw
fnstcw
vphaddw
kaddw
vpaddw
xaddw
rdseedw
shldw
kandw
rdrandw
vpblendw
shrdw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
cmovaew
cmovbew
cmovgew
cmovlew
cmovnew
cmovew
pi2fw
bsfw
pshufw
negw
cmpxchgw
vpavgw
cmovgw
prefetchw
vpshufhw
vpmulhw
pushw
pf2iw
rclw
vpshuflw
vpshlw
lcallw
vpsllw
vpmullw
rolw
vpsrlw
lslw
kshiftlw
imulw
cmovlw
vpblendmw
vptestnmw
vpcomw
vpermw
vptestmw
kandnw
vpsignw
cmovnow
cmovow
vpcmpw
ljmpw
cmovnpw
nopw
popw
cmovpw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
larw
sarw
rcrw
verw
pmulhrw
shrw
korw
kxnorw
rorw
kxorw
bsrw
vpinsrw
btrw
kshiftrw
ltrw
strw
vpextrw
scasw
vpabsw
movabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
ldsw
lodsw
lesw
lfsw
lgsw
vpminsw
cmovnsw
cmpsw
vpmulhrsw
lssw
btsw
fnstsw
outsw
vpsubusw
vpaddusw
cmovsw
vpmaxsw
lgdtw
sgdtw
lidtw
sidtw
lldtw
sldtw
lretw
vpcmpgtw
popcntw
lzcntw
tzcntw
knotw
vprotw
vpbroadcastw
ktestw
kortestw
vpmulhuw
vpcomuw
vpminuw
vpcmpuw
vphminposuw
vpmaxuw
vpsravw
idivw
vpsllvw
vpsrlvw
kmovw
vpmacsww
lmsww
smsww
vpmacssww
pfmax
bndldx
vfpclasspdx
vcvttpd2dqx
vcvtpd2dqx
vcvttpd2udqx
vcvtpd2udqx
vcvtpd2psx
vcvtqq2psx
vcvtuqq2psx
vfpclasspsx
bndstx
vfpclasspdy
vcvttpd2dqy
vcvtpd2dqy
vcvttpd2udqy
vcvtpd2udqy
vcvtpd2psy
vcvtqq2psy
vcvtuqq2psy
vfpclasspsy
vfpclasspdz
vfpclasspsz
jecxz
jcxz
jrcxz
fsub
%st(0), 
fadd
%st(0), 
fmul
%st(0), 
fsubr
%st(0), 
fdivr
%st(0), 
fdiv
%st(0), 
movabsb
%al, 
stosb
%al, 
outb
%al, 
movb
%al, 
rclb
%cl, 
shlb
%cl, 
rolb
%cl, 
sarb
%cl, 
rcrb
%cl, 
shrb
%cl, 
rorb
%cl, 
shldl
%cl, 
shrdl
%cl, 
rcll
%cl, 
shll
%cl, 
roll
%cl, 
sarl
%cl, 
rcrl
%cl, 
shrl
%cl, 
rorl
%cl, 
shldq
%cl, 
shrdq
%cl, 
rclq
%cl, 
shlq
%cl, 
rolq
%cl, 
sarq
%cl, 
rcrq
%cl, 
shrq
%cl, 
rorq
%cl, 
shldw
%cl, 
shrdw
%cl, 
rclw
%cl, 
shlw
%cl, 
rolw
%cl, 
sarw
%cl, 
rcrw
%cl, 
shrw
%cl, 
rorw
%cl, 
movabsw
%ax, 
stosw
%ax, 
outw
%ax, 
movw
%ax, 
movabsl
%eax, 
stosl
%eax, 
outl
%eax, 
movl
%eax, 
movabsq
%rax, 
stosq
%rax, 
movq
%rax, 
insb
%dx, 
insl
%dx, 
insw
%dx, 
vexp2pd
{sae}, 
vcvtps2pd
{sae}, 
vrcp28pd
{sae}, 
vrsqrt28pd
{sae}, 
vminpd
{sae}, 
vgetexppd
{sae}, 
vmaxpd
{sae}, 
vcvtss2sd
{sae}, 
vrcp28sd
{sae}, 
vrsqrt28sd
{sae}, 
vucomisd
{sae}, 
vcomisd
{sae}, 
vminsd
{sae}, 
vgetexpsd
{sae}, 
vmaxsd
{sae}, 
vcvttsd2si
{sae}, 
vcvttss2si
{sae}, 
vcvttsd2usi
{sae}, 
vcvttss2usi
{sae}, 
vcvttpd2dq
{sae}, 
vcvttps2dq
{sae}, 
vcvttpd2udq
{sae}, 
vcvttps2udq
{sae}, 
vcvttpd2qq
{sae}, 
vcvttps2qq
{sae}, 
vcvttpd2uqq
{sae}, 
vcvttps2uqq
{sae}, 
vcvtph2ps
{sae}, 
vexp2ps
{sae}, 
vrcp28ps
{sae}, 
vrsqrt28ps
{sae}, 
vminps
{sae}, 
vgetexpps
{sae}, 
vmaxps
{sae}, 
vrcp28ss
{sae}, 
vrsqrt28ss
{sae}, 
vucomiss
{sae}, 
vcomiss
{sae}, 
vminss
{sae}, 
vgetexpss
{sae}, 
vmaxss
{sae}, 
#VAARG_64 
#eh_return, addr: 
#SEH_SaveXMM 
#VASTART_SAVE_XMM_REGS 
#SEH_StackAlloc 
#SEH_PushFrame 
#SEH_SetFrame 
#SEH_SaveReg 
#SEH_PushReg 
#CMOV__RFP80 PSEUDO!
#CMOV__V32I1 PSEUDO!
#CMOV__V64I1 PSEUDO!
#CMOV__V16I1 PSEUDO!
#CMOV__V8I1 PSEUDO!
#CMOV__V4F32 PSEUDO!
#CMOV__V16F32 PSEUDO!
#CMOV__V8F32 PSEUDO!
#CMOV__RFP32 PSEUDO!
#CMOV__FR32 PSEUDO!
#CMOV__GR32 PSEUDO!
#BINOP RELEASE_ADD64mi32 PSEUDO!
#BINOP RELEASE_AND64mi32 PSEUDO!
#BINOP RELEASE_XOR64mi32 PSEUDO!
#BINOP RELEASE_OR64mi32 PSEUDO!
#RELEASE_MOV64mi32 PSEUDO!
#CMOV__V2F64 PSEUDO!
#CMOV__V4F64 PSEUDO!
#CMOV__V8F64 PSEUDO!
#CMOV__V2I64 PSEUDO!
#CMOV__V4I64 PSEUDO!
#CMOV__V8I64 PSEUDO!
#CMOV__RFP64 PSEUDO!
#CMOV__FR64 PSEUDO!
#CMOV__GR16 PSEUDO!
#CMOV__FR128 PSEUDO!
#CMOV__GR8 PSEUDO!
#BINOP RELEASE_ADD32mi PSEUDO!
#BINOP RELEASE_AND32mi PSEUDO!
#BINOP RELEASE_XOR32mi PSEUDO!
#BINOP RELEASE_OR32mi PSEUDO!
#RELEASE_MOV32mi PSEUDO!
#RELEASE_MOV16mi PSEUDO!
#BINOP RELEASE_ADD8mi PSEUDO!
#BINOP RELEASE_AND8mi PSEUDO!
#BINOP RELEASE_XOR8mi PSEUDO!
#BINOP RELEASE_OR8mi PSEUDO!
#RELEASE_MOV8mi PSEUDO!
#UNOP RELEASE_DEC32m PSEUDO!
#UNOP RELEASE_INC32m PSEUDO!
#UNOP RELEASE_DEC64m PSEUDO!
#UNOP RELEASE_INC64m PSEUDO!
#UNOP RELEASE_DEC16m PSEUDO!
#UNOP RELEASE_INC16m PSEUDO!
#UNOP RELEASE_DEC8m PSEUDO!
#UNOP RELEASE_INC8m PSEUDO!
#ACQUIRE_MOV32rm PSEUDO!
#ACQUIRE_MOV64rm PSEUDO!
#ACQUIRE_MOV16rm PSEUDO!
#ACQUIRE_MOV8rm PSEUDO!
#BINOP RELEASE_FADD32mr PSEUDO!
#BINOP RELEASE_ADD32mr PSEUDO!
#BINOP RELEASE_AND32mr PSEUDO!
#BINOP RELEASE_XOR32mr PSEUDO!
#BINOP RELEASE_OR32mr PSEUDO!
#RELEASE_MOV32mr PSEUDO!
#BINOP RELEASE_FADD64mr PSEUDO!
#BINOP RELEASE_ADD64mr PSEUDO!
#BINOP RELEASE_AND64mr PSEUDO!
#BINOP RELEASE_XOR64mr PSEUDO!
#BINOP RELEASE_OR64mr PSEUDO!
#RELEASE_MOV64mr PSEUDO!
#RELEASE_MOV16mr PSEUDO!
#BINOP RELEASE_ADD8mr PSEUDO!
#BINOP RELEASE_AND8mr PSEUDO!
#BINOP RELEASE_XOR8mr PSEUDO!
#BINOP RELEASE_OR8mr PSEUDO!
#RELEASE_MOV8mr PSEUDO!
lcalll
ljmpl
lcallq
rex64 jmpq
ljmpq
lcallw
ljmpw
# XRay Function Patchable RET.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
# CATCHPAD
LIFETIME_END
BUNDLE
# EH_RESTORE
DBG_VALUE
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
# CATCHRET
# CLEANUPRET
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
rep;stosb
rep;movsb
xlatb
clac
stac
xcryptcbc
getsec
rdpmc
vmfunc
rdtsc
cpuid
xend
cltd
cwtd
wbinvd
fldl2e
lfence
mfence
sfence
fscale
vmresume
repne
xacquire
xstore
xrelease
pause
#SEH_Epilogue
#SEH_EndPrologue
leave
vmxoff
lahf
sahf
vmlaunch
clgi
stgi
fldpi
lock
%dx, %al
pushal
popal
pushfl
popfl
vmmcall
vmcall
syscall
vzeroall
rep;stosl
rep;movsl
iretl
lretl
sysretl
sysexitl
cwtl
montmul
fxam
fprem
vpcom
fpatan
fptan
fsin
# dynamic stack allocation
clzero
into
cqto
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
fdecstp
fincstp
pushfq
popfq
rep;stosq
rep;movsq
iretq
lretq
sysretq
sysexitq
cltq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
pushl
pushw
pushl
popl
pushw
popw
pushl
popl
pushw
popw
pushl
popl
pushq
popq
pushw
popw
pushl
popl
pushq
popq
pushw
popw
swapgs
fchs
# variable sized alloca for segmented stacks
encls
femms
fcos
fsincos
pushl
popl
pushw
popw
clts
fldl2t
fxtract
mwait
pcommit
fninit
frndint
fsqrt
xtest
ftst
enclu
rdpkru
wrpkru
xgetbv
xsetbv
pushaw
popaw
pushfw
popfw
rep;stosw
rep;movsw
cbtw
iretw
lretw
fyl2x
fnstsw
%dx, %ax
vmload
%eax
vmsave
%eax
vmrun
%eax
skinit
%eax
invlpga
%ecx, %eax
%dx, %eax
vmload
%rax
vmsave
%rax
vmrun
%rax
invlpga
%ecx, %rax
outb
%al, %dx
outw
%ax, %dx
outl
%eax, %dx
fnclex
monitorx
mwaitx
fldz
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
dr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
bnd0
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
dr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
bnd1
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
dr12
xmm22
ymm22
zmm22
bnd2
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
dr13
xmm23
ymm23
zmm23
bnd3
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
dr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
dr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
  FN
:!B@
<.C@
<OB@
":[@
"MW@
"E[@
&E[@
:E[@
$#U@
$#U@
$WI@
$fW@
"@W@
$YW@
$q[@
&qJ@
:qJ@
BqJ@
"vK@
$ ^@
B5\@
">T@
:>T@
B>T@
<C@@
@C@@
</A@
@/A@
<`B@
@`B@
<U@@
@U@@
<zA@
@zA@
&HT@
:HT@
BHT@
&ST@
:ST@
BST@
B]^@
<-d@
@-d@
i?gD@
+4j?gD@
+4j?gD@
i?gD@
+4j?gD@
y?-K@
+4z?-K@
+4z?-K@
y?-K@
+4z?-K@
??O@
??O@
??O@
??O@
??O@
$X]@
"MK@
D2G@G2G@
2G@G2G
H-L@
-L@G-L@G-L
D'W@G'W@
'W@G'W
<8V@
<CV@
9FM9
EM9
$)\@
$K^@
$K^@
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
vmovdqa32
crc32
vmovdqu32
sha1msg2
sha256msg2
sha256rnds2
prefetcht2
pfrcpit2
vbroadcastf32x2
vbroadcasti32x2
vshuff64x2
vextractf64x2
vinsertf64x2
vbroadcastf64x2
vshufi64x2
vextracti64x2
vinserti64x2
vbroadcasti64x2
vmovdqa64
xsavec64
fxsave64
fxrstor64
xsaves64
xrstors64
xsaveopt64
vmovdqu64
sha1rnds4
vshuff32x4
vextractf32x4
vinsertf32x4
vbroadcastf32x4
vshufi32x4
vextracti32x4
vinserti32x4
vbroadcasti32x4
vextractf64x4
vinsertf64x4
vbroadcastf64x4
vextracti64x4
vinserti64x4
vbroadcasti64x4
vmovdqu16
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovdqu8
vextractf32x8
vinsertf32x8
vbroadcastf32x8
vextracti32x8
vinserti32x8
vbroadcasti32x8
vmovntdqa
vmovdqa
seta
prefetchnta
cmova
vpermi2b
vpmovm2b
vpermt2b
cmpxchg16b
cmpxchg8b
vpshab
vpsubb
kaddb
vpaddb
kandb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
vpavgb
vpmovmskb
vpshlb
kshiftlb
vpblendmb
vptestnmb
vpcomb
vpermb
vptestmb
kandnb
vpsignb
vpcmpb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmultishiftqb
vpmovqb
korb
kxnorb
kxorb
vpinsrb
kshiftrb
vpextrb
vpabsb
vpsubsb
vpaddsb
vpminsb
stosb
cmpsb
vpsubusb
vpaddusb
pavgusb
movsb
vpmaxsb
setb
vpcmpgtb
knotb
vprotb
vpbroadcastb
ktestb
kortestb
vpcomub
vpminub
vpcmpub
pfsub
fisub
vpmaxub
vpblendvb
cmovb
kmovb
clwb
vpacksswb
vpackuswb
vpmovuswb
vpmovswb
vpmovwb
pfacc
pfnacc
pfpnacc
vaesdec
xsavec
blcic
blsic
t1mskc
vaesimc
vaesenc
vpermi2d
vpmovm2d
vpermt2d
vpbroadcastmw2d
vmread
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
fiadd
xadd
vphaddd
kaddd
vpaddd
kandd
vpandd
vpexpandd
vpblendd
vpgatherdd
vpscatterdd
vpmacsdd
vpmacssdd
rdseed
pi2fd
vpshufd
vpternlogd
pf2id
invpcid
invvpid
fbld
vpshld
fild
vpslld
vpmulld
vprold
vpsrld
vmptrld
kshiftld
vpblendmd
vptestnmd
vpcomd
vpermd
vptestmd
vpand
rdrand
kandnd
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vexp2pd
vcvtdq2pd
vcvtudq2pd
vcvtqq2pd
vcvtuqq2pd
vcvtps2pd
vpermt2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vexpandpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vreducepd
vrangepd
vrndscalepd
vscalefpd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vfixupimmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgetexppd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vfpclasspd
vcompresspd
vgetmantpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
shrd
kord
kxnord
vpord
vprord
kxord
vpxord
vpinsrd
kshiftrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtsi2sd
vcvtusi2sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vreducesd
vrangesd
vrndscalesd
vscalefsd
vucomisd
vcomisd
vmulsd
vfixupimmsd
vpminsd
vminsd
stosd
vcmpsd
vgetexpsd
vpcompressd
vfpclasssd
vgetmantsd
movntsd
vsqrtsd
vbroadcastsd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
vpcmpgtd
vplzcntd
knotd
vprotd
vpbroadcastd
ktestd
kortestd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpsllvd
vprolvd
vpsrlvd
vpmaskmovd
vmovd
vprorvd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
kunpckwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
movsxd
setae
cmovae
setbe
cmovbe
ffree
pfcmpge
setge
cmovge
setle
cmovle
loopne
setne
cmovne
loope
rdfsbase
wrfsbase
rdgsbase
wrgsbase
sete
vmwrite
sha1nexte
fnsave
fxsave
cmove
retf
cmpxchg
invlpg
setg
cmovg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
push
blci
bzhi
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
blsi
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
movnti
bndmk
blcmsk
blsmsk
tzmsk
bndcl
lcall
blcfill
blsfill
arpl
vpmacsdql
vpmacssdql
setl
pfmul
fimul
cmovl
vpmovb2m
vpmovd2m
vpmovq2m
vpmovw2m
fcom
ficom
fucom
vpperm
vpcmpestrm
vpcmpistrm
bndcn
vpandn
xbegin
pfmin
vmxon
setno
cmovno
seto
cmovo
bswap
fsubp
pfrcp
faddp
pdep
fmulp
rex64 jmp
ljmp
fcomp
ficomp
fucomp
setnp
cmovnp
loop
fsubrp
fdivrp
setp
fbstp
fstp
fistp
fisttp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
cmovp
vpbroadcastmb2q
vpermi2q
vpmovm2q
movdq2q
vpermt2q
vpshaq
vpsraq
vphaddbq
vphaddubq
vpsubq
vpmovsxbq
vpmovzxbq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vphsubdq
kaddq
vpaddq
vphadddq
vpunpckhdq
kunpckdq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
kandq
vpandq
vpexpandq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
pfcmpeq
retfq
vpternlogq
vpshlq
vpsllq
vpmullq
vprolq
vpsrlq
kshiftlq
vpblendmq
vptestnmq
vpcomq
vpermq
vptestmq
kandnq
vpandnq
valignq
vpcmpq
vcvttpd2qq
vcvtpd2qq
vcvttps2qq
vcvtps2qq
vpcmpeqq
vpgatherqq
vpscatterqq
vcvttpd2uqq
vcvtpd2uqq
vcvttps2uqq
vcvtps2uqq
korq
kxnorq
vporq
vprorq
kxorq
vpxorq
vpinsrq
kshiftrq
vpextrq
vpabsq
vpminsq
stosq
cmpsq
vpcompressq
movsq
vpmaxsq
vpconflictq
vpcmpgtq
vplzcntq
movntq
knotq
vprotq
insertq
vpbroadcastq
ktestq
kortestq
vpmadd52huq
vpmadd52luq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
vpsllvq
vprolvq
vpsrlvq
vpmaskmovq
vmovq
vprorvq
vphaddwq
vphadduwq
vpmovsxwq
vpmovzxwq
vmclear
pfsubr
fisubr
enter
vpalignr
vpor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
blsr
bextr
fdivr
fidivr
vmovdqa32.s
vmovdqu32.s
vmovdqa64.s
vmovdqu64.s
vmovdqu16.s
vmovdqu8.s
vmovapd.s
vmovupd.s
vmovsd.s
vmovq.s
vmovaps.s
vmovups.s
vmovss.s
vpextrw.s
movabs
blcs
xsaves
setns
cmovns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vexp2ps
vcvtdq2ps
vcvtudq2ps
vcvtqq2ps
vcvtuqq2ps
vpermt2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vfmsubaddps
vhaddps
vfmaddps
vfnmaddps
vaddps
vexpandps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vreduceps
vrangeps
vrndscaleps
vscalefps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
vfixupimmps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgetexpps
vgatherqps
vscatterqps
vorps
vxorps
vfpclassps
vcompressps
vextractps
vgetmantps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
xrstors
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vcvtsi2ss
vcvtusi2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
vfmaddss
vfnmaddss
vaddss
vroundss
vreducess
vrangess
vrndscaless
vscalefss
vucomiss
vcomiss
vmulss
vfixupimmss
vminss
vrcpss
vcmpss
vgetexpss
vfpclassss
vgetmantss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
cmovs
lgdt
sgdt
lidt
sidt
lldt
sldt
pfcmpgt
popcnt
lzcnt
tzcnt
invept
xsaveopt
clflushopt
xabort
pfrsqrt
vaesdeclast
vaesenclast
vptest
fist
vaeskeygenassist
vmptrst
pext
bndcu
vlddqu
vmaskmovdqu
vmovdqu
fdiv
fidiv
fldenv
fnstenv
vpcmov
bndmov
vpermi2w
vpmovm2w
vpermt2w
vpshaw
vpsraw
vphsubbw
vdbpsadbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
vphaddubw
vphsubw
vpsubw
vpmovsxbw
vpmovzxbw
fldcw
fnstcw
vphaddw
kaddw
vpaddw
kandw
vpblendw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
pi2fw
pshufw
vpavgw
prefetchw
vpshufhw
vpmulhw
pf2iw
vpshuflw
vpshlw
vpsllw
vpmullw
vpsrlw
kshiftlw
vpblendmw
vptestnmw
vpcomw
vpermw
vptestmw
kandnw
vpsignw
vpcmpw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
verw
pmulhrw
korw
kxnorw
kxorw
vpinsrw
kshiftrw
vpextrw
vpabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
lmsw
smsw
vpminsw
stosw
cmpsw
vpmulhrsw
fnstsw
vpsubusw
vpaddusw
movsw
vpmaxsw
vpcmpgtw
knotw
vprotw
vpbroadcastw
ktestw
kortestw
vpmulhuw
vpcomuw
vpminuw
vpcmpuw
vphminposuw
vpmaxuw
vpsravw
vpsllvw
vpsrlvw
kmovw
vpmacsww
vpmacssww
pfmax
adcx
bndldx
shlx
mulx
adox
sarx
shrx
rorx
movsx
bndstx
movzx
jecxz
jcxz
jrcxz
fcmovnb
st(0), 
fcmovb
st(0), 
fcmovnbe
st(0), 
fcmovbe
st(0), 
fcmovne
st(0), 
fcmove
st(0), 
fcmovnu
st(0), 
fcmovu
st(0), 
al, 
scasb
al, 
lodsb
al, 
al, 
al, 
al, 
al, 
al, 
al, 
al, 
movabs
al, 
test
al, 
al, 
ax, 
ax, 
ax, 
ax, 
ax, 
xchg
ax, 
ax, 
ax, 
ax, 
movabs
ax, 
test
ax, 
ax, 
scasw
ax, 
lodsw
ax, 
eax, 
eax, 
eax, 
eax, 
eax, 
scasd
eax, 
lodsd
eax, 
xchg
eax, 
eax, 
eax, 
eax, 
movabs
eax, 
test
eax, 
eax, 
rax, 
rax, 
rax, 
rax, 
rax, 
xchg
rax, 
rax, 
scasq
rax, 
lodsq
rax, 
rax, 
movabs
rax, 
test
rax, 
rax, 
outsb
dx, 
outsd
dx, 
outsw
dx, 
#VAARG_64 
#eh_return, addr: 
#SEH_SaveXMM 
#VASTART_SAVE_XMM_REGS 
#SEH_StackAlloc 
#SEH_PushFrame 
#SEH_SetFrame 
#SEH_SaveReg 
#SEH_PushReg 
#CMOV__RFP80 PSEUDO!
#CMOV__V32I1 PSEUDO!
#CMOV__V64I1 PSEUDO!
#CMOV__V16I1 PSEUDO!
#CMOV__V8I1 PSEUDO!
#CMOV__V4F32 PSEUDO!
#CMOV__V16F32 PSEUDO!
#CMOV__V8F32 PSEUDO!
#CMOV__RFP32 PSEUDO!
#CMOV__FR32 PSEUDO!
#CMOV__GR32 PSEUDO!
#BINOP RELEASE_ADD64mi32 PSEUDO!
#BINOP RELEASE_AND64mi32 PSEUDO!
#BINOP RELEASE_XOR64mi32 PSEUDO!
#BINOP RELEASE_OR64mi32 PSEUDO!
#RELEASE_MOV64mi32 PSEUDO!
#CMOV__V2F64 PSEUDO!
#CMOV__V4F64 PSEUDO!
#CMOV__V8F64 PSEUDO!
#CMOV__V2I64 PSEUDO!
#CMOV__V4I64 PSEUDO!
#CMOV__V8I64 PSEUDO!
#CMOV__RFP64 PSEUDO!
#CMOV__FR64 PSEUDO!
#CMOV__GR16 PSEUDO!
#CMOV__FR128 PSEUDO!
#CMOV__GR8 PSEUDO!
#BINOP RELEASE_ADD32mi PSEUDO!
#BINOP RELEASE_AND32mi PSEUDO!
#BINOP RELEASE_XOR32mi PSEUDO!
#BINOP RELEASE_OR32mi PSEUDO!
#RELEASE_MOV32mi PSEUDO!
#RELEASE_MOV16mi PSEUDO!
#BINOP RELEASE_ADD8mi PSEUDO!
#BINOP RELEASE_AND8mi PSEUDO!
#BINOP RELEASE_XOR8mi PSEUDO!
#BINOP RELEASE_OR8mi PSEUDO!
#RELEASE_MOV8mi PSEUDO!
#UNOP RELEASE_DEC32m PSEUDO!
#UNOP RELEASE_INC32m PSEUDO!
#UNOP RELEASE_DEC64m PSEUDO!
#UNOP RELEASE_INC64m PSEUDO!
#UNOP RELEASE_DEC16m PSEUDO!
#UNOP RELEASE_INC16m PSEUDO!
#UNOP RELEASE_DEC8m PSEUDO!
#UNOP RELEASE_INC8m PSEUDO!
#ACQUIRE_MOV32rm PSEUDO!
#ACQUIRE_MOV64rm PSEUDO!
#ACQUIRE_MOV16rm PSEUDO!
#ACQUIRE_MOV8rm PSEUDO!
#BINOP RELEASE_FADD32mr PSEUDO!
#BINOP RELEASE_ADD32mr PSEUDO!
#BINOP RELEASE_AND32mr PSEUDO!
#BINOP RELEASE_XOR32mr PSEUDO!
#BINOP RELEASE_OR32mr PSEUDO!
#RELEASE_MOV32mr PSEUDO!
#BINOP RELEASE_FADD64mr PSEUDO!
#BINOP RELEASE_ADD64mr PSEUDO!
#BINOP RELEASE_AND64mr PSEUDO!
#BINOP RELEASE_XOR64mr PSEUDO!
#BINOP RELEASE_OR64mr PSEUDO!
#RELEASE_MOV64mr PSEUDO!
#RELEASE_MOV16mr PSEUDO!
#BINOP RELEASE_ADD8mr PSEUDO!
#BINOP RELEASE_AND8mr PSEUDO!
#BINOP RELEASE_XOR8mr PSEUDO!
#BINOP RELEASE_OR8mr PSEUDO!
#RELEASE_MOV8mr PSEUDO!
# XRay Function Patchable RET.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
# CATCHPAD
LIFETIME_END
BUNDLE
# EH_RESTORE
DBG_VALUE
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
# CATCHRET
# CLEANUPRET
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
rep stosb
rep movsb
xlatb
clac
stac
xcryptcbc
getsec
rdpmc
vmfunc
rdtsc
pushfd
popfd
cpuid
xend
rep stosd
rep movsd
iretd
wbinvd
fldl2e
lfence
mfence
sfence
cwde
fscale
vmresume
repne
cdqe
xacquire
xstore
xrelease
pause
#SEH_Epilogue
#SEH_EndPrologue
leave
vmxoff
lahf
sahf
pushf
popf
retf
vmlaunch
clgi
stgi
fldpi
lock
dx, al
pushal
popal
vmmcall
vmcall
syscall
vzeroall
montmul
fxam
fprem
vpcom
fpatan
fptan
fsin
# dynamic stack allocation
clzero
into
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
fdecstp
fincstp
pushfq
popfq
retfq
rep stosq
rep movsq
iretq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
push
push
push
push
push
swapgs
fchs
# variable sized alloca for segmented stacks
encls
femms
fcos
fsincos
push
clts
fldl2t
fxtract
iret
sysret
mwait
pcommit
fninit
sysexit
frndint
fsqrt
xtest
ftst
enclu
rdpkru
wrpkru
xgetbv
xsetbv
pushaw
popaw
rep stosw
rep movsw
fyl2x
fnstsw
dx, ax
vmload
vmsave
vmrun
skinit
dx, eax
vmload
vmsave
vmrun
invlpga
eax, ecx
invlpga
rax, ecx
al, dx
ax, dx
eax, dx
fnclex
monitorx
mwaitx
fldz
vgatherpf0dpd
vscatterpf0dpd
vgatherpf1dpd
vscatterpf1dpd
vgatherpf0qpd
vscatterpf0qpd
vgatherpf1qpd
vscatterpf1qpd
vgatherpf0dps
vscatterpf0dps
vgatherpf1dps
vscatterpf1dps
vgatherpf0qps
vscatterpf0qps
vgatherpf1qps
vscatterpf1qps
 '-85
!(.9=6
!(.9=
AAAAAAAAAAAAAAAAAAAAAABBBBBBBB4) "##$$$$$$$$$
  ""$$&(,<>>@
 !"#$%&
#$+,
+,./1
./34
34567
!!##
!!##
%%%%
####
$$$$
%%%%
&&&&
''''
++..00
++..00
556666
444488
....00
000000
333333
444488
556666
666666
777777
888888
::::::
<<<<<<
======
>>>>>>
??????
GGGG
HHIILLMM
GGGGG
HHHH
HHIILLMM
HHHHH
IIII
IIIILLMM
IIIII
JJJJ
OOOOSSSS
JJJJJ
KKKK
PPQQQQUU
KKKKK
LLLL
LLLLLLMM
LLLLL
MMMM
MMMMMMMM
MMMMM
NNNN
NNNNNNNN
NNNNN
OOOO
OOOOSSSS
OOOOO
PPPP
PPQQQQUU
PPPPP
QQQQ
QQQQQQUU
QQQQQ
RRRR
RRRRRRRR
RRRRR
SSSS
SSSSSSSS
SSSSS
TTTT
TTTTTTTT
TTTTT
UUUU
UUUUUUUU
UUUUU
VVVV
VVVVVVVV
VVVVV
WWWW
WWWWWWWW
WWWWW
XXXX
XXXXXXXX
XXXXX
YYYY
YYYYYYYY
YYYYY
ZZZZ
ZZZZZZZZ
ZZZZZ
[[[[
[[[[[[[[
[[[[[
\\\\\\\\
\\\\\\]]]]^^^^````____\\\\\\\\\\\\\\\\\\\\\\\\]]]]]]]]
]]]]]]]]]]^^^^````____]]]]]]]]]]]]]]]]]]]]]]]]^^^^^^^^
^^^^^^^^^^^^^^````____^^^^^^^^^^^^^^^^^^^^^^^^________
______________````____________________________````````
``````````````````````````````````````````````aaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaabbbbbbbb
bbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbcccccccc
ccccccccccccccccccccccccccccccccccccccccccccccdddddddd
dddddddddddddddddddddddddddddddddddddddddddddd
$:E4
$:E4
L Q'
A:D9
B:D8
8:D0
y!- 
y!' 
y!8 
y!( 
y!= 
y!9 
y!. 
J:E@
K:EA
S *8
S *8
S *8
 &8A
 &8A
1!8
 %8A
(! 5
.!'5
D4_D6_D8_D10
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D14_D16_D18_D20
D17_D18_D19_D20
D24_D26_D28_D30
D27_D28_D29_D30
MVFR0
D9_D10_D11
D5_D7_D9_D11
Q8_Q9_Q10_Q11
R10_R11
D19_D20_D21
D15_D17_D19_D21
D29_D30_D31
D25_D27_D29_D31
Q0_Q1
MVFR1
R0_R1
D6_D8_D10_D12
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D16_D18_D20_D22
D19_D20_D21_D22
D0_D2
D0_D1_D2
Q1_Q2
MVFR2
FPINST2
D7_D9_D11_D13
D11_D12_D13
Q10_Q11_Q12_Q13
D17_D19_D21_D23
D21_D22_D23
D1_D3
D1_D2_D3
Q0_Q1_Q2_Q3
R2_R3
D8_D10_D12_D14
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D18_D20_D22_D24
D21_D22_D23_D24
D0_D2_D4
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D9_D11_D13_D15
D13_D14_D15
Q12_Q13_Q14_Q15
D19_D21_D23_D25
D23_D24_D25
D1_D3_D5
D3_D4_D5
Q2_Q3_Q4_Q5
R4_R5
D10_D12_D14_D16
D13_D14_D15_D16
D20_D22_D24_D26
D23_D24_D25_D26
D0_D2_D4_D6
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D11_D13_D15_D17
D15_D16_D17
D21_D23_D25_D27
D25_D26_D27
D1_D3_D5_D7
D5_D6_D7
Q4_Q5_Q6_Q7
R6_R7
D12_D14_D16_D18
D15_D16_D17_D18
D22_D24_D26_D28
D25_D26_D27_D28
D2_D4_D6_D8
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D13_D15_D17_D19
D17_D18_D19
D23_D25_D27_D29
D27_D28_D29
D3_D5_D7_D9
D7_D8_D9
Q6_Q7_Q8_Q9
R8_R9
FPEXC
FPSID
ITSTATE
R12_SP
FPSCR
APSR
CPSR
SPSR
FPINST
FPSCR_NZCV
APSR_NZCV
QQQQPR_with_ssub_0
DQuadSpc_with_ssub_0
DTripleSpc_with_ssub_0
DPairSpc_with_ssub_0
DQuad_with_ssub_0
DTriple_with_ssub_0
DPair_with_ssub_0
QQQQPR_with_dsub_2_then_ssub_0
DQuadSpc_with_dsub_2_then_ssub_0
DTripleSpc_with_dsub_2_then_ssub_0
DPairSpc_with_dsub_2_then_ssub_0
DQuad_with_dsub_2_then_ssub_0
DTriple_with_dsub_2_then_ssub_0
DQuad_with_dsub_3_then_ssub_0
DQuadSpc_with_dsub_4_then_ssub_0
DTripleSpc_with_dsub_4_then_ssub_0
QQQQPR_with_dsub_5_then_ssub_0
QQQQPR_with_dsub_7_then_ssub_0
DPR_VFP2
DQuad_with_qsub_0_in_QPR_VFP2
DTriple_with_qsub_0_in_QPR_VFP2
DQuad_with_qsub_1_in_QPR_VFP2
DQuad_with_dsub_1_dsub_2_in_QPR_VFP2
DTriple_with_dsub_1_dsub_2_in_QPR_VFP2
DQuad_with_ssub_2
DTriple_with_ssub_2
DPair_with_ssub_2
QQQQPR_with_dsub_0_in_DPR_8
DQuadSpc_with_dsub_0_in_DPR_8
DTripleSpc_with_dsub_0_in_DPR_8
DPairSpc_with_dsub_0_in_DPR_8
DQuad_with_dsub_0_in_DPR_8
DTriple_with_dsub_0_in_DPR_8
DPair_with_dsub_0_in_DPR_8
DQuad_with_dsub_1_in_DPR_8
DTriple_with_dsub_1_in_DPR_8
DPair_with_dsub_1_in_DPR_8
QQQQPR_with_dsub_2_in_DPR_8
DQuadSpc_with_dsub_2_in_DPR_8
DTripleSpc_with_dsub_2_in_DPR_8
DPairSpc_with_dsub_2_in_DPR_8
DQuad_with_dsub_2_in_DPR_8
DTriple_with_dsub_2_in_DPR_8
DQuad_with_dsub_3_in_DPR_8
QQQQPR_with_dsub_4_in_DPR_8
DQuadSpc_with_dsub_4_in_DPR_8
DTripleSpc_with_dsub_4_in_DPR_8
QQQQPR_with_dsub_6_in_DPR_8
DQuad_with_qsub_0_in_QPR_8
DTriple_with_qsub_0_in_QPR_8
DQuad_with_qsub_1_in_QPR_8
DQuad_with_dsub_1_dsub_2_in_QPR_8
DTriple_with_dsub_1_dsub_2_in_QPR_8
SPR_8
hGPR_and_tcGPR
tGPR_and_tcGPR
GPRPair_with_gsub_0_in_tcGPR
GPRPair_with_gsub_1_in_tcGPR
GPRnopc_and_hGPR
GPRPair_with_gsub_0_in_hGPR
GPRPair_with_gsub_1_in_hGPR_and_rGPR
GPRPair_with_gsub_1_in_rGPR
GPRPair_with_gsub_0_in_tGPR
QQQQPR
DTriple_with_dsub_2_then_ssub_0_and_DTriple_with_qsub_0_in_QPR
DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_QPR
DQuad_with_ssub_0_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_3_then_ssub_0_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_dsub_1_dsub_2_in_QPR
DTriple_with_ssub_0_and_DTriple_with_dsub_1_dsub_2_in_QPR
DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_dsub_1_dsub_2_in_QPR
GPRwithAPSR
DQuadSpc
DTripleSpc
DPairSpc
GPRnopc
DQuad
DTriple
GPRPair_with_gsub_1_in_GPRsp
DPair
GPRPair
VMOVD0
VMOVQ0
VMRS_MVFR0
SHA1SU0
SHA256SU0
t__brkdiv0
VTBL1
VMRS_MVFR1
t2DCPS1
SHA1SU1
SHA256SU1
VTBX1
t2LDRBi12
t2STRBi12
t2LDRSBi12
t2PLDi12
t2LDRHi12
t2STRHi12
t2LDRSHi12
t2PLIi12
t2LDRi12
t2STRi12
t2PLDWi12
t2SUBri12
t2ADDri12
COPY_STRUCT_BYVAL_I32
CMP_SWAP_32
VLD3dWB_fixed_Asm_32
VST3dWB_fixed_Asm_32
VLD4dWB_fixed_Asm_32
VST4dWB_fixed_Asm_32
VLD1LNdWB_fixed_Asm_32
VST1LNdWB_fixed_Asm_32
VLD2LNdWB_fixed_Asm_32
VST2LNdWB_fixed_Asm_32
VLD3LNdWB_fixed_Asm_32
VST3LNdWB_fixed_Asm_32
VLD4LNdWB_fixed_Asm_32
VST4LNdWB_fixed_Asm_32
VLD3DUPdWB_fixed_Asm_32
VLD4DUPdWB_fixed_Asm_32
VLD3qWB_fixed_Asm_32
VST3qWB_fixed_Asm_32
VLD4qWB_fixed_Asm_32
VST4qWB_fixed_Asm_32
VLD2LNqWB_fixed_Asm_32
VST2LNqWB_fixed_Asm_32
VLD3LNqWB_fixed_Asm_32
VST3LNqWB_fixed_Asm_32
VLD4LNqWB_fixed_Asm_32
VST4LNqWB_fixed_Asm_32
VLD3DUPqWB_fixed_Asm_32
VLD4DUPqWB_fixed_Asm_32
VLD3dWB_register_Asm_32
VST3dWB_register_Asm_32
VLD4dWB_register_Asm_32
VST4dWB_register_Asm_32
VLD1LNdWB_register_Asm_32
VST1LNdWB_register_Asm_32
VLD2LNdWB_register_Asm_32
VST2LNdWB_register_Asm_32
VLD3LNdWB_register_Asm_32
VST3LNdWB_register_Asm_32
VLD4LNdWB_register_Asm_32
VST4LNdWB_register_Asm_32
VLD3DUPdWB_register_Asm_32
VLD4DUPdWB_register_Asm_32
VLD3qWB_register_Asm_32
VST3qWB_register_Asm_32
VLD4qWB_register_Asm_32
VST4qWB_register_Asm_32
VLD2LNqWB_register_Asm_32
VST2LNqWB_register_Asm_32
VLD3LNqWB_register_Asm_32
VST3LNqWB_register_Asm_32
VLD4LNqWB_register_Asm_32
VST4LNqWB_register_Asm_32
VLD3DUPqWB_register_Asm_32
VLD4DUPqWB_register_Asm_32
VLD3dAsm_32
VST3dAsm_32
VLD4dAsm_32
VST4dAsm_32
VLD1LNdAsm_32
VST1LNdAsm_32
VLD2LNdAsm_32
VST2LNdAsm_32
VLD3LNdAsm_32
VST3LNdAsm_32
VLD4LNdAsm_32
VST4LNdAsm_32
VLD3DUPdAsm_32
VLD4DUPdAsm_32
VLD3qAsm_32
VST3qAsm_32
VLD4qAsm_32
VST4qAsm_32
VLD2LNqAsm_32
VST2LNqAsm_32
VLD3LNqAsm_32
VST3LNqAsm_32
VLD4LNqAsm_32
VST4LNqAsm_32
VLD3DUPqAsm_32
VLD4DUPqAsm_32
VLD2b32
VST2b32
VLD1d32
VST1d32
VLD2d32
VST2d32
VLD3d32
VST3d32
VREV64d32
VLD4d32
VST4d32
VLD1LNd32
VST1LNd32
VLD2LNd32
VST2LNd32
VLD3LNd32
VST3LNd32
VLD4LNd32
VST4LNd32
VTRNd32
VLD1DUPd32
VLD2DUPd32
VLD3DUPd32
VLD4DUPd32
VEXTd32
VMOVv2f32
VCGEzv2f32
VCLEzv2f32
VCEQzv2f32
VCGTzv2f32
VCLTzv2f32
VMOVv4f32
VCGEzv4f32
VCLEzv4f32
VCEQzv4f32
VCGTzv4f32
VCLTzv4f32
VMLAv2i32
VSUBv2i32
VADDv2i32
VQNEGv2i32
VQRDMLAHv2i32
VQDMULHv2i32
VQRDMULHv2i32
VQRDMLSHv2i32
VSLIv2i32
VSRIv2i32
VMULv2i32
VRSUBHNv2i32
VSUBHNv2i32
VRADDHNv2i32
VADDHNv2i32
VRSHRNv2i32
VSHRNv2i32
VQSHRUNv2i32
VQRSHRUNv2i32
VMVNv2i32
VMOVNv2i32
VCEQv2i32
VQABSv2i32
VABSv2i32
VCLSv2i32
VMLSv2i32
VTSTv2i32
VMOVv2i32
VCLZv2i32
VBICiv2i32
VSHLiv2i32
VORRiv2i32
VQSHLsiv2i32
VQSHLuiv2i32
VMLAslv2i32
VQRDMLAHslv2i32
VQDMULHslv2i32
VQRDMULHslv2i32
VQRDMLSHslv2i32
VQDMLALslv2i32
VQDMULLslv2i32
VQDMLSLslv2i32
VMULslv2i32
VMLSslv2i32
VABAsv2i32
VRSRAsv2i32
VSRAsv2i32
VHSUBsv2i32
VQSUBsv2i32
VABDsv2i32
VRHADDsv2i32
VHADDsv2i32
VQADDsv2i32
VCGEsv2i32
VPADALsv2i32
VPADDLsv2i32
VQSHLsv2i32
VQRSHLsv2i32
VRSHLsv2i32
VSHLsv2i32
VMINsv2i32
VQSHRNsv2i32
VQRSHRNsv2i32
VQMOVNsv2i32
VRSHRsv2i32
VSHRsv2i32
VCGTsv2i32
VMAXsv2i32
VMLALslsv2i32
VMULLslsv2i32
VMLSLslsv2i32
VABAuv2i32
VRSRAuv2i32
VSRAuv2i32
VHSUBuv2i32
VQSUBuv2i32
VABDuv2i32
VRHADDuv2i32
VHADDuv2i32
VQADDuv2i32
VCGEuv2i32
VPADALuv2i32
VPADDLuv2i32
VQSHLuv2i32
VQRSHLuv2i32
VRSHLuv2i32
VSHLuv2i32
VMINuv2i32
VQSHRNuv2i32
VQRSHRNuv2i32
VQMOVNuv2i32
VRSHRuv2i32
VSHRuv2i32
VCGTuv2i32
VMAXuv2i32
VMLALsluv2i32
VMULLsluv2i32
VMLSLsluv2i32
VQSHLsuv2i32
VQMOVNsuv2i32
VCGEzv2i32
VCLEzv2i32
VCEQzv2i32
VCGTzv2i32
VCLTzv2i32
VMLAv4i32
VSUBv4i32
VADDv4i32
VQNEGv4i32
VQRDMLAHv4i32
VQDMULHv4i32
VQRDMULHv4i32
VQRDMLSHv4i32
VSLIv4i32
VSRIv4i32
VQDMLALv4i32
VQDMULLv4i32
VQDMLSLv4i32
VMULv4i32
VMVNv4i32
VCEQv4i32
VQABSv4i32
VABSv4i32
VCLSv4i32
VMLSv4i32
VTSTv4i32
VMOVv4i32
VCLZv4i32
VBICiv4i32
VSHLiv4i32
VORRiv4i32
VQSHLsiv4i32
VQSHLuiv4i32
VMLAslv4i32
VQRDMLAHslv4i32
VQDMULHslv4i32
VQRDMULHslv4i32
VQRDMLSHslv4i32
VMULslv4i32
VMLSslv4i32
VABAsv4i32
VRSRAsv4i32
VSRAsv4i32
VHSUBsv4i32
VQSUBsv4i32
VABDsv4i32
VRHADDsv4i32
VHADDsv4i32
VQADDsv4i32
VCGEsv4i32
VABALsv4i32
VPADALsv4i32
VMLALsv4i32
VSUBLsv4i32
VABDLsv4i32
VPADDLsv4i32
VADDLsv4i32
VQSHLsv4i32
VQRSHLsv4i32
VRSHLsv4i32
VSHLsv4i32
VSHLLsv4i32
VMULLsv4i32
VMLSLsv4i32
VMOVLsv4i32
VMINsv4i32
VRSHRsv4i32
VSHRsv4i32
VCGTsv4i32
VSUBWsv4i32
VADDWsv4i32
VMAXsv4i32
VABAuv4i32
VRSRAuv4i32
VSRAuv4i32
VHSUBuv4i32
VQSUBuv4i32
VABDuv4i32
VRHADDuv4i32
VHADDuv4i32
VQADDuv4i32
VCGEuv4i32
VABALuv4i32
VPADALuv4i32
VMLALuv4i32
VSUBLuv4i32
VABDLuv4i32
VPADDLuv4i32
VADDLuv4i32
VQSHLuv4i32
VQRSHLuv4i32
VRSHLuv4i32
VSHLuv4i32
VSHLLuv4i32
VMULLuv4i32
VMLSLuv4i32
VMOVLuv4i32
VMINuv4i32
VRSHRuv4i32
VSHRuv4i32
VCGTuv4i32
VSUBWuv4i32
VADDWuv4i32
VMAXuv4i32
VQSHLsuv4i32
VCGEzv4i32
VCLEzv4i32
VCEQzv4i32
VCGTzv4i32
VCLTzv4i32
VPADDi32
VSHLLi32
VGETLNi32
VSETLNi32
VLD1q32
VST1q32
VLD2q32
VST2q32
VLD3q32
VST3q32
VREV64q32
VLD4q32
VST4q32
VLD2LNq32
VST2LNq32
VLD3LNq32
VST3LNq32
VLD4LNq32
VST4LNq32
VTRNq32
VZIPq32
VLD1DUPq32
VLD3DUPq32
VLD4DUPq32
VUZPq32
VEXTq32
VPMINs32
VPMAXs32
VPMINu32
VPMAXu32
t2MRC2
t2MRRC2
SHA256H2
VTBL2
t2CDP2
t2MCR2
VMRS_MVFR2
t2MCRR2
t2DCPS2
VMSR_FPINST2
VMRS_FPINST2
VTBX2
VLD2DUPd32x2
VLD2DUPd16x2
VLD2DUPd8x2
VTBL3
t2DCPS3
VTBX3
tSUBi3
tADDi3
CMP_SWAP_64
VLD1d64
VST1d64
VSUBv1i64
VADDv1i64
VSLIv1i64
VSRIv1i64
VMOVv1i64
VSHLiv1i64
VQSHLsiv1i64
VQSHLuiv1i64
VRSRAsv1i64
VSRAsv1i64
VQSUBsv1i64
VQADDsv1i64
VQSHLsv1i64
VQRSHLsv1i64
VRSHLsv1i64
VSHLsv1i64
VRSHRsv1i64
VSHRsv1i64
VRSRAuv1i64
VSRAuv1i64
VQSUBuv1i64
VQADDuv1i64
VQSHLuv1i64
VQRSHLuv1i64
VRSHLuv1i64
VSHLuv1i64
VRSHRuv1i64
VSHRuv1i64
VQSHLsuv1i64
VSUBv2i64
VADDv2i64
VSLIv2i64
VSRIv2i64
VQDMLALv2i64
VQDMULLv2i64
VQDMLSLv2i64
VMOVv2i64
VSHLiv2i64
VQSHLsiv2i64
VQSHLuiv2i64
VRSRAsv2i64
VSRAsv2i64
VQSUBsv2i64
VQADDsv2i64
VABALsv2i64
VMLALsv2i64
VSUBLsv2i64
VABDLsv2i64
VADDLsv2i64
VQSHLsv2i64
VQRSHLsv2i64
VRSHLsv2i64
VSHLsv2i64
VSHLLsv2i64
VMULLsv2i64
VMLSLsv2i64
VMOVLsv2i64
VRSHRsv2i64
VSHRsv2i64
VSUBWsv2i64
VADDWsv2i64
VRSRAuv2i64
VSRAuv2i64
VQSUBuv2i64
VQADDuv2i64
VABALuv2i64
VMLALuv2i64
VSUBLuv2i64
VABDLuv2i64
VADDLuv2i64
VQSHLuv2i64
VQRSHLuv2i64
VRSHLuv2i64
VSHLuv2i64
VSHLLuv2i64
VMULLuv2i64
VMLSLuv2i64
VMOVLuv2i64
VRSHRuv2i64
VSHRuv2i64
VSUBWuv2i64
VADDWuv2i64
VQSHLsuv2i64
BCCi64
BCCZi64
VMULLp64
VLD1q64
VST1q64
VEXTq64
VTBL4
VTBX4
MLAv5
SMLALv5
UMLALv5
SMULLv5
UMULLv5
MULv5
t2SXTAB16
t2UXTAB16
t2SXTB16
t2UXTB16
t2SHSUB16
t2UHSUB16
t2QSUB16
t2UQSUB16
t2SSUB16
t2USUB16
t2SHADD16
t2UHADD16
t2QADD16
t2UQADD16
t2SADD16
t2UADD16
t2SSAT16
t2USAT16
t2REV16
tREV16
CMP_SWAP_16
VLD3dWB_fixed_Asm_16
VST3dWB_fixed_Asm_16
VLD4dWB_fixed_Asm_16
VST4dWB_fixed_Asm_16
VLD1LNdWB_fixed_Asm_16
VST1LNdWB_fixed_Asm_16
VLD2LNdWB_fixed_Asm_16
VST2LNdWB_fixed_Asm_16
VLD3LNdWB_fixed_Asm_16
VST3LNdWB_fixed_Asm_16
VLD4LNdWB_fixed_Asm_16
VST4LNdWB_fixed_Asm_16
VLD3DUPdWB_fixed_Asm_16
VLD4DUPdWB_fixed_Asm_16
VLD3qWB_fixed_Asm_16
VST3qWB_fixed_Asm_16
VLD4qWB_fixed_Asm_16
VST4qWB_fixed_Asm_16
VLD2LNqWB_fixed_Asm_16
VST2LNqWB_fixed_Asm_16
VLD3LNqWB_fixed_Asm_16
VST3LNqWB_fixed_Asm_16
VLD4LNqWB_fixed_Asm_16
VST4LNqWB_fixed_Asm_16
VLD3DUPqWB_fixed_Asm_16
VLD4DUPqWB_fixed_Asm_16
VLD3dWB_register_Asm_16
VST3dWB_register_Asm_16
VLD4dWB_register_Asm_16
VST4dWB_register_Asm_16
VLD1LNdWB_register_Asm_16
VST1LNdWB_register_Asm_16
VLD2LNdWB_register_Asm_16
VST2LNdWB_register_Asm_16
VLD3LNdWB_register_Asm_16
VST3LNdWB_register_Asm_16
VLD4LNdWB_register_Asm_16
VST4LNdWB_register_Asm_16
VLD3DUPdWB_register_Asm_16
VLD4DUPdWB_register_Asm_16
VLD3qWB_register_Asm_16
VST3qWB_register_Asm_16
VLD4qWB_register_Asm_16
VST4qWB_register_Asm_16
VLD2LNqWB_register_Asm_16
VST2LNqWB_register_Asm_16
VLD3LNqWB_register_Asm_16
VST3LNqWB_register_Asm_16
VLD4LNqWB_register_Asm_16
VST4LNqWB_register_Asm_16
VLD3DUPqWB_register_Asm_16
VLD4DUPqWB_register_Asm_16
VLD3dAsm_16
VST3dAsm_16
VLD4dAsm_16
VST4dAsm_16
VLD1LNdAsm_16
VST1LNdAsm_16
VLD2LNdAsm_16
VST2LNdAsm_16
VLD3LNdAsm_16
VST3LNdAsm_16
VLD4LNdAsm_16
VST4LNdAsm_16
VLD3DUPdAsm_16
VLD4DUPdAsm_16
VLD3qAsm_16
VST3qAsm_16
VLD4qAsm_16
VST4qAsm_16
VLD2LNqAsm_16
VST2LNqAsm_16
VLD3LNqAsm_16
VST3LNqAsm_16
VLD4LNqAsm_16
VST4LNqAsm_16
VLD3DUPqAsm_16
VLD4DUPqAsm_16
VLD2b16
VST2b16
VLD1d16
VST1d16
VREV32d16
VLD2d16
VST2d16
VLD3d16
VST3d16
VREV64d16
VLD4d16
VST4d16
VLD1LNd16
VST1LNd16
VLD2LNd16
VST2LNd16
VLD3LNd16
VST3LNd16
VLD4LNd16
VST4LNd16
VTRNd16
VZIPd16
VLD1DUPd16
VLD2DUPd16
VLD3DUPd16
VLD4DUPd16
VUZPd16
VEXTd16
VCGEzv4f16
VCLEzv4f16
VCEQzv4f16
VCGTzv4f16
VCLTzv4f16
VCGEzv8f16
VCLEzv8f16
VCEQzv8f16
VCGTzv8f16
VCLTzv8f16
VMLAv4i16
VSUBv4i16
VADDv4i16
VQNEGv4i16
VQRDMLAHv4i16
VQDMULHv4i16
VQRDMULHv4i16
VQRDMLSHv4i16
VSLIv4i16
VSRIv4i16
VMULv4i16
VRSUBHNv4i16
VSUBHNv4i16
VRADDHNv4i16
VADDHNv4i16
VRSHRNv4i16
VSHRNv4i16
VQSHRUNv4i16
VQRSHRUNv4i16
VMVNv4i16
VMOVNv4i16
VCEQv4i16
VQABSv4i16
VABSv4i16
VCLSv4i16
VMLSv4i16
VTSTv4i16
VMOVv4i16
VCLZv4i16
VBICiv4i16
VSHLiv4i16
VORRiv4i16
VQSHLsiv4i16
VQSHLuiv4i16
VMLAslv4i16
VQRDMLAHslv4i16
VQDMULHslv4i16
VQRDMULHslv4i16
VQRDMLSHslv4i16
VQDMLALslv4i16
VQDMULLslv4i16
VQDMLSLslv4i16
VMULslv4i16
VMLSslv4i16
VABAsv4i16
VRSRAsv4i16
VSRAsv4i16
VHSUBsv4i16
VQSUBsv4i16
VABDsv4i16
VRHADDsv4i16
VHADDsv4i16
VQADDsv4i16
VCGEsv4i16
VPADALsv4i16
VPADDLsv4i16
VQSHLsv4i16
VQRSHLsv4i16
VRSHLsv4i16
VSHLsv4i16
VMINsv4i16
VQSHRNsv4i16
VQRSHRNsv4i16
VQMOVNsv4i16
VRSHRsv4i16
VSHRsv4i16
VCGTsv4i16
VMAXsv4i16
VMLALslsv4i16
VMULLslsv4i16
VMLSLslsv4i16
VABAuv4i16
VRSRAuv4i16
VSRAuv4i16
VHSUBuv4i16
VQSUBuv4i16
VABDuv4i16
VRHADDuv4i16
VHADDuv4i16
VQADDuv4i16
VCGEuv4i16
VPADALuv4i16
VPADDLuv4i16
VQSHLuv4i16
VQRSHLuv4i16
VRSHLuv4i16
VSHLuv4i16
VMINuv4i16
VQSHRNuv4i16
VQRSHRNuv4i16
VQMOVNuv4i16
VRSHRuv4i16
VSHRuv4i16
VCGTuv4i16
VMAXuv4i16
VMLALsluv4i16
VMULLsluv4i16
VMLSLsluv4i16
VQSHLsuv4i16
VQMOVNsuv4i16
VCGEzv4i16
VCLEzv4i16
VCEQzv4i16
VCGTzv4i16
VCLTzv4i16
VMLAv8i16
VSUBv8i16
VADDv8i16
VQNEGv8i16
VQRDMLAHv8i16
VQDMULHv8i16
VQRDMULHv8i16
VQRDMLSHv8i16
VSLIv8i16
VSRIv8i16
VMULv8i16
VMVNv8i16
VCEQv8i16
VQABSv8i16
VABSv8i16
VCLSv8i16
VMLSv8i16
VTSTv8i16
VMOVv8i16
VCLZv8i16
VBICiv8i16
VSHLiv8i16
VORRiv8i16
VQSHLsiv8i16
VQSHLuiv8i16
VMLAslv8i16
VQRDMLAHslv8i16
VQDMULHslv8i16
VQRDMULHslv8i16
VQRDMLSHslv8i16
VMULslv8i16
VMLSslv8i16
VABAsv8i16
VRSRAsv8i16
VSRAsv8i16
VHSUBsv8i16
VQSUBsv8i16
VABDsv8i16
VRHADDsv8i16
VHADDsv8i16
VQADDsv8i16
VCGEsv8i16
VABALsv8i16
VPADALsv8i16
VMLALsv8i16
VSUBLsv8i16
VABDLsv8i16
VPADDLsv8i16
VADDLsv8i16
VQSHLsv8i16
VQRSHLsv8i16
VRSHLsv8i16
VSHLsv8i16
VSHLLsv8i16
VMULLsv8i16
VMLSLsv8i16
VMOVLsv8i16
VMINsv8i16
VRSHRsv8i16
VSHRsv8i16
VCGTsv8i16
VSUBWsv8i16
VADDWsv8i16
VMAXsv8i16
VABAuv8i16
VRSRAuv8i16
VSRAuv8i16
VHSUBuv8i16
VQSUBuv8i16
VABDuv8i16
VRHADDuv8i16
VHADDuv8i16
VQADDuv8i16
VCGEuv8i16
VABALuv8i16
VPADALuv8i16
VMLALuv8i16
VSUBLuv8i16
VABDLuv8i16
VPADDLuv8i16
VADDLuv8i16
VQSHLuv8i16
VQRSHLuv8i16
VRSHLuv8i16
VSHLuv8i16
VSHLLuv8i16
VMULLuv8i16
VMLSLuv8i16
VMOVLuv8i16
VMINuv8i16
VRSHRuv8i16
VSHRuv8i16
VCGTuv8i16
VSUBWuv8i16
VADDWuv8i16
VMAXuv8i16
VQSHLsuv8i16
VCGEzv8i16
VCLEzv8i16
VCEQzv8i16
VCGTzv8i16
VCLTzv8i16
t2MOVCCi16
VPADDi16
VSHLLi16
VSETLNi16
t2MOVTi16
t2MOVi16
VLD1q16
VST1q16
VREV32q16
VLD2q16
VST2q16
VLD3q16
VST3q16
VREV64q16
VLD4q16
VST4q16
VLD2LNq16
VST2LNq16
VLD3LNq16
VST3LNq16
VLD4LNq16
VST4LNq16
VTRNq16
VZIPq16
VLD1DUPq16
VLD3DUPq16
VLD4DUPq16
VUZPq16
VEXTq16
VPMINs16
VGETLNs16
VPMAXs16
VPMINu16
VGETLNu16
VPMAXu16
t2USADA8
t2SHSUB8
t2UHSUB8
t2QSUB8
t2UQSUB8
t2SSUB8
t2USUB8
t2USAD8
t2SHADD8
t2UHADD8
t2QADD8
t2UQADD8
t2SADD8
t2UADD8
CMP_SWAP_8
VLD3dWB_fixed_Asm_8
VST3dWB_fixed_Asm_8
VLD4dWB_fixed_Asm_8
VST4dWB_fixed_Asm_8
VLD1LNdWB_fixed_Asm_8
VST1LNdWB_fixed_Asm_8
VLD2LNdWB_fixed_Asm_8
VST2LNdWB_fixed_Asm_8
VLD3LNdWB_fixed_Asm_8
VST3LNdWB_fixed_Asm_8
VLD4LNdWB_fixed_Asm_8
VST4LNdWB_fixed_Asm_8
VLD3DUPdWB_fixed_Asm_8
VLD4DUPdWB_fixed_Asm_8
VLD3qWB_fixed_Asm_8
VST3qWB_fixed_Asm_8
VLD4qWB_fixed_Asm_8
VST4qWB_fixed_Asm_8
VLD3DUPqWB_fixed_Asm_8
VLD4DUPqWB_fixed_Asm_8
VLD3dWB_register_Asm_8
VST3dWB_register_Asm_8
VLD4dWB_register_Asm_8
VST4dWB_register_Asm_8
VLD1LNdWB_register_Asm_8
VST1LNdWB_register_Asm_8
VLD2LNdWB_register_Asm_8
VST2LNdWB_register_Asm_8
VLD3LNdWB_register_Asm_8
VST3LNdWB_register_Asm_8
VLD4LNdWB_register_Asm_8
VST4LNdWB_register_Asm_8
VLD3DUPdWB_register_Asm_8
VLD4DUPdWB_register_Asm_8
VLD3qWB_register_Asm_8
VST3qWB_register_Asm_8
VLD4qWB_register_Asm_8
VST4qWB_register_Asm_8
VLD3DUPqWB_register_Asm_8
VLD4DUPqWB_register_Asm_8
VLD3dAsm_8
VST3dAsm_8
VLD4dAsm_8
VST4dAsm_8
VLD1LNdAsm_8
VST1LNdAsm_8
VLD2LNdAsm_8
VST2LNdAsm_8
VLD3LNdAsm_8
VST3LNdAsm_8
VLD4LNdAsm_8
VST4LNdAsm_8
VLD3DUPdAsm_8
VLD4DUPdAsm_8
VLD3qAsm_8
VST3qAsm_8
VLD4qAsm_8
VST4qAsm_8
VLD3DUPqAsm_8
VLD4DUPqAsm_8
VLD2b8
VST2b8
VLD1d8
VST1d8
VREV32d8
VLD2d8
VST2d8
VLD3d8
VST3d8
VREV64d8
VLD4d8
VST4d8
VREV16d8
VLD1LNd8
VST1LNd8
VLD2LNd8
VST2LNd8
VLD3LNd8
VST3LNd8
VLD4LNd8
VST4LNd8
VTRNd8
VZIPd8
VLD1DUPd8
VLD2DUPd8
VLD3DUPd8
VLD4DUPd8
VUZPd8
VEXTd8
VMLAv16i8
VSUBv16i8
VADDv16i8
VQNEGv16i8
VSLIv16i8
VSRIv16i8
VMULv16i8
VCEQv16i8
VQABSv16i8
VABSv16i8
VCLSv16i8
VMLSv16i8
VTSTv16i8
VMOVv16i8
VCLZv16i8
VSHLiv16i8
VQSHLsiv16i8
VQSHLuiv16i8
VABAsv16i8
VRSRAsv16i8
VSRAsv16i8
VHSUBsv16i8
VQSUBsv16i8
VABDsv16i8
VRHADDsv16i8
VHADDsv16i8
VQADDsv16i8
VCGEsv16i8
VPADALsv16i8
VPADDLsv16i8
VQSHLsv16i8
VQRSHLsv16i8
VRSHLsv16i8
VSHLsv16i8
VMINsv16i8
VRSHRsv16i8
VSHRsv16i8
VCGTsv16i8
VMAXsv16i8
VABAuv16i8
VRSRAuv16i8
VSRAuv16i8
VHSUBuv16i8
VQSUBuv16i8
VABDuv16i8
VRHADDuv16i8
VHADDuv16i8
VQADDuv16i8
VCGEuv16i8
VPADALuv16i8
VPADDLuv16i8
VQSHLuv16i8
VQRSHLuv16i8
VRSHLuv16i8
VSHLuv16i8
VMINuv16i8
VRSHRuv16i8
VSHRuv16i8
VCGTuv16i8
VMAXuv16i8
VQSHLsuv16i8
VCGEzv16i8
VCLEzv16i8
VCEQzv16i8
VCGTzv16i8
VCLTzv16i8
VMLAv8i8
VSUBv8i8
VADDv8i8
VQNEGv8i8
VSLIv8i8
VSRIv8i8
VMULv8i8
VRSUBHNv8i8
VSUBHNv8i8
VRADDHNv8i8
VADDHNv8i8
VRSHRNv8i8
VSHRNv8i8
VQSHRUNv8i8
VQRSHRUNv8i8
VMOVNv8i8
VCEQv8i8
VQABSv8i8
VABSv8i8
VCLSv8i8
VMLSv8i8
VTSTv8i8
VMOVv8i8
VCLZv8i8
VSHLiv8i8
VQSHLsiv8i8
VQSHLuiv8i8
VABAsv8i8
VRSRAsv8i8
VSRAsv8i8
VHSUBsv8i8
VQSUBsv8i8
VABDsv8i8
VRHADDsv8i8
VHADDsv8i8
VQADDsv8i8
VCGEsv8i8
VPADALsv8i8
VPADDLsv8i8
VQSHLsv8i8
VQRSHLsv8i8
VRSHLsv8i8
VSHLsv8i8
VMINsv8i8
VQSHRNsv8i8
VQRSHRNsv8i8
VQMOVNsv8i8
VRSHRsv8i8
VSHRsv8i8
VCGTsv8i8
VMAXsv8i8
VABAuv8i8
VRSRAuv8i8
VSRAuv8i8
VHSUBuv8i8
VQSUBuv8i8
VABDuv8i8
VRHADDuv8i8
VHADDuv8i8
VQADDuv8i8
VCGEuv8i8
VPADALuv8i8
VPADDLuv8i8
VQSHLuv8i8
VQRSHLuv8i8
VRSHLuv8i8
VSHLuv8i8
VMINuv8i8
VQSHRNuv8i8
VQRSHRNuv8i8
VQMOVNuv8i8
VRSHRuv8i8
VSHRuv8i8
VCGTuv8i8
VMAXuv8i8
VQSHLsuv8i8
VQMOVNsuv8i8
VCGEzv8i8
VCLEzv8i8
VCEQzv8i8
VCGTzv8i8
VCLTzv8i8
t2LDRBi8
t2STRBi8
t2LDRSBi8
tSUBi8
VPADDi8
tADDi8
t2PLDi8
t2LDRDi8
t2STRDi8
t2LDRHi8
t2STRHi8
t2LDRSHi8
t2PLIi8
VSHLLi8
VSETLNi8
tCMPi8
t2LDRi8
t2STRi8
tMOVi8
t2PLDWi8
VMULLp8
VLD1q8
VST1q8
VREV32q8
VLD2q8
VST2q8
VLD3q8
VST3q8
VREV64q8
VLD4q8
VST4q8
VREV16q8
VTRNq8
VZIPq8
VLD1DUPq8
VLD3DUPq8
VLD4DUPq8
VUZPq8
VEXTq8
VPMINs8
VGETLNs8
VPMAXs8
VPMINu8
VGETLNu8
VPMAXu8
RFEDA
t2LDA
sysLDMDA
sysSTMDA
SRSDA
VLDMDIA
VSTMDIA
t2RFEIA
t2LDMIA
sysLDMIA
tLDMIA
t2STMIA
sysSTMIA
VLDMQIA
VSTMQIA
VLDMSIA
VSTMSIA
t2SRSIA
FLDMXIA
FSTMXIA
t2MLA
t2SMMLA
t2TTA
t2CRC32B
t2LDAB
t2SXTAB
t2UXTAB
t2SMLABB
t2SMLALBB
t2SMULBB
t2TBB
JUMPTABLE_TBB
t2CRC32CB
t2RFEDB
t2LDMDB
sysLDMDB
t2STMDB
sysSTMDB
t2SRSDB
RFEIB
sysLDMIB
sysSTMIB
SRSIB
t2STLB
t2DMB
SWPB
PICLDRB
PICSTRB
t2DSB
t2ISB
PICLDRSB
tLDRSB
tRSB
t2SMLATB
t2PKHTB
t2SMLALTB
t2SMULTB
t2SXTB
tSXTB
t2UXTB
tUXTB
t2QDSUB
G_FSUB
t2QSUB
G_SUB
t2SMLAWB
t2SMULWB
t2LDAEXB
t2STLEXB
t2LDREXB
t2STREXB
SHA1C
tSBC
tADC
t2BFC
tBIC
G_INTRINSIC
AESIMC
t2SMC
AESMC
G_FPTRUNC
G_TRUNC
t2MRC
t2MRRC
MOVr_TC
t2HVC
tSVC
VMSR_FPEXC
VMRS_FPEXC
VNMLAD
t2SMLAD
VMLAD
VFMAD
VFNMAD
G_LOAD
VRINTAD
t2SMUAD
VSUBD
tPICADD
t2QDADD
G_FADD
t2QADD
G_ADD
VADDD
VSELGED
VCMPED
VNEGD
VCVTBHD
VTOSHD
VCVTTHD
VTOUHD
VMSR_FPSID
VMRS_FPSID
t2SMLALD
t2SMLSLD
VTOSLD
VNMULD
VMULD
VTOULD
VMINNMD
VMAXNMD
VRINTMD
G_AND
tAND
tSETEND
LIFETIME_END
tBRIND
G_BRCOND
VRINTND
tTAILJMPdND
VSHTOD
VUHTOD
VSITOD
VUITOD
VSLTOD
VULTOD
VCMPD
VRINTPD
VLD3d32_UPD
VST3d32_UPD
VLD4d32_UPD
VST4d32_UPD
VLD1LNd32_UPD
VST1LNd32_UPD
VLD2LNd32_UPD
VST2LNd32_UPD
VLD3LNd32_UPD
VST3LNd32_UPD
VLD4LNd32_UPD
VST4LNd32_UPD
VLD3DUPd32_UPD
VLD4DUPd32_UPD
VLD3q32_UPD
VST3q32_UPD
VLD4q32_UPD
VST4q32_UPD
VLD2LNq32_UPD
VST2LNq32_UPD
VLD3LNq32_UPD
VST3LNq32_UPD
VLD4LNq32_UPD
VST4LNq32_UPD
VLD3DUPq32_UPD
VLD4DUPq32_UPD
VLD3d16_UPD
VST3d16_UPD
VLD4d16_UPD
VST4d16_UPD
VLD1LNd16_UPD
VST1LNd16_UPD
VLD2LNd16_UPD
VST2LNd16_UPD
VLD3LNd16_UPD
VST3LNd16_UPD
VLD4LNd16_UPD
VST4LNd16_UPD
VLD3DUPd16_UPD
VLD4DUPd16_UPD
VLD3q16_UPD
VST3q16_UPD
VLD4q16_UPD
VST4q16_UPD
VLD2LNq16_UPD
VST2LNq16_UPD
VLD3LNq16_UPD
VST3LNq16_UPD
VLD4LNq16_UPD
VST4LNq16_UPD
VLD3DUPq16_UPD
VLD4DUPq16_UPD
VLD3d8_UPD
VST3d8_UPD
VLD4d8_UPD
VST4d8_UPD
VLD1LNd8_UPD
VST1LNd8_UPD
VLD2LNd8_UPD
VST2LNd8_UPD
VLD3LNd8_UPD
VST3LNd8_UPD
VLD4LNd8_UPD
VST4LNd8_UPD
VLD3DUPd8_UPD
VLD4DUPd8_UPD
VLD3q8_UPD
VST3q8_UPD
VLD4q8_UPD
VST4q8_UPD
VLD3DUPq8_UPD
VLD4DUPq8_UPD
RFEDA_UPD
sysLDMDA_UPD
sysSTMDA_UPD
SRSDA_UPD
VLDMDIA_UPD
VSTMDIA_UPD
RFEIA_UPD
t2LDMIA_UPD
sysLDMIA_UPD
tLDMIA_UPD
t2STMIA_UPD
sysSTMIA_UPD
tSTMIA_UPD
VLDMSIA_UPD
VSTMSIA_UPD
t2SRSIA_UPD
FLDMXIA_UPD
FSTMXIA_UPD
VLDMDDB_UPD
VSTMDDB_UPD
RFEDB_UPD
t2LDMDB_UPD
sysLDMDB_UPD
t2STMDB_UPD
sysSTMDB_UPD
VLDMSDB_UPD
VSTMSDB_UPD
t2SRSDB_UPD
FLDMXDB_UPD
FSTMXDB_UPD
RFEIB_UPD
sysLDMIB_UPD
sysSTMIB_UPD
SRSIB_UPD
VLD3d32Pseudo_UPD
VST3d32Pseudo_UPD
VLD4d32Pseudo_UPD
VST4d32Pseudo_UPD
VLD2LNd32Pseudo_UPD
VST2LNd32Pseudo_UPD
VLD3LNd32Pseudo_UPD
VST3LNd32Pseudo_UPD
VLD4LNd32Pseudo_UPD
VST4LNd32Pseudo_UPD
VLD3DUPd32Pseudo_UPD
VLD4DUPd32Pseudo_UPD
VLD3q32Pseudo_UPD
VST3q32Pseudo_UPD
VLD4q32Pseudo_UPD
VST4q32Pseudo_UPD
VLD1LNq32Pseudo_UPD
VST1LNq32Pseudo_UPD
VLD2LNq32Pseudo_UPD
VST2LNq32Pseudo_UPD
VLD3LNq32Pseudo_UPD
VST3LNq32Pseudo_UPD
VLD4LNq32Pseudo_UPD
VST4LNq32Pseudo_UPD
VLD3d16Pseudo_UPD
VST3d16Pseudo_UPD
VLD4d16Pseudo_UPD
VST4d16Pseudo_UPD
VLD2LNd16Pseudo_UPD
VST2LNd16Pseudo_UPD
VLD3LNd16Pseudo_UPD
VST3LNd16Pseudo_UPD
VLD4LNd16Pseudo_UPD
VST4LNd16Pseudo_UPD
VLD3DUPd16Pseudo_UPD
VLD4DUPd16Pseudo_UPD
VLD3q16Pseudo_UPD
VST3q16Pseudo_UPD
VLD4q16Pseudo_UPD
VST4q16Pseudo_UPD
VLD1LNq16Pseudo_UPD
VST1LNq16Pseudo_UPD
VLD2LNq16Pseudo_UPD
VST2LNq16Pseudo_UPD
VLD3LNq16Pseudo_UPD
VST3LNq16Pseudo_UPD
VLD4LNq16Pseudo_UPD
VST4LNq16Pseudo_UPD
VLD3d8Pseudo_UPD
VST3d8Pseudo_UPD
VLD4d8Pseudo_UPD
VST4d8Pseudo_UPD
VLD2LNd8Pseudo_UPD
VST2LNd8Pseudo_UPD
VLD3LNd8Pseudo_UPD
VST3LNd8Pseudo_UPD
VLD4LNd8Pseudo_UPD
VST4LNd8Pseudo_UPD
VLD3DUPd8Pseudo_UPD
VLD4DUPd8Pseudo_UPD
VLD3q8Pseudo_UPD
VST3q8Pseudo_UPD
VLD4q8Pseudo_UPD
VST4q8Pseudo_UPD
VLD1LNq8Pseudo_UPD
VST1LNq8Pseudo_UPD
VLD3q32oddPseudo_UPD
VST3q32oddPseudo_UPD
VLD4q32oddPseudo_UPD
VST4q32oddPseudo_UPD
VLD3q16oddPseudo_UPD
VST3q16oddPseudo_UPD
VLD4q16oddPseudo_UPD
VST4q16oddPseudo_UPD
VLD3q8oddPseudo_UPD
VST3q8oddPseudo_UPD
VLD4q8oddPseudo_UPD
VST4q8oddPseudo_UPD
VSELEQD
LOAD_STACK_GUARD
VLDRD
VTOSIRD
VTOUIRD
VMOVRRD
VRINTRD
VSTRD
VCVTASD
VABSD
AESD
VNMLSD
t2SMLSD
VMLSD
VFMSD
VFNMSD
VCVTMSD
VCVTNSD
VCVTPSD
VCVTSD
t2SMUSD
VSELVSD
VSELGTD
VSQRTD
FCONSTD
VCVTAUD
VCVTMUD
VCVTNUD
VCVTPUD
VDIVD
VMOVD
t2LDAEXD
t2STLEXD
t2LDREXD
t2STREXD
VRINTXD
VCMPEZD
VTOSIZD
VTOUIZD
VCMPZD
VRINTZD
G_USUBE
SPACE
REG_SEQUENCE
G_UADDE
BUNDLE
LOCAL_ESCAPE
G_STORE
t2LDC2_PRE
t2STC2_PRE
t2LDRB_PRE
t2STRB_PRE
t2LDRSB_PRE
t2LDC_PRE
t2STC_PRE
t2LDRD_PRE
t2STRD_PRE
t2LDRH_PRE
t2STRH_PRE
t2LDRSH_PRE
t2LDC2L_PRE
t2STC2L_PRE
t2LDCL_PRE
t2STCL_PRE
t2LDR_PRE
t2STR_PRE
AESE
DBG_VALUE
G_GLOBAL_VALUE
t2UDF
tUDF
IMPLICIT_DEF
t2DBG
G_FNEG
EXTRACT_SUBREG
INSERT_SUBREG
LDRB_PRE_REG
STRB_PRE_REG
LDR_PRE_REG
STR_PRE_REG
SUBREG_TO_REG
LDRB_POST_REG
STRB_POST_REG
LDR_POST_REG
STR_POST_REG
LDRBT_POST_REG
STRBT_POST_REG
LDRT_POST_REG
STRT_POST_REG
G_VAARG
t2SG
SHA1H
t2CRC32H
SHA256H
t2LDAH
VNMLAH
VMLAH
VFMAH
VFNMAH
VRINTAH
t2SXTAH
t2UXTAH
t2TBH
JUMPTABLE_TBH
VSUBH
t2CRC32CH
VCVTBDH
VADDH
VCVTTDH
VSELGEH
VCMPEH
VNEGH
VTOSHH
VTOUHH
VTOSLH
t2STLH
VNMULH
G_SMULH
G_UMULH
VMULH
VTOULH
VMINNMH
VMAXNMH
VRINTMH
VRINTNH
VSHTOH
VUHTOH
VSITOH
VUITOH
VSLTOH
VULTOH
VCMPH
VRINTPH
VSELEQH
PICLDRH
VLDRH
VTOSIRH
VTOUIRH
VRINTRH
PICSTRH
VSTRH
VMOVRH
VCVTASH
VABSH
VCVTBSH
VNMLSH
VMLSH
VFMSH
VFNMSH
VCVTMSH
VINSH
VCVTNSH
VCVTPSH
PICLDRSH
tLDRSH
VCVTTSH
tPUSH
t2REVSH
tREVSH
VSELVSH
VSELGTH
VSQRTH
FCONSTH
t2SXTH
tSXTH
t2UXTH
tUXTH
VCVTAUH
VCVTMUH
VCVTNUH
VCVTPUH
VDIVH
VMOVH
t2LDAEXH
t2STLEXH
t2LDREXH
t2STREXH
VRINTXH
VCMPEZH
VTOSIZH
VTOUIZH
VCMPZH
VRINTZH
t2BFI
G_FPTOSI
G_FPTOUI
t2BXJ
WIN__DBZCHK
G_PTR_MASK
WIN__CHKSTK
t2UMAAL
t2SMLAL
t2UMLAL
GC_LABEL
EH_LABEL
t2SEL
G_SHL
BMOVPCB_CALL
PATCHABLE_TAIL_CALL
tBX_CALL
BMOVPCRX_CALL
KILL
t2SMULL
t2UMULL
t2STL
t2MUL
G_FMUL
t2SMMUL
G_MUL
tMUL
SHA1M
VLLDM
G_FREM
G_SREM
G_UREM
LDRB_PRE_IMM
STRB_PRE_IMM
LDR_PRE_IMM
STR_PRE_IMM
LDRB_POST_IMM
STRB_POST_IMM
LDR_POST_IMM
STR_POST_IMM
LDRBT_POST_IMM
STRBT_POST_IMM
LDRT_POST_IMM
STRT_POST_IMM
INLINEASM
VLSTM
t2MSR_M
t2MRS_M
t2SETPAN
CFI_INSTRUCTION
t2LDC2_OPTION
t2STC2_OPTION
t2LDC_OPTION
t2STC_OPTION
t2LDC2L_OPTION
t2STC2L_OPTION
t2LDCL_OPTION
t2STCL_OPTION
tMVN
tADJCALLSTACKDOWN
G_SSUBO
G_SADDO
G_SMULO
G_UMULO
SHA1P
STACKMAP
tTRAP
t2CDP
G_GEP
G_SITOFP
G_UITOFP
G_FCMP
G_ICMP
VNOP
tPOP
FAULTING_LOAD_OP
PATCHABLE_OP
tADDrSP
tADJCALLSTACKUP
VLD1d32Q
VST1d32Q
VLD1d64Q
VST1d64Q
VLD1d16Q
VST1d16Q
VLD1d8Q
VST1d8Q
t2SMMLAR
t2MSR_AR
t2MRS_AR
t2MRSsys_AR
G_BR
t2MCR
t2ADR
tADR
PICLDR
PATCHABLE_FUNCTION_ENTER
G_ASHR
G_LSHR
VMOVHR
MOVPCLR
t2SMMULR
t2SUBS_PC_LR
tEOR
tROR
G_XOR
G_OR
t2MCRR
VMOVDRR
tORR
VMOVSRR
t2SMMLSR
VMSR
VMOVSR
G_INTTOPTR
PICSTR
VNMLAS
VMLAS
VFMAS
VFNMAS
VRINTAS
t2ABS
VSUBS
VADDS
VCVTDS
VSELGES
VCMPES
G_UNMERGE_VALUES
G_MERGE_VALUES
VNEGS
VCVTBHS
VTOSHS
VCVTTHS
VTOUHS
t2MLS
t2SMMLS
VTOSLS
VNMULS
VMULS
VTOULS
VMINNMS
VMAXNMS
VRINTMS
VRINTNS
tBXNS
VSHTOS
VUHTOS
VSITOS
VUITOS
VSLTOS
VULTOS
tCPS
VCMPS
VRINTPS
VSELEQS
JUMPTABLE_ADDRS
VLDRS
VTOSIRS
VTOUIRS
VMRS
VMOVRRS
VRINTRS
VSTRS
VMOVRS
COPY_TO_REGCLASS
VCVTASS
VABSS
VNMLSS
VMLSS
VFMSS
VFNMSS
VCVTMSS
VCVTNSS
VCVTPSS
VSELVSS
G_INTRINSIC_W_SIDE_EFFECTS
VSELGTS
VSQRTS
JUMPTABLE_INSTS
FCONSTS
VCVTAUS
VCVTMUS
VCVTNUS
VCVTPUS
VDIVS
VMOVS
VRINTXS
VCMPEZS
VTOSIZS
VTOUIZS
VCMPZS
VRINTZS
VLD1d32T
VST1d32T
VLD1d64T
VST1d64T
VLD1d16T
VST1d16T
VLD1d8T
VST1d8T
t2SSAT
t2USAT
FMSTAT
t2TTAT
t2SMLABT
t2PKHBT
t2SMLALBT
t2SMULBT
t2LDRBT
t2STRBT
t2LDRSBT
G_EXTRACT
G_SELECT
G_BRINDIRECT
ERET
t2LDMIA_RET
PATCHABLE_RET
tPOP_RET
tBX_RET
t2LDC2_OFFSET
t2STC2_OFFSET
t2LDC_OFFSET
t2STC_OFFSET
t2LDC2L_OFFSET
t2STC2L_OFFSET
t2LDCL_OFFSET
t2STCL_OFFSET
t2LDRHT
t2STRHT
t2LDRSHT
t2IT
t2RBIT
PATCHABLE_FUNCTION_EXIT
t2TBB_JT
tTBB_JT
t2TBH_JT
tTBH_JT
t2BR_JT
t2LEApcrelJT
tLEApcrelJT
G_EXTRACT_VECTOR_ELT
G_INSERT_VECTOR_ELT
tHLT
G_FCONSTANT
G_CONSTANT
t2HINT
tHINT
STATEPOINT
PATCHPOINT
G_PTRTOINT
tBKPT
G_VASTART
LIFETIME_START
t2LDRT
G_INSERT
t2STRT
G_BITCAST
VMSR_FPINST
VMRS_FPINST
t2LDC2_POST
t2STC2_POST
t2LDRB_POST
t2STRB_POST
t2LDRSB_POST
t2LDC_POST
t2STC_POST
t2LDRD_POST
t2STRD_POST
t2LDRH_POST
t2STRH_POST
t2LDRSH_POST
t2LDC2L_POST
t2STC2L_POST
t2LDCL_POST
t2STCL_POST
t2LDR_POST
t2STR_POST
LDRBT_POST
STRBT_POST
LDRT_POST
STRT_POST
tTST
t2TT
t2SMLATT
t2SMLALTT
t2SMULTT
t2TTT
t2SMLAWT
t2SMULWT
G_FPEXT
G_SEXT
G_ANYEXT
G_ZEXT
t2REV
tREV
G_FDIV
t2SDIV
G_SDIV
t2UDIV
G_UDIV
t2CRC32W
t2RFEIAW
t2RFEDBW
t2CRC32CW
G_FPOW
t2SHSAX
t2UHSAX
t2QSAX
t2UQSAX
t2SSAX
t2USAX
t2SMLADX
t2SMUADX
t2SMLALDX
t2SMLSLDX
t2SMLSDX
t2SMUSDX
t2LDAEX
G_FRAME_INDEX
t2STLEX
t2LDREX
t2CLREX
t2STREX
t2SBFX
t2UBFX
MOVPCRX
t2RRX
t2SHASX
t2UHASX
t2QASX
t2UQASX
t2SASX
t2UASX
MEMCPY
COPY
CONSTPOOL_ENTRY
tCBZ
t2CLZ
tCBNZ
t2Bcc
tBcc
VMOVDcc
VMOVScc
t2LDRpci_pic
tLDRpci_pic
VDUPLN32d
VDUP32d
VNEGs32d
VDUPLN16d
VDUP16d
VNEGs16d
VDUPLN8d
VDUP8d
VNEGs8d
VBICd
VANDd
VRECPEd
VRSQRTEd
VBIFd
VBSLd
VORNd
VMVNd
tTAILJMPd
VSWPd
VEORd
VORRd
VBITd
VCNTd
BR_JTadd
t2MSRbanked
t2MRSbanked
BL_pred
BX_pred
BLX_pred
VLD2q32PseudoWB_fixed
VST2q32PseudoWB_fixed
VLD2q16PseudoWB_fixed
VST2q16PseudoWB_fixed
VLD2q8PseudoWB_fixed
VST2q8PseudoWB_fixed
VLD1d64QPseudoWB_fixed
VST1d64QPseudoWB_fixed
VLD1d64TPseudoWB_fixed
VST1d64TPseudoWB_fixed
VLD2b32wb_fixed
VST2b32wb_fixed
VLD1d32wb_fixed
VST1d32wb_fixed
VLD2d32wb_fixed
VST2d32wb_fixed
VLD1DUPd32wb_fixed
VLD2DUPd32wb_fixed
VLD1q32wb_fixed
VST1q32wb_fixed
VLD2q32wb_fixed
VST2q32wb_fixed
VLD1DUPq32wb_fixed
VLD2DUPd32x2wb_fixed
VLD2DUPd16x2wb_fixed
VLD2DUPd8x2wb_fixed
VLD1d64wb_fixed
VST1d64wb_fixed
VLD1q64wb_fixed
VST1q64wb_fixed
VLD2b16wb_fixed
VST2b16wb_fixed
VLD1d16wb_fixed
VST1d16wb_fixed
VLD2d16wb_fixed
VST2d16wb_fixed
VLD1DUPd16wb_fixed
VLD2DUPd16wb_fixed
VLD1q16wb_fixed
VST1q16wb_fixed
VLD2q16wb_fixed
VST2q16wb_fixed
VLD1DUPq16wb_fixed
VLD2b8wb_fixed
VST2b8wb_fixed
VLD1d8wb_fixed
VST1d8wb_fixed
VLD2d8wb_fixed
VST2d8wb_fixed
VLD1DUPd8wb_fixed
VLD2DUPd8wb_fixed
VLD1q8wb_fixed
VST1q8wb_fixed
VLD2q8wb_fixed
VST2q8wb_fixed
VLD1DUPq8wb_fixed
VLD1d32Qwb_fixed
VST1d32Qwb_fixed
VLD1d64Qwb_fixed
VST1d64Qwb_fixed
VLD1d16Qwb_fixed
VST1d16Qwb_fixed
VLD1d8Qwb_fixed
VST1d8Qwb_fixed
VLD1d32Twb_fixed
VST1d32Twb_fixed
VLD1d64Twb_fixed
VST1d64Twb_fixed
VLD1d16Twb_fixed
VST1d16Twb_fixed
VLD1d8Twb_fixed
VST1d8Twb_fixed
VCVTs2fd
VCVTxs2fd
VCVTu2fd
VCVTxu2fd
VMLAfd
VFMAfd
VSUBfd
VABDfd
VADDfd
VACGEfd
VCGEfd
VRECPEfd
VRSQRTEfd
VNEGfd
VMULfd
VMINfd
VCEQfd
VABSfd
VMLSfd
VFMSfd
VRECPSfd
VRSQRTSfd
VACGTfd
VCGTfd
VMAXfd
VMLAslfd
VMULslfd
VMLSslfd
VCVTs2hd
VCVTxs2hd
VCVTu2hd
VCVTxu2hd
VMLAhd
VFMAhd
VSUBhd
VABDhd
VADDhd
VACGEhd
VCGEhd
VRECPEhd
VRSQRTEhd
VNEGhd
VMULhd
VMINhd
VCEQhd
VABShd
VMLShd
VFMShd
VRECPShd
VRSQRTShd
VACGThd
VCGThd
VMAXhd
VMLAslhd
VMULslhd
VMLSslhd
VMULpd
VCVTf2sd
VCVTh2sd
VCVTf2xsd
VCVTh2xsd
VCVTf2ud
VCVTh2ud
VCVTf2xud
VCVTh2xud
tADDframe
VCVTh2f
VPADDf
VRINTANDf
VMINNMNDf
VMAXNMNDf
VRINTMNDf
VRINTNNDf
VRINTPNDf
VRINTXNDf
VRINTZNDf
VCVTANSDf
VCVTMNSDf
VCVTNNSDf
VCVTPNSDf
VCVTANUDf
VCVTMNUDf
VCVTNNUDf
VCVTPNUDf
VPMINf
VRINTANQf
VMINNMNQf
VMAXNMNQf
VRINTMNQf
VRINTNNQf
VRINTPNQf
VRINTXNQf
VRINTZNQf
VCVTANSQf
VCVTMNSQf
VCVTNNSQf
VCVTPNSQf
VCVTANUQf
VCVTMNUQf
VCVTNNUQf
VCVTPNUQf
VPMAXf
t2MOVsra_flag
t2MOVsrl_flag
tBX_RET_vararg
VCVTf2h
VPADDh
VRINTANDh
VMINNMNDh
VMAXNMNDh
VRINTMNDh
VRINTNNDh
VRINTPNDh
VRINTXNDh
VRINTZNDh
VCVTANSDh
VCVTMNSDh
VCVTNNSDh
VCVTPNSDh
VCVTANUDh
VCVTMNUDh
VCVTNNUDh
VCVTPNUDh
VPMINh
VRINTANQh
VMINNMNQh
VMAXNMNQh
VRINTMNQh
VRINTNNQh
VRINTPNQh
VRINTXNQh
VRINTZNQh
VCVTANSQh
VCVTMNSQh
VCVTNNSQh
VCVTPNSQh
VCVTANUQh
VCVTMNUQh
VCVTNNUQh
VCVTPNUQh
VPMAXh
Int_eh_sjlj_setup_dispatch
tLDRBi
tSTRBi
t2MVNCCi
t2MOVCCi
tLDRHi
tSTRHi
LSLi
t2MVNi
tADDrSPi
tLDRi
RORi
ASRi
LSRi
MSRi
tSTRi
LDRSBTi
LDRHTi
STRHTi
LDRSHTi
t2MOVi
tBLXi
RRXi
t2LDRBpci
t2LDRSBpci
t2PLDpci
t2LDRHpci
t2LDRSHpci
t2PLIpci
t2LDRpci
tLDRpci
TCRETURNdi
tSUBspi
tADDspi
tLDRspi
tSTRspi
t2RSBri
t2SUBri
t2SBCri
t2ADCri
t2BICri
RSCri
t2ADDri
t2ANDri
t2LSLri
tLSLri
t2CMNri
t2ORNri
TCRETURNri
t2CMPri
t2TEQri
t2EORri
t2RORri
t2ORRri
t2ASRri
tASRri
t2LSRri
tLSRri
t2RSBSri
t2SUBSri
t2ADDSri
t2TSTri
MOVCCsi
MVNsi
t2MOVSsi
t2MOVsi
RSBrsi
SUBrsi
SBCrsi
ADCrsi
BICrsi
RSCrsi
ADDrsi
ANDrsi
CMPrsi
TEQrsi
EORrsi
ORRrsi
RSBSrsi
SUBSrsi
ADDSrsi
TSTrsi
CMNzrsi
TRAPNaCl
t2LEApcrel
tLEApcrel
t2LDRBpcrel
t2LDRSBpcrel
t2LDRHpcrel
t2LDRSHpcrel
t2LDRpcrel
t2MOVTi16_ga_pcrel
t2MOVi16_ga_pcrel
tLDRLIT_ga_pcrel
t2MOV_ga_pcrel
t2LDRConstPool
tLDRConstPool
t2MOVCClsl
BR_JTm
t2MOVCCi32imm
t2MOVi32imm
ITasm
VLD3d32Pseudo
VST3d32Pseudo
VLD4d32Pseudo
VST4d32Pseudo
VLD2LNd32Pseudo
VST2LNd32Pseudo
VLD3LNd32Pseudo
VST3LNd32Pseudo
VLD4LNd32Pseudo
VST4LNd32Pseudo
VLD3DUPd32Pseudo
VLD4DUPd32Pseudo
VLD2q32Pseudo
VST2q32Pseudo
VLD1LNq32Pseudo
VST1LNq32Pseudo
VLD2LNq32Pseudo
VST2LNq32Pseudo
VLD3LNq32Pseudo
VST3LNq32Pseudo
VLD4LNq32Pseudo
VST4LNq32Pseudo
VTBL3Pseudo
VTBX3Pseudo
VTBL4Pseudo
VTBX4Pseudo
VLD3d16Pseudo
VST3d16Pseudo
VLD4d16Pseudo
VST4d16Pseudo
VLD2LNd16Pseudo
VST2LNd16Pseudo
VLD3LNd16Pseudo
VST3LNd16Pseudo
VLD4LNd16Pseudo
VST4LNd16Pseudo
VLD3DUPd16Pseudo
VLD4DUPd16Pseudo
VLD2q16Pseudo
VST2q16Pseudo
VLD1LNq16Pseudo
VST1LNq16Pseudo
VLD2LNq16Pseudo
VST2LNq16Pseudo
VLD3LNq16Pseudo
VST3LNq16Pseudo
VLD4LNq16Pseudo
VST4LNq16Pseudo
VLD3d8Pseudo
VST3d8Pseudo
VLD4d8Pseudo
VST4d8Pseudo
VLD2LNd8Pseudo
VST2LNd8Pseudo
VLD3LNd8Pseudo
VST3LNd8Pseudo
VLD4LNd8Pseudo
VST4LNd8Pseudo
VLD3DUPd8Pseudo
VLD4DUPd8Pseudo
VLD2q8Pseudo
VST2q8Pseudo
VLD1LNq8Pseudo
VST1LNq8Pseudo
VLD1d64QPseudo
VST1d64QPseudo
VLD1d64TPseudo
VST1d64TPseudo
VLD3q32oddPseudo
VST3q32oddPseudo
VLD4q32oddPseudo
VST4q32oddPseudo
VLD3q16oddPseudo
VST3q16oddPseudo
VLD4q16oddPseudo
VST4q16oddPseudo
VLD3q8oddPseudo
VST3q8oddPseudo
VLD4q8oddPseudo
VST4q8oddPseudo
tMOVCCr_pseudo
t2CPS1p
t2CPS2p
t2CPS3p
LDRcp
t2Int_eh_sjlj_setjmp_nofp
tInt_WIN_eh_sjlj_longjmp
tInt_eh_sjlj_longjmp
t2Int_eh_sjlj_setjmp
tInt_eh_sjlj_setjmp
Int_eh_sjlj_dispatchsetup
VDUPLN32q
VDUP32q
VNEGf32q
VNEGs32q
VDUPLN16q
VDUP16q
VNEGs16q
VDUPLN8q
VDUP8q
VNEGs8q
VBICq
VANDq
VRECPEq
VRSQRTEq
VBIFq
VBSLq
VORNq
VMVNq
VSWPq
VEORq
VORRq
VBITq
VCNTq
VCVTs2fq
VCVTxs2fq
VCVTu2fq
VCVTxu2fq
VMLAfq
VFMAfq
VSUBfq
VABDfq
VADDfq
VACGEfq
VCGEfq
VRECPEfq
VRSQRTEfq
VMULfq
VMINfq
VCEQfq
VABSfq
VMLSfq
VFMSfq
VRECPSfq
VRSQRTSfq
VACGTfq
VCGTfq
VMAXfq
VMLAslfq
VMULslfq
VMLSslfq
VCVTs2hq
VCVTxs2hq
VCVTu2hq
VCVTxu2hq
VMLAhq
VFMAhq
VSUBhq
VABDhq
VADDhq
VACGEhq
VCGEhq
VRECPEhq
VRSQRTEhq
VNEGhq
VMULhq
VMINhq
VCEQhq
VABShq
VMLShq
VFMShq
VRECPShq
VRSQRTShq
VACGThq
VCGThq
VMAXhq
VMLAslhq
VMULslhq
VMLSslhq
VMULpq
VCVTf2sq
VCVTh2sq
VCVTf2xsq
VCVTh2xsq
VCVTf2uq
VCVTh2uq
VCVTf2xuq
VCVTh2xuq
tLDRBr
tSTRBr
t2MOVCCr
tLDRHr
tSTRHr
LSLr
t2MVNr
tCMPr
tTAILJMPr
tLDRr
RORr
ASRr
LSRr
tSTRr
tBLXNSr
tMOVSr
LDRSBTr
LDRHTr
STRHTr
LDRSHTr
tBR_JTr
t2MOVr
tMOVr
tBLXr
tBfar
LDRLIT_ga_pcrel_ldr
MOV_ga_pcrel_ldr
CompilerBarrier
VLD2q32PseudoWB_register
VST2q32PseudoWB_register
VLD2q16PseudoWB_register
VST2q16PseudoWB_register
VLD2q8PseudoWB_register
VST2q8PseudoWB_register
VLD1d64QPseudoWB_register
VST1d64QPseudoWB_register
VLD1d64TPseudoWB_register
VST1d64TPseudoWB_register
VLD2b32wb_register
VST2b32wb_register
VLD1d32wb_register
VST1d32wb_register
VLD2d32wb_register
VST2d32wb_register
VLD1DUPd32wb_register
VLD2DUPd32wb_register
VLD1q32wb_register
VST1q32wb_register
VLD2q32wb_register
VST2q32wb_register
VLD1DUPq32wb_register
VLD2DUPd32x2wb_register
VLD2DUPd16x2wb_register
VLD2DUPd8x2wb_register
VLD1d64wb_register
VST1d64wb_register
VLD1q64wb_register
VST1q64wb_register
VLD2b16wb_register
VST2b16wb_register
VLD1d16wb_register
VST1d16wb_register
VLD2d16wb_register
VST2d16wb_register
VLD1DUPd16wb_register
VLD2DUPd16wb_register
VLD1q16wb_register
VST1q16wb_register
VLD2q16wb_register
VST2q16wb_register
VLD1DUPq16wb_register
VLD2b8wb_register
VST2b8wb_register
VLD1d8wb_register
VST1d8wb_register
VLD2d8wb_register
VST2d8wb_register
VLD1DUPd8wb_register
VLD2DUPd8wb_register
VLD1q8wb_register
VST1q8wb_register
VLD2q8wb_register
VST2q8wb_register
VLD1DUPq8wb_register
VLD1d32Qwb_register
VST1d32Qwb_register
VLD1d64Qwb_register
VST1d64Qwb_register
VLD1d16Qwb_register
VST1d16Qwb_register
VLD1d8Qwb_register
VST1d8Qwb_register
VLD1d32Twb_register
VST1d32Twb_register
VLD1d64Twb_register
VST1d64Twb_register
VLD1d16Twb_register
VST1d16Twb_register
VLD1d8Twb_register
VST1d8Twb_register
tCMPhir
t2MOVCCror
tADDspr
t2RSBrr
t2SUBrr
tSUBrr
t2SBCrr
t2ADCrr
t2BICrr
RSCrr
t2ADDrr
tADDrr
t2ANDrr
t2LSLrr
tLSLrr
t2ORNrr
t2CMPrr
t2TEQrr
t2EORrr
t2RORrr
t2ORRrr
t2ASRrr
tASRrr
t2LSRrr
tLSRrr
t2SUBSrr
t2ADDSrr
t2TSTrr
tADDhirr
t2CMNzrr
MOVCCsr
MVNsr
t2MOVSsr
t2MOVsr
t2MOVCCasr
t2MOVCClsr
RSBrsr
SUBrsr
SBCrsr
ADCrsr
BICrsr
RSCrsr
ADDrsr
ANDrsr
CMPrsr
TEQrsr
EORrsr
ORRrsr
RSBSrsr
SUBSrsr
ADDSrsr
TSTrsr
CMNzrsr
t2LDRBs
t2STRBs
t2LDRSBs
t2PLDs
t2LDRHs
t2STRHs
t2LDRSHs
t2PLIs
t2MVNs
t2LDRs
t2STRs
t2PLDWs
tLDRLIT_ga_abs
LDRBrs
STRBrs
t2RSBrs
t2SUBrs
t2SBCrs
t2ADCrs
t2BICrs
t2ADDrs
PLDrs
t2ANDrs
PLIrs
t2ORNrs
t2CMPrs
t2TEQrs
LDRrs
t2EORrs
t2ORRrs
STRrs
t2RSBSrs
t2SUBSrs
t2ADDSrs
t2TSTrs
PLDWrs
t2CMNzrs
MRSsys
tTPsoft
t2STRB_preidx
t2STRH_preidx
t2STR_preidx
STRBi_preidx
STRi_preidx
STRBr_preidx
STRr_preidx
tLDR_postidx
tCMNz
D4_D6_D8_D10
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D14_D16_D18_D20
D17_D18_D19_D20
D24_D26_D28_D30
D27_D28_D29_D30
mvfr0
D9_D10_D11
D5_D7_D9_D11
Q8_Q9_Q10_Q11
R10_R11
D19_D20_D21
D15_D17_D19_D21
D29_D30_D31
D25_D27_D29_D31
Q0_Q1
R0_R1
mvfr1
D6_D8_D10_D12
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D16_D18_D20_D22
D19_D20_D21_D22
D0_D2
D0_D1_D2
Q1_Q2
mvfr2
fpinst2
D7_D9_D11_D13
D11_D12_D13
Q10_Q11_Q12_Q13
D17_D19_D21_D23
D21_D22_D23
D1_D3
D1_D2_D3
Q0_Q1_Q2_Q3
R2_R3
D8_D10_D12_D14
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D18_D20_D22_D24
D21_D22_D23_D24
D0_D2_D4
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D9_D11_D13_D15
D13_D14_D15
Q12_Q13_Q14_Q15
D19_D21_D23_D25
D23_D24_D25
D1_D3_D5
D3_D4_D5
Q2_Q3_Q4_Q5
R4_R5
D10_D12_D14_D16
D13_D14_D15_D16
D20_D22_D24_D26
D23_D24_D25_D26
D0_D2_D4_D6
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D11_D13_D15_D17
D15_D16_D17
D21_D23_D25_D27
D25_D26_D27
D1_D3_D5_D7
D5_D6_D7
Q4_Q5_Q6_Q7
R6_R7
D12_D14_D16_D18
D15_D16_D17_D18
D22_D24_D26_D28
D25_D26_D27_D28
D2_D4_D6_D8
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D13_D15_D17_D19
D17_D18_D19
D23_D25_D27_D29
D27_D28_D29
D3_D5_D7_D9
D7_D8_D9
Q6_Q7_Q8_Q9
R8_R9
R12_SP
fpexc
fpsid
itstate
fpscr
apsr
cpsr
spsr
fpinst
fpscr_nzcv
apsr_nzcv
7N,B7N(B7N*B7N(B7N*B7N,B
B`H0
BQm"BQm$B
W@DfL[DfN[Df.[DfL
W@DfL\DfN\Df.\DfL
DfL]DfN]Df.]DfL
W@[fL^[fN^[f.^[fL
W@[fL_[fN_[f._[fL
[fL`[fN`[f.`[fL
[vL [vN [v. 
J$B|K&B|K(B|K*B
AEj$AEj AEj"AEj AEj"AEj$A
hKdBhK
BuKdBuK
BuKfBuK BuK"B
mI BmI
mI BHl
zI BzI
zI B^l
W!?vL
U!?vL
?fL.?vL/?
M0?fN.?vN/?
O0?f..?v./?
/0?fL+?vL,?
M-?fN+?vN,?
O-?f.+?v.,?
/-?fL#
?vL$?
M%?fN#
?vN$?
O%?f.#
?v.$?
W!OvL
U!OvL
W!OfL
OfL]OfN]Of.]OfL
W!`vL
U!`vL
W!`fL
`fL``fN``f.``fL
`vL `vN `v. 
m>FR{L
sha1su0.32
sha256su0.32
sha1su1.32
sha256su1.32
sha256h2.32
sha1c.32
sha1h.32
sha256h.32
sha1m.32
sha1p.32
vcvta.s32.f32
vcvtm.s32.f32
vcvtn.s32.f32
vcvtp.s32.f32
vcvta.u32.f32
vcvtm.u32.f32
vcvtn.u32.f32
vcvtp.u32.f32
vrinta.f32
vselge.f32
vminnm.f32
vmaxnm.f32
vrintm.f32
vrintn.f32
vrintp.f32
vseleq.f32
vselvs.f32
vselgt.f32
vrintx.f32
vrintz.f32
ldc2
mrc2
mrrc2
stc2
cdp2
mcr2
mcrr2
vcvta.s32.f64
vcvtm.s32.f64
vcvtn.s32.f64
vcvtp.s32.f64
vcvta.u32.f64
vcvtm.u32.f64
vcvtn.u32.f64
vcvtp.u32.f64
vrinta.f64
vselge.f64
vminnm.f64
vmaxnm.f64
vrintm.f64
vrintn.f64
vrintp.f64
vseleq.f64
vselvs.f64
vselgt.f64
vmull.p64
vcvta.s32.f16
vcvtm.s32.f16
vcvtn.s32.f16
vcvtp.s32.f16
vcvta.u32.f16
vcvtm.u32.f16
vcvtn.u32.f16
vcvtp.u32.f16
vcvta.s16.f16
vcvtm.s16.f16
vcvtn.s16.f16
vcvtp.s16.f16
vcvta.u16.f16
vcvtm.u16.f16
vcvtn.u16.f16
vcvtp.u16.f16
vrinta.f16
vselge.f16
vminnm.f16
vmaxnm.f16
vrintm.f16
vrintn.f16
vrintp.f16
vseleq.f16
vins.f16
vselvs.f16
vselgt.f16
vrintx.f16
vmovx.f16
vrintz.f16
aesimc.8
aesmc.8
aesd.8
aese.8
rfeda
rfeia
crc32b
crc32cb
rfedb
rfeib
setend
crc32h
crc32ch
ldc2l
stc2l
setpan
movs
bkpt
hvc.w
udf.w
crc32w
crc32cw
pldw
cbnz
srsda
sp!, 
srsia
sp!, 
srsdb
sp!, 
srsib
sp!, 
srsda
sp, 
srsia
sp, 
srsdb
sp, 
srsib
sp, 
# XRay Function Patchable RET.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
__brkdiv0
vld1
dcps1
vst1
vrev32
ldc2
mrc2
mrrc2
stc2
vld2
cdp2
mcr2
mcrr2
dcps2
vst2
vld3
dcps3
vst3
vrev64
vld4
vst4
sxtab16
uxtab16
sxtb16
uxtb16
shsub16
uhsub16
uqsub16
ssub16
usub16
shadd16
uhadd16
uqadd16
sadd16
uadd16
ssat16
usat16
vrev16
usada8
shsub8
uhsub8
uqsub8
ssub8
usub8
usad8
shadd8
uhadd8
uqadd8
sadd8
uadd8
LIFETIME_END
BUNDLE
DBG_VALUE
@ COMPILER BARRIER
LIFETIME_START
vaba
ldmda
stmda
rfeia
vldmia
vstmia
srsia
smmla
vnmla
vmla
vfma
vfnma
vrsra
vsra
ldab
sxtab
uxtab
smlabb
smlalbb
smulbb
rfedb
vldmdb
vstmdb
srsdb
ldmib
stmib
stlb
swpb
ldrb
strb
ldrsb
smlatb
pkhtb
smlaltb
smultb
vcvtb
sxtb
uxtb
qdsub
vhsub
vqsub
vsub
smlawb
smulwb
ldaexb
stlexb
ldrexb
strexb
vbic
mrrc
smlad
smuad
vabd
qdadd
vrhadd
vhadd
vpadd
vqadd
vadd
smlald
smlsld
vand
ldrd
strd
smlsd
smusd
ldaexd
stlexd
ldrexd
strexd
vacge
vcge
vcle
vrecpe
vcmpe
vrsqrte
vbif
vqneg
vneg
ldah
vqrdmlah
sxtah
uxtah
stlh
vqdmulh
vqrdmulh
ldrh
strh
vqrdmlsh
ldrsh
push
revsh
sxth
uxth
ldaexh
stlexh
ldrexh
strexh
vsli
vsri
ldc2l
stc2l
umaal
vabal
vpadal
vqdmlal
smlal
umlal
vmlal
vtbl
vsubl
ldcl
stcl
vabdl
vpaddl
vaddl
vqshl
vqrshl
vrshl
vshl
vshll
vqdmull
smull
umull
vmull
vbsl
vqdmlsl
vmlsl
smmul
vnmul
vmul
vmovl
vlldm
vlstm
vrsubhn
vsubhn
vraddhn
vaddhn
vpmin
vmin
vqshrn
vqrshrn
vrshrn
vshrn
vorn
vtrn
vqshrun
vqrshrun
vqmovun
vmvn
vqmovn
vmovn
trap
vzip
vcmp
vdup
vswp
vuzp
vceq
smmlar
vldr
vrshr
vshr
smmulr
veor
mcrr
vorr
smmlsr
vmsr
vrintr
vstr
vcvtr
vqabs
vabs
subs
vcls
smmls
vnmls
vmls
vfms
vfnms
bxns
blxns
vrecps
vmrs
asrs
lsrs
vrsqrts
movs
ssat
usat
ttat
smlabt
pkhbt
smlalbt
smulbt
ldrbt
strbt
ldrsbt
eret
vacgt
vcgt
ldrht
strht
ldrsht
rbit
vbit
vclt
vcnt
hint
ldrt
vsqrt
strt
vtst
smlatt
smlaltt
smultt
vcvtt
vcvt
movt
smlawt
smulwt
vext
vqshlu
sdiv
udiv
vdiv
vmov
vsubw
vaddw
pldw
movw
fldmiax
fstmiax
vpmax
vmax
shsax
uhsax
uqsax
ssax
usax
fldmdbx
fstmdbx
vtbx
smladx
smuadx
smlaldx
smlsldx
smlsdx
smusdx
ldaex
stlex
ldrex
clrex
strex
sbfx
ubfx
shasx
uhasx
uqasx
sasx
uasx
vrintx
vclz
vrintz
&" A
&"!A
&"(A
&"'A
&" A
&"!A
&"(A
&"'A
<"<E
<"<E
<"<E
"8E!
"=E"
 I +
 I +
 I +
 M +
 M +
i+?"
#:El
$:Em
%:En
,:Eo
 3 +
 3 +
 4 +
 4 +
(! 5
.!'5
(! 5
.!'5
.+ "
.+ "
!  %
!' %
!5 %
!8 %
!( %
!! %
!9 %
!6 %
(! 5
.!'5
 88
 88
=!8E?
9!5E@
-1
  !+
 .+ "
  !+
 .+ "
 4.A
 4=A
 9;8
&8;5
 6;8
&5;5
 !98
 :E3
!:E9
':E1
(:E5
.:E/
-:E-
8:E1
9:E5
=:E/
<:E-
5:E3
6:E9
 '8
 '8
"!' 
'!( 
'!! 
'!. 
'!9 
'!= 
\6M*
\.W*
l6M*
lf 
r`*@
f@rY
.WrYf
bPbkp
f sY.W
sY!1$
f@tY.W)
.WtY
lf`dX#cdX.
6mdX?x
t94
dQX
t^f 
6-eX
`f`e
f@R`
BR`k`
\f@R\
BR\f
6MR\6
)NR\o
iXf`
{\f`
6MR`6
HMR`f
a)NR`
;NR`
f@*\
RA*\
6M*\6
)N*\f
.W*\
sb.7
.WR`f`
*\\a
XR`6m
^4#o
3w
YR`)n
#cd`f
CsD6
sD6m
S\\a
S\f@sX
CsX<
6MsX6
`6Ms
`)Ns
f@?Z
6M?Z!/
.W?Z9
r@ZH
xX6m
^)Ns
`f@|
^\f@!
`LkZ
f@s\
\f #
b6Ms\
)Ns\f
X.Ws\
Xs\)
 b.7
\f@I
 7wZ`6
xZ`6M
S`f`
b7Y?
f@s`
mf@)
Bs`%
Cs`6M;
x`f@
f@*X
6M*X
.W*Xf`*
+X)'
m6Ms`\
HMs`f
m)Ns`_
ch]
Yf@@YP
J@Y6M@Y
.Ws`
dWs`f
f@*X.
6M*X
Xs`)N*
Xs`f@2X
CY6M2X
\eYs`
f@*`
RA*`\A*
RA*`
Kr]+d
]oD*
cha
XFK*
Xf 7
6M*`6M
HM*`f
f@@]
J@]JJ@
h]f`
6M@]}
)N@]f
.W@]h
.W*`
dW*`
@]h*
X*`6
\eY*`
A2`f
]JG@
J@at
haQr
bPFkp
]bPZ
BShZl
KsiZH
6M^tM
af@j
bP^
X^U
`6mZ
`6M[
f oZ.
q!^f@r
BSh^
cHM
rZ[w
af@sZ
Csh^
6mx\tm
wQ2J
`6-R
`f@RXf
hFR
`6MRX\CT
|^f 
yf SXf
s%
6-SX
\#cd\4
chE
q6-T
`6MT
S-[.WT
X<lZ
Sh!qZ
^a+lEf`
wZ\f
xZ\)
f`Y
chY
6mY6M
 f@VX
6MVX~MT
.WVXf
x\)n
RA*\kn
hYWP
A2\Kq)
s}Ff
]RKj
\6mj
VT`R!
.w
|Z[W
 f@ZX[y+Gf
6MZXh'
bZXe
q3[H
p.wZ
XT`6
 6MTh
y0G6
 '-5
!(.9=
!(.9=6
%&'(
!#$%&'(
!"#$
%&&"
!"#$
 !#$%'(
/1789
     
         
     
!!!!
""""
####
$$$$
%%%%
%%%%
&&&&
&&&&
''''
''''
((((
((((
))))
))))
****
****
++++
++++
,,,,,
,,,,,,,,,,,,
,,,,,,,,,,,
-----
------------
-----------
.....
............
...........
/////
////////////
///////////
00000
000000000000
00000000000
11111
111111111111
11111111111
22222
222222222222
22222222222
33333
333333333333
33333333333
44444
444444444444
44444444444
55555
555555555555
55555555555
66666
666666666666
66666666666
FMOVD0
FMOVS0
DCPS1
MSRpstateImm1
FABD32
FACGE32
FCMGE32
FCMEQ32
FRECPS32
FRSQRTS32
FACGT32
FCMGT32
FMULX32
CMP_SWAP_32
FMLAv2f32
FRINTAv2f32
FSUBv2f32
FABDv2f32
FADDv2f32
FACGEv2f32
FCMGEv2f32
FRECPEv2f32
FRSQRTEv2f32
SCVTFv2f32
UCVTFv2f32
FNEGv2f32
FRINTIv2f32
FMULv2f32
FMINNMv2f32
FMAXNMv2f32
FRINTMv2f32
FMINv2f32
FRINTNv2f32
FCVTXNv2f32
FADDPv2f32
FMINNMPv2f32
FMAXNMPv2f32
FMINPv2f32
FRINTPv2f32
FMAXPv2f32
FCMEQv2f32
FCVTASv2f32
FABSv2f32
FMLSv2f32
FCVTMSv2f32
FCVTNSv2f32
FRECPSv2f32
FCVTPSv2f32
FRSQRTSv2f32
FCVTZSv2f32
FACGTv2f32
FCMGTv2f32
FSQRTv2f32
FCVTAUv2f32
FCVTMUv2f32
FCVTNUv2f32
FCVTPUv2f32
FCVTZUv2f32
FDIVv2f32
FMAXv2f32
FMULXv2f32
FRINTXv2f32
FRINTZv2f32
FMLAv4f32
FRINTAv4f32
FSUBv4f32
FABDv4f32
FADDv4f32
FACGEv4f32
FCMGEv4f32
FRECPEv4f32
FRSQRTEv4f32
SCVTFv4f32
UCVTFv4f32
FNEGv4f32
FRINTIv4f32
FMULv4f32
FMINNMv4f32
FMAXNMv4f32
FRINTMv4f32
FMINv4f32
FRINTNv4f32
FCVTXNv4f32
FADDPv4f32
FMINNMPv4f32
FMAXNMPv4f32
FMINPv4f32
FRINTPv4f32
FMAXPv4f32
FCMEQv4f32
FCVTASv4f32
FABSv4f32
FMLSv4f32
FCVTMSv4f32
FCVTNSv4f32
FRECPSv4f32
FCVTPSv4f32
FRSQRTSv4f32
FCVTZSv4f32
FACGTv4f32
FCMGTv4f32
FSQRTv4f32
FCVTAUv4f32
FCVTMUv4f32
FCVTNUv4f32
FCVTPUv4f32
FCVTZUv4f32
FDIVv4f32
FMAXv4f32
FMULXv4f32
FRINTXv4f32
FRINTZv4f32
LD1i32
ST1i32
SQSUBv1i32
UQSUBv1i32
USQADDv1i32
SUQADDv1i32
FRECPEv1i32
FRSQRTEv1i32
SCVTFv1i32
UCVTFv1i32
SQNEGv1i32
SQRDMLAHv1i32
SQDMULHv1i32
SQRDMULHv1i32
SQRDMLSHv1i32
SQSHLv1i32
UQSHLv1i32
SQRSHLv1i32
UQRSHLv1i32
SQXTNv1i32
UQXTNv1i32
SQXTUNv1i32
FCVTASv1i32
SQABSv1i32
FCVTMSv1i32
FCVTNSv1i32
FCVTPSv1i32
FCVTZSv1i32
FCVTAUv1i32
FCVTMUv1i32
FCVTNUv1i32
FCVTPUv1i32
FCVTZUv1i32
FRECPXv1i32
LD2i32
ST2i32
TRN1v2i32
ZIP1v2i32
UZP1v2i32
TRN2v2i32
ZIP2v2i32
UZP2v2i32
REV64v2i32
SABAv2i32
UABAv2i32
MLAv2i32
SHSUBv2i32
UHSUBv2i32
SQSUBv2i32
UQSUBv2i32
BICv2i32
SABDv2i32
UABDv2i32
SRHADDv2i32
URHADDv2i32
SHADDv2i32
UHADDv2i32
USQADDv2i32
SUQADDv2i32
CMGEv2i32
URECPEv2i32
URSQRTEv2i32
SQNEGv2i32
SQRDMLAHv2i32
SQDMULHv2i32
SQRDMULHv2i32
SQRDMLSHv2i32
CMHIv2i32
MVNIv2i32
MOVIv2i32
SQSHLv2i32
UQSHLv2i32
SQRSHLv2i32
UQRSHLv2i32
SRSHLv2i32
URSHLv2i32
SSHLv2i32
USHLv2i32
SHLLv2i32
FCVTLv2i32
MULv2i32
SMINv2i32
UMINv2i32
FCVTNv2i32
SQXTNv2i32
UQXTNv2i32
SQXTUNv2i32
ADDPv2i32
SMINPv2i32
UMINPv2i32
SMAXPv2i32
UMAXPv2i32
CMEQv2i32
ORRv2i32
SQABSv2i32
CMHSv2i32
CLSv2i32
MLSv2i32
CMGTv2i32
CMTSTv2i32
SMAXv2i32
UMAXv2i32
CLZv2i32
RSUBHNv2i64_v2i32
RADDHNv2i64_v2i32
SADALPv4i16_v2i32
UADALPv4i16_v2i32
SADDLPv4i16_v2i32
UADDLPv4i16_v2i32
LD3i32
ST3i32
LD4i32
ST4i32
TRN1v4i32
ZIP1v4i32
UZP1v4i32
TRN2v4i32
ZIP2v4i32
UZP2v4i32
REV64v4i32
SABAv4i32
UABAv4i32
MLAv4i32
SHSUBv4i32
UHSUBv4i32
SQSUBv4i32
UQSUBv4i32
BICv4i32
SABDv4i32
UABDv4i32
SRHADDv4i32
URHADDv4i32
SHADDv4i32
UHADDv4i32
USQADDv4i32
SUQADDv4i32
CMGEv4i32
URECPEv4i32
URSQRTEv4i32
SQNEGv4i32
SQRDMLAHv4i32
SQDMULHv4i32
SQRDMULHv4i32
SQRDMLSHv4i32
CMHIv4i32
MVNIv4i32
MOVIv4i32
SQSHLv4i32
UQSHLv4i32
SQRSHLv4i32
UQRSHLv4i32
SRSHLv4i32
URSHLv4i32
SSHLv4i32
USHLv4i32
SHLLv4i32
FCVTLv4i32
MULv4i32
SMINv4i32
UMINv4i32
FCVTNv4i32
SQXTNv4i32
UQXTNv4i32
SQXTUNv4i32
ADDPv4i32
SMINPv4i32
UMINPv4i32
SMAXPv4i32
UMAXPv4i32
CMEQv4i32
ORRv4i32
SQABSv4i32
CMHSv4i32
CLSv4i32
MLSv4i32
CMGTv4i32
CMTSTv4i32
SMAXv4i32
UMAXv4i32
CLZv4i32
RSUBHNv2i64_v4i32
RADDHNv2i64_v4i32
SABALv4i16_v4i32
UABALv4i16_v4i32
SQDMLALv4i16_v4i32
SMLALv4i16_v4i32
UMLALv4i16_v4i32
SSUBLv4i16_v4i32
USUBLv4i16_v4i32
SABDLv4i16_v4i32
UABDLv4i16_v4i32
SADDLv4i16_v4i32
UADDLv4i16_v4i32
SQDMULLv4i16_v4i32
SMULLv4i16_v4i32
UMULLv4i16_v4i32
SQDMLSLv4i16_v4i32
SMLSLv4i16_v4i32
UMLSLv4i16_v4i32
SSUBWv4i16_v4i32
USUBWv4i16_v4i32
SADDWv4i16_v4i32
UADDWv4i16_v4i32
SABALv8i16_v4i32
UABALv8i16_v4i32
SQDMLALv8i16_v4i32
SMLALv8i16_v4i32
UMLALv8i16_v4i32
SSUBLv8i16_v4i32
USUBLv8i16_v4i32
SABDLv8i16_v4i32
UABDLv8i16_v4i32
SADDLv8i16_v4i32
UADDLv8i16_v4i32
SQDMULLv8i16_v4i32
SMULLv8i16_v4i32
UMULLv8i16_v4i32
SQDMLSLv8i16_v4i32
SMLSLv8i16_v4i32
UMLSLv8i16_v4i32
SADALPv8i16_v4i32
UADALPv8i16_v4i32
SADDLPv8i16_v4i32
UADDLPv8i16_v4i32
SSUBWv8i16_v4i32
USUBWv8i16_v4i32
SADDWv8i16_v4i32
UADDWv8i16_v4i32
SQDMLALi32
SQDMULLi32
SQDMLSLi32
CPYi32
UMOVvi32
SMOVvi16to32
SMOVvi8to32
DCPS2
DCPS3
FABD64
FACGE64
FCMGE64
FCMEQ64
FRECPS64
FRSQRTS64
FACGT64
FCMGT64
FMULX64
CMP_SWAP_64
FMLAv2f64
FRINTAv2f64
FSUBv2f64
FABDv2f64
FADDv2f64
FACGEv2f64
FCMGEv2f64
FRECPEv2f64
FRSQRTEv2f64
SCVTFv2f64
UCVTFv2f64
FNEGv2f64
FRINTIv2f64
FMULv2f64
FMINNMv2f64
FMAXNMv2f64
FRINTMv2f64
FMINv2f64
FRINTNv2f64
FADDPv2f64
FMINNMPv2f64
FMAXNMPv2f64
FMINPv2f64
FRINTPv2f64
FMAXPv2f64
FCMEQv2f64
FCVTASv2f64
FABSv2f64
FMLSv2f64
FCVTMSv2f64
FCVTNSv2f64
FRECPSv2f64
FCVTPSv2f64
FRSQRTSv2f64
FCVTZSv2f64
FACGTv2f64
FCMGTv2f64
FSQRTv2f64
FCVTAUv2f64
FCVTMUv2f64
FCVTNUv2f64
FCVTPUv2f64
FCVTZUv2f64
FDIVv2f64
FMAXv2f64
FMULXv2f64
FRINTXv2f64
FRINTZv2f64
LD1i64
ST1i64
SQSUBv1i64
UQSUBv1i64
USQADDv1i64
SUQADDv1i64
CMGEv1i64
FRECPEv1i64
FRSQRTEv1i64
SCVTFv1i64
UCVTFv1i64
SQNEGv1i64
CMHIv1i64
SQSHLv1i64
UQSHLv1i64
SQRSHLv1i64
UQRSHLv1i64
SRSHLv1i64
URSHLv1i64
SSHLv1i64
USHLv1i64
PMULLv1i64
FCVTXNv1i64
CMEQv1i64
FCVTASv1i64
SQABSv1i64
CMHSv1i64
FCVTMSv1i64
FCVTNSv1i64
FCVTPSv1i64
FCVTZSv1i64
CMGTv1i64
CMTSTv1i64
FCVTAUv1i64
FCVTMUv1i64
FCVTNUv1i64
FCVTPUv1i64
FCVTZUv1i64
FRECPXv1i64
SADALPv2i32_v1i64
UADALPv2i32_v1i64
SADDLPv2i32_v1i64
UADDLPv2i32_v1i64
LD2i64
ST2i64
TRN1v2i64
ZIP1v2i64
UZP1v2i64
TRN2v2i64
ZIP2v2i64
UZP2v2i64
SQSUBv2i64
UQSUBv2i64
USQADDv2i64
SUQADDv2i64
CMGEv2i64
SQNEGv2i64
CMHIv2i64
SQSHLv2i64
UQSHLv2i64
SQRSHLv2i64
UQRSHLv2i64
SRSHLv2i64
URSHLv2i64
SSHLv2i64
USHLv2i64
PMULLv2i64
ADDPv2i64
CMEQv2i64
SQABSv2i64
CMHSv2i64
CMGTv2i64
CMTSTv2i64
SABALv2i32_v2i64
UABALv2i32_v2i64
SQDMLALv2i32_v2i64
SMLALv2i32_v2i64
UMLALv2i32_v2i64
SSUBLv2i32_v2i64
USUBLv2i32_v2i64
SABDLv2i32_v2i64
UABDLv2i32_v2i64
SADDLv2i32_v2i64
UADDLv2i32_v2i64
SQDMULLv2i32_v2i64
SMULLv2i32_v2i64
UMULLv2i32_v2i64
SQDMLSLv2i32_v2i64
SMLSLv2i32_v2i64
UMLSLv2i32_v2i64
SSUBWv2i32_v2i64
USUBWv2i32_v2i64
SADDWv2i32_v2i64
UADDWv2i32_v2i64
SABALv4i32_v2i64
UABALv4i32_v2i64
SQDMLALv4i32_v2i64
SMLALv4i32_v2i64
UMLALv4i32_v2i64
SSUBLv4i32_v2i64
USUBLv4i32_v2i64
SABDLv4i32_v2i64
UABDLv4i32_v2i64
SADDLv4i32_v2i64
UADDLv4i32_v2i64
SQDMULLv4i32_v2i64
SMULLv4i32_v2i64
UMULLv4i32_v2i64
SQDMLSLv4i32_v2i64
SMLSLv4i32_v2i64
UMLSLv4i32_v2i64
SADALPv4i32_v2i64
UADALPv4i32_v2i64
SADDLPv4i32_v2i64
UADDLPv4i32_v2i64
SSUBWv4i32_v2i64
USUBWv4i32_v2i64
SADDWv4i32_v2i64
UADDWv4i32_v2i64
LD3i64
ST3i64
LD4i64
ST4i64
CPYi64
UMOVvi64
SMOVvi32to64
SMOVvi16to64
SMOVvi8to64
SUBXrx64
ADDXrx64
SUBSXrx64
ADDSXrx64
MSRpstateImm4
FABD16
FACGE16
FCMGE16
FCMEQ16
FRECPS16
FRSQRTS16
FACGT16
FCMGT16
FMULX16
CMP_SWAP_16
FRECPEv1f16
FRSQRTEv1f16
FCVTASv1f16
FCVTMSv1f16
FCVTNSv1f16
FCVTPSv1f16
FCVTZSv1f16
FCVTAUv1f16
FCVTMUv1f16
FCVTNUv1f16
FCVTPUv1f16
FCVTZUv1f16
FRECPXv1f16
FMLAv4f16
FRINTAv4f16
FSUBv4f16
FABDv4f16
FADDv4f16
FACGEv4f16
FCMGEv4f16
FRECPEv4f16
FRSQRTEv4f16
SCVTFv4f16
UCVTFv4f16
FNEGv4f16
FRINTIv4f16
FMULv4f16
FMINNMv4f16
FMAXNMv4f16
FRINTMv4f16
FMINv4f16
FRINTNv4f16
FADDPv4f16
FMINNMPv4f16
FMAXNMPv4f16
FMINPv4f16
FRINTPv4f16
FMAXPv4f16
FCMEQv4f16
FCVTASv4f16
FABSv4f16
FMLSv4f16
FCVTMSv4f16
FCVTNSv4f16
FRECPSv4f16
FCVTPSv4f16
FRSQRTSv4f16
FCVTZSv4f16
FACGTv4f16
FCMGTv4f16
FSQRTv4f16
FCVTAUv4f16
FCVTMUv4f16
FCVTNUv4f16
FCVTPUv4f16
FCVTZUv4f16
FDIVv4f16
FMAXv4f16
FMULXv4f16
FRINTXv4f16
FRINTZv4f16
FMLAv8f16
FRINTAv8f16
FSUBv8f16
FABDv8f16
FADDv8f16
FACGEv8f16
FCMGEv8f16
FRECPEv8f16
FRSQRTEv8f16
SCVTFv8f16
UCVTFv8f16
FNEGv8f16
FRINTIv8f16
FMULv8f16
FMINNMv8f16
FMAXNMv8f16
FRINTMv8f16
FMINv8f16
FRINTNv8f16
FADDPv8f16
FMINNMPv8f16
FMAXNMPv8f16
FMINPv8f16
FRINTPv8f16
FMAXPv8f16
FCMEQv8f16
FCVTASv8f16
FABSv8f16
FMLSv8f16
FCVTMSv8f16
FCVTNSv8f16
FRECPSv8f16
FCVTPSv8f16
FRSQRTSv8f16
FCVTZSv8f16
FACGTv8f16
FCMGTv8f16
FSQRTv8f16
FCVTAUv8f16
FCVTMUv8f16
FCVTNUv8f16
FCVTPUv8f16
FCVTZUv8f16
FDIVv8f16
FMAXv8f16
FMULXv8f16
FRINTXv8f16
FRINTZv8f16
LD1i16
ST1i16
SQSUBv1i16
UQSUBv1i16
USQADDv1i16
SUQADDv1i16
SCVTFv1i16
UCVTFv1i16
SQNEGv1i16
SQRDMLAHv1i16
SQDMULHv1i16
SQRDMULHv1i16
SQRDMLSHv1i16
SQSHLv1i16
UQSHLv1i16
SQRSHLv1i16
UQRSHLv1i16
SQXTNv1i16
UQXTNv1i16
SQXTUNv1i16
SQABSv1i16
LD2i16
ST2i16
LD3i16
ST3i16
LD4i16
ST4i16
TRN1v4i16
ZIP1v4i16
UZP1v4i16
REV32v4i16
TRN2v4i16
ZIP2v4i16
UZP2v4i16
REV64v4i16
SABAv4i16
UABAv4i16
MLAv4i16
SHSUBv4i16
UHSUBv4i16
SQSUBv4i16
UQSUBv4i16
BICv4i16
SABDv4i16
UABDv4i16
SRHADDv4i16
URHADDv4i16
SHADDv4i16
UHADDv4i16
USQADDv4i16
SUQADDv4i16
CMGEv4i16
SQNEGv4i16
SQRDMLAHv4i16
SQDMULHv4i16
SQRDMULHv4i16
SQRDMLSHv4i16
CMHIv4i16
MVNIv4i16
MOVIv4i16
SQSHLv4i16
UQSHLv4i16
SQRSHLv4i16
UQRSHLv4i16
SRSHLv4i16
URSHLv4i16
SSHLv4i16
USHLv4i16
SHLLv4i16
FCVTLv4i16
MULv4i16
SMINv4i16
UMINv4i16
FCVTNv4i16
SQXTNv4i16
UQXTNv4i16
SQXTUNv4i16
ADDPv4i16
SMINPv4i16
UMINPv4i16
SMAXPv4i16
UMAXPv4i16
CMEQv4i16
ORRv4i16
SQABSv4i16
CMHSv4i16
CLSv4i16
MLSv4i16
CMGTv4i16
CMTSTv4i16
SMAXv4i16
UMAXv4i16
CLZv4i16
RSUBHNv4i32_v4i16
RADDHNv4i32_v4i16
SADALPv8i8_v4i16
UADALPv8i8_v4i16
SADDLPv8i8_v4i16
UADDLPv8i8_v4i16
TRN1v8i16
ZIP1v8i16
UZP1v8i16
REV32v8i16
TRN2v8i16
ZIP2v8i16
UZP2v8i16
REV64v8i16
SABAv8i16
UABAv8i16
MLAv8i16
SHSUBv8i16
UHSUBv8i16
SQSUBv8i16
UQSUBv8i16
BICv8i16
SABDv8i16
UABDv8i16
SRHADDv8i16
URHADDv8i16
SHADDv8i16
UHADDv8i16
USQADDv8i16
SUQADDv8i16
CMGEv8i16
SQNEGv8i16
SQRDMLAHv8i16
SQDMULHv8i16
SQRDMULHv8i16
SQRDMLSHv8i16
CMHIv8i16
MVNIv8i16
MOVIv8i16
SQSHLv8i16
UQSHLv8i16
SQRSHLv8i16
UQRSHLv8i16
SRSHLv8i16
URSHLv8i16
SSHLv8i16
USHLv8i16
SHLLv8i16
FCVTLv8i16
MULv8i16
SMINv8i16
UMINv8i16
FCVTNv8i16
SQXTNv8i16
UQXTNv8i16
SQXTUNv8i16
ADDPv8i16
SMINPv8i16
UMINPv8i16
SMAXPv8i16
UMAXPv8i16
CMEQv8i16
ORRv8i16
SQABSv8i16
CMHSv8i16
CLSv8i16
MLSv8i16
CMGTv8i16
CMTSTv8i16
SMAXv8i16
UMAXv8i16
CLZv8i16
RSUBHNv4i32_v8i16
RADDHNv4i32_v8i16
SABALv16i8_v8i16
UABALv16i8_v8i16
SMLALv16i8_v8i16
UMLALv16i8_v8i16
SSUBLv16i8_v8i16
USUBLv16i8_v8i16
SABDLv16i8_v8i16
UABDLv16i8_v8i16
SADDLv16i8_v8i16
UADDLv16i8_v8i16
SMULLv16i8_v8i16
UMULLv16i8_v8i16
SMLSLv16i8_v8i16
UMLSLv16i8_v8i16
SADALPv16i8_v8i16
UADALPv16i8_v8i16
SADDLPv16i8_v8i16
UADDLPv16i8_v8i16
SSUBWv16i8_v8i16
USUBWv16i8_v8i16
SADDWv16i8_v8i16
UADDWv16i8_v8i16
SABALv8i8_v8i16
UABALv8i8_v8i16
SMLALv8i8_v8i16
UMLALv8i8_v8i16
SSUBLv8i8_v8i16
USUBLv8i8_v8i16
SABDLv8i8_v8i16
UABDLv8i8_v8i16
SADDLv8i8_v8i16
UADDLv8i8_v8i16
SMULLv8i8_v8i16
UMULLv8i8_v8i16
SMLSLv8i8_v8i16
UMLSLv8i8_v8i16
SSUBWv8i8_v8i16
USUBWv8i8_v8i16
SADDWv8i8_v8i16
UADDWv8i8_v8i16
SQDMLALi16
SQDMULLi16
SQDMLSLi16
CPYi16
UMOVvi16
CMP_SWAP_128
CMP_SWAP_8
LD1i8
ST1i8
SQSUBv1i8
UQSUBv1i8
USQADDv1i8
SUQADDv1i8
SQNEGv1i8
SQSHLv1i8
UQSHLv1i8
SQRSHLv1i8
UQRSHLv1i8
SQXTNv1i8
UQXTNv1i8
SQXTUNv1i8
SQABSv1i8
LD2i8
ST2i8
LD3i8
ST3i8
LD4i8
ST4i8
TRN1v16i8
ZIP1v16i8
UZP1v16i8
REV32v16i8
TRN2v16i8
ZIP2v16i8
UZP2v16i8
REV64v16i8
REV16v16i8
SABAv16i8
UABAv16i8
MLAv16i8
SHSUBv16i8
UHSUBv16i8
SQSUBv16i8
UQSUBv16i8
BICv16i8
SABDv16i8
UABDv16i8
SRHADDv16i8
URHADDv16i8
SHADDv16i8
UHADDv16i8
USQADDv16i8
SUQADDv16i8
ANDv16i8
CMGEv16i8
BIFv16i8
SQNEGv16i8
CMHIv16i8
SQSHLv16i8
UQSHLv16i8
SQRSHLv16i8
UQRSHLv16i8
SRSHLv16i8
URSHLv16i8
SSHLv16i8
USHLv16i8
SHLLv16i8
PMULLv16i8
BSLv16i8
PMULv16i8
SMINv16i8
UMINv16i8
ORNv16i8
SQXTNv16i8
UQXTNv16i8
SQXTUNv16i8
ADDPv16i8
SMINPv16i8
UMINPv16i8
SMAXPv16i8
UMAXPv16i8
CMEQv16i8
EORv16i8
ORRv16i8
SQABSv16i8
CMHSv16i8
CLSv16i8
MLSv16i8
CMGTv16i8
RBITv16i8
CNTv16i8
NOTv16i8
CMTSTv16i8
EXTv16i8
SMAXv16i8
UMAXv16i8
CLZv16i8
RSUBHNv8i16_v16i8
RADDHNv8i16_v16i8
TRN1v8i8
ZIP1v8i8
UZP1v8i8
REV32v8i8
TRN2v8i8
ZIP2v8i8
UZP2v8i8
REV64v8i8
REV16v8i8
SABAv8i8
UABAv8i8
MLAv8i8
SHSUBv8i8
UHSUBv8i8
SQSUBv8i8
UQSUBv8i8
BICv8i8
SABDv8i8
UABDv8i8
SRHADDv8i8
URHADDv8i8
SHADDv8i8
UHADDv8i8
USQADDv8i8
SUQADDv8i8
ANDv8i8
CMGEv8i8
BIFv8i8
SQNEGv8i8
CMHIv8i8
SQSHLv8i8
UQSHLv8i8
SQRSHLv8i8
UQRSHLv8i8
SRSHLv8i8
URSHLv8i8
SSHLv8i8
USHLv8i8
SHLLv8i8
PMULLv8i8
BSLv8i8
PMULv8i8
SMINv8i8
UMINv8i8
ORNv8i8
SQXTNv8i8
UQXTNv8i8
SQXTUNv8i8
ADDPv8i8
SMINPv8i8
UMINPv8i8
SMAXPv8i8
UMAXPv8i8
CMEQv8i8
EORv8i8
ORRv8i8
SQABSv8i8
CMHSv8i8
CLSv8i8
MLSv8i8
CMGTv8i8
RBITv8i8
CNTv8i8
NOTv8i8
CMTSTv8i8
EXTv8i8
SMAXv8i8
UMAXv8i8
CLZv8i8
RSUBHNv8i16_v8i8
RADDHNv8i16_v8i8
CPYi8
UMOVvi8
MOVaddrBA
LDARB
LDLARB
STLLRB
STLRB
LDAXRB
LDXRB
STLXRB
STXRB
G_FSUB
G_SUB
G_INTRINSIC
G_FPTRUNC
G_TRUNC
G_LOAD
G_FADD
G_ADD
MOVID
G_AND
LIFETIME_END
G_BRCOND
LOAD_STACK_GUARD
G_USUBE
REG_SEQUENCE
G_UADDE
BUNDLE
LOCAL_ESCAPE
G_STORE
DBG_VALUE
G_GLOBAL_VALUE
IMPLICIT_DEF
G_FNEG
EXTRACT_SUBREG
INSERT_SUBREG
SUBREG_TO_REG
G_VAARG
G_SMULH
G_UMULH
LDARH
LDLARH
STLLRH
STLRH
LDAXRH
LDXRH
STLXRH
STXRH
G_FPTOSI
G_FPTOUI
G_PTR_MASK
GC_LABEL
EH_LABEL
F128CSEL
G_SHL
TLSDESCCALL
PATCHABLE_TAIL_CALL
KILL
G_FMUL
G_MUL
G_FREM
G_SREM
G_UREM
INLINEASM
CFI_INSTRUCTION
ADJCALLSTACKDOWN
G_SSUBO
G_SADDO
G_SMULO
G_UMULO
STACKMAP
MOVaddrCP
G_GEP
G_SITOFP
G_UITOFP
G_FCMP
G_ICMP
FAULTING_LOAD_OP
PATCHABLE_OP
ADRP
ADJCALLSTACKUP
TLSDESC_CALLSEQ
G_BR
PATCHABLE_FUNCTION_ENTER
G_ASHR
G_LSHR
RET_ReallyLR
G_XOR
G_OR
G_INTTOPTR
G_UNMERGE_VALUES
G_MERGE_VALUES
MOVaddrTLS
DRPS
COPY_TO_REGCLASS
G_INTRINSIC_W_SIDE_EFFECTS
G_EXTRACT
G_SELECT
G_BRINDIRECT
ERET
PATCHABLE_RET
PATCHABLE_FUNCTION_EXIT
MOVaddrJT
G_EXTRACT_VECTOR_ELT
G_INSERT_VECTOR_ELT
G_FCONSTANT
G_CONSTANT
HINT
STATEPOINT
PATCHPOINT
G_PTRTOINT
G_VASTART
LIFETIME_START
G_INSERT
G_BITCAST
LD1i32_POST
ST1i32_POST
LD2i32_POST
ST2i32_POST
LD3i32_POST
ST3i32_POST
LD4i32_POST
ST4i32_POST
LD1i64_POST
ST1i64_POST
LD2i64_POST
ST2i64_POST
LD3i64_POST
ST3i64_POST
LD4i64_POST
ST4i64_POST
LD1i16_POST
ST1i16_POST
LD2i16_POST
ST2i16_POST
LD3i16_POST
ST3i16_POST
LD4i16_POST
ST4i16_POST
LD1i8_POST
ST1i8_POST
LD2i8_POST
ST2i8_POST
LD3i8_POST
ST3i8_POST
LD4i8_POST
ST4i8_POST
LD1Rv16b_POST
LD2Rv16b_POST
LD3Rv16b_POST
LD4Rv16b_POST
LD1Threev16b_POST
ST1Threev16b_POST
LD3Threev16b_POST
ST3Threev16b_POST
LD1Onev16b_POST
ST1Onev16b_POST
LD1Twov16b_POST
ST1Twov16b_POST
LD2Twov16b_POST
ST2Twov16b_POST
LD1Fourv16b_POST
ST1Fourv16b_POST
LD4Fourv16b_POST
ST4Fourv16b_POST
LD1Rv8b_POST
LD2Rv8b_POST
LD3Rv8b_POST
LD4Rv8b_POST
LD1Threev8b_POST
ST1Threev8b_POST
LD3Threev8b_POST
ST3Threev8b_POST
LD1Onev8b_POST
ST1Onev8b_POST
LD1Twov8b_POST
ST1Twov8b_POST
LD2Twov8b_POST
ST2Twov8b_POST
LD1Fourv8b_POST
ST1Fourv8b_POST
LD4Fourv8b_POST
ST4Fourv8b_POST
LD1Rv1d_POST
LD2Rv1d_POST
LD3Rv1d_POST
LD4Rv1d_POST
LD1Threev1d_POST
ST1Threev1d_POST
LD1Onev1d_POST
ST1Onev1d_POST
LD1Twov1d_POST
ST1Twov1d_POST
LD1Fourv1d_POST
ST1Fourv1d_POST
LD1Rv2d_POST
LD2Rv2d_POST
LD3Rv2d_POST
LD4Rv2d_POST
LD1Threev2d_POST
ST1Threev2d_POST
LD3Threev2d_POST
ST3Threev2d_POST
LD1Onev2d_POST
ST1Onev2d_POST
LD1Twov2d_POST
ST1Twov2d_POST
LD2Twov2d_POST
ST2Twov2d_POST
LD1Fourv2d_POST
ST1Fourv2d_POST
LD4Fourv2d_POST
ST4Fourv2d_POST
LD1Rv4h_POST
LD2Rv4h_POST
LD3Rv4h_POST
LD4Rv4h_POST
LD1Threev4h_POST
ST1Threev4h_POST
LD3Threev4h_POST
ST3Threev4h_POST
LD1Onev4h_POST
ST1Onev4h_POST
LD1Twov4h_POST
ST1Twov4h_POST
LD2Twov4h_POST
ST2Twov4h_POST
LD1Fourv4h_POST
ST1Fourv4h_POST
LD4Fourv4h_POST
ST4Fourv4h_POST
LD1Rv8h_POST
LD2Rv8h_POST
LD3Rv8h_POST
LD4Rv8h_POST
LD1Threev8h_POST
ST1Threev8h_POST
LD3Threev8h_POST
ST3Threev8h_POST
LD1Onev8h_POST
ST1Onev8h_POST
LD1Twov8h_POST
ST1Twov8h_POST
LD2Twov8h_POST
ST2Twov8h_POST
LD1Fourv8h_POST
ST1Fourv8h_POST
LD4Fourv8h_POST
ST4Fourv8h_POST
LD1Rv2s_POST
LD2Rv2s_POST
LD3Rv2s_POST
LD4Rv2s_POST
LD1Threev2s_POST
ST1Threev2s_POST
LD3Threev2s_POST
ST3Threev2s_POST
LD1Onev2s_POST
ST1Onev2s_POST
LD1Twov2s_POST
ST1Twov2s_POST
LD2Twov2s_POST
ST2Twov2s_POST
LD1Fourv2s_POST
ST1Fourv2s_POST
LD4Fourv2s_POST
ST4Fourv2s_POST
LD1Rv4s_POST
LD2Rv4s_POST
LD3Rv4s_POST
LD4Rv4s_POST
LD1Threev4s_POST
ST1Threev4s_POST
LD3Threev4s_POST
ST3Threev4s_POST
LD1Onev4s_POST
ST1Onev4s_POST
LD1Twov4s_POST
ST1Twov4s_POST
LD2Twov4s_POST
ST2Twov4s_POST
LD1Fourv4s_POST
ST1Fourv4s_POST
LD4Fourv4s_POST
ST4Fourv4s_POST
G_FPEXT
G_SEXT
G_ANYEXT
G_ZEXT
MOVaddrEXT
G_FDIV
G_SDIV
G_UDIV
G_FPOW
LDAXPW
LDXPW
STLXPW
STXPW
LDARW
LDLARW
STLLRW
STLRW
LDAXRW
LDXRW
STLXRW
STXRW
CBZW
TBZW
CBNZW
TBNZW
LDRBBroW
STRBBroW
LDRBroW
STRBroW
LDRDroW
STRDroW
LDRHHroW
STRHHroW
LDRHroW
STRHroW
PRFMroW
LDRQroW
STRQroW
LDRSroW
STRSroW
LDRSBWroW
LDRSHWroW
LDRWroW
STRWroW
LDRSWroW
LDRSBXroW
LDRSHXroW
LDRXroW
STRXroW
G_FRAME_INDEX
CLREX
LDAXPX
LDXPX
STLXPX
STXPX
LDARX
LDLARX
STLLRX
STLRX
LDAXRX
LDXRX
STLXRX
STXRX
CBZX
TBZX
CBNZX
TBNZX
LDRBBroX
STRBBroX
LDRBroX
STRBroX
LDRDroX
STRDroX
LDRHHroX
STRHHroX
LDRHroX
STRHroX
PRFMroX
LDRQroX
STRQroX
LDRSroX
STRSroX
LDRSBWroX
LDRSHWroX
LDRWroX
STRWroX
LDRSWroX
LDRSBXroX
LDRSHXroX
LDRXroX
STRXroX
COPY
LD1Rv16b
LD2Rv16b
LD3Rv16b
LD4Rv16b
LD1Threev16b
ST1Threev16b
LD3Threev16b
ST3Threev16b
LD1Onev16b
ST1Onev16b
LD1Twov16b
ST1Twov16b
LD2Twov16b
ST2Twov16b
LD1Fourv16b
ST1Fourv16b
LD4Fourv16b
ST4Fourv16b
LD1Rv8b
LD2Rv8b
LD3Rv8b
LD4Rv8b
LD1Threev8b
ST1Threev8b
LD3Threev8b
ST3Threev8b
LD1Onev8b
ST1Onev8b
LD1Twov8b
ST1Twov8b
LD2Twov8b
ST2Twov8b
LD1Fourv8b
ST1Fourv8b
LD4Fourv8b
ST4Fourv8b
LDADDAb
LDSMINAb
LDUMINAb
SWPAb
LDCLRAb
LDEORAb
CASAb
LDSETAb
LDSMAXAb
LDUMAXAb
LDADDb
LDADDALb
LDSMINALb
LDUMINALb
SWPALb
LDCLRALb
LDEORALb
CASALb
LDSETALb
LDSMAXALb
LDUMAXALb
LDADDLb
SQSHLb
UQSHLb
LDSMINLb
LDUMINLb
SWPLb
LDCLRLb
LDEORLb
CASLb
LDSETLb
LDSMAXLb
LDUMAXLb
LDSMINb
LDUMINb
SQSHRNb
UQSHRNb
SQRSHRNb
UQRSHRNb
SQSHRUNb
SQRSHRUNb
SWPb
LDCLRb
LDEORb
CASb
LDSETb
SQSHLUb
LDSMAXb
LDUMAXb
LD1Rv1d
LD2Rv1d
LD3Rv1d
LD4Rv1d
LD1Threev1d
ST1Threev1d
LD1Onev1d
ST1Onev1d
LD1Twov1d
ST1Twov1d
LD1Fourv1d
ST1Fourv1d
LD1Rv2d
LD2Rv2d
LD3Rv2d
LD4Rv2d
LD1Threev2d
ST1Threev2d
LD3Threev2d
ST3Threev2d
LD1Onev2d
ST1Onev2d
LD1Twov2d
ST1Twov2d
LD2Twov2d
ST2Twov2d
LD1Fourv2d
ST1Fourv2d
LD4Fourv2d
ST4Fourv2d
LDADDAd
LDSMINAd
LDUMINAd
CASPAd
SWPAd
LDCLRAd
LDEORAd
SRSRAd
URSRAd
SSRAd
USRAd
CASAd
LDSETAd
LDSMAXAd
LDUMAXAd
LDADDd
SCVTFd
UCVTFd
SLId
SRId
LDADDALd
LDSMINALd
LDUMINALd
CASPALd
SWPALd
LDCLRALd
LDEORALd
CASALd
LDSETALd
LDSMAXALd
LDUMAXALd
LDADDLd
SQSHLd
UQSHLd
LDSMINLd
LDUMINLd
CASPLd
SWPLd
LDCLRLd
LDEORLd
CASLd
LDSETLd
LDSMAXLd
LDUMAXLd
LDSMINd
LDUMINd
CASPd
SWPd
SRSHRd
URSHRd
SSHRd
USHRd
LDCLRd
LDEORd
CASd
FCVTZSd
LDSETd
SQSHLUd
FCVTZUd
LDSMAXd
LDUMAXd
FMLAv1i32_indexed
SQDMULHv1i32_indexed
SQRDMULHv1i32_indexed
SQDMLALv1i32_indexed
SQDMULLv1i32_indexed
SQDMLSLv1i32_indexed
FMULv1i32_indexed
FMLSv1i32_indexed
FMULXv1i32_indexed
FMLAv2i32_indexed
SQRDMLAHv2i32_indexed
SQDMULHv2i32_indexed
SQRDMULHv2i32_indexed
SQRDMLSHv2i32_indexed
SQDMLALv2i32_indexed
SMLALv2i32_indexed
UMLALv2i32_indexed
SQDMULLv2i32_indexed
SMULLv2i32_indexed
UMULLv2i32_indexed
SQDMLSLv2i32_indexed
SMLSLv2i32_indexed
UMLSLv2i32_indexed
FMULv2i32_indexed
FMLSv2i32_indexed
FMULXv2i32_indexed
FMLAv4i32_indexed
SQRDMLAHv4i32_indexed
SQDMULHv4i32_indexed
SQRDMULHv4i32_indexed
SQRDMLSHv4i32_indexed
SQDMLALv4i32_indexed
SMLALv4i32_indexed
UMLALv4i32_indexed
SQDMULLv4i32_indexed
SMULLv4i32_indexed
UMULLv4i32_indexed
SQDMLSLv4i32_indexed
SMLSLv4i32_indexed
UMLSLv4i32_indexed
FMULv4i32_indexed
FMLSv4i32_indexed
FMULXv4i32_indexed
SQRDMLAHi32_indexed
SQRDMLSHi32_indexed
FMLAv1i64_indexed
SQDMLALv1i64_indexed
SQDMULLv1i64_indexed
SQDMLSLv1i64_indexed
FMULv1i64_indexed
FMLSv1i64_indexed
FMULXv1i64_indexed
FMLAv2i64_indexed
FMULv2i64_indexed
FMLSv2i64_indexed
FMULXv2i64_indexed
FMLAv1i16_indexed
SQDMULHv1i16_indexed
SQRDMULHv1i16_indexed
FMULv1i16_indexed
FMLSv1i16_indexed
FMULXv1i16_indexed
FMLAv4i16_indexed
SQRDMLAHv4i16_indexed
SQDMULHv4i16_indexed
SQRDMULHv4i16_indexed
SQRDMLSHv4i16_indexed
SQDMLALv4i16_indexed
SMLALv4i16_indexed
UMLALv4i16_indexed
SQDMULLv4i16_indexed
SMULLv4i16_indexed
UMULLv4i16_indexed
SQDMLSLv4i16_indexed
SMLSLv4i16_indexed
UMLSLv4i16_indexed
FMULv4i16_indexed
FMLSv4i16_indexed
FMULXv4i16_indexed
FMLAv8i16_indexed
SQRDMLAHv8i16_indexed
SQDMULHv8i16_indexed
SQRDMULHv8i16_indexed
SQRDMLSHv8i16_indexed
SQDMLALv8i16_indexed
SMLALv8i16_indexed
UMLALv8i16_indexed
SQDMULLv8i16_indexed
SMULLv8i16_indexed
UMULLv8i16_indexed
SQDMLSLv8i16_indexed
SMLSLv8i16_indexed
UMLSLv8i16_indexed
FMULv8i16_indexed
FMLSv8i16_indexed
FMULXv8i16_indexed
SQRDMLAHi16_indexed
SQRDMLSHi16_indexed
TBLv16i8Three
TBXv16i8Three
TBLv8i8Three
TBXv8i8Three
TBLv16i8One
TBXv16i8One
TBLv8i8One
TBXv8i8One
DUPv2i32lane
DUPv4i32lane
INSvi32lane
DUPv2i64lane
INSvi64lane
DUPv4i16lane
DUPv8i16lane
INSvi16lane
DUPv16i8lane
DUPv8i8lane
INSvi8lane
LDRBBpre
STRBBpre
LDRBpre
STRBpre
LDPDpre
STPDpre
LDRDpre
STRDpre
LDRHHpre
STRHHpre
LDRHpre
STRHpre
LDPQpre
STPQpre
LDRQpre
STRQpre
LDPSpre
STPSpre
LDRSpre
STRSpre
LDRSBWpre
LDRSHWpre
LDPWpre
STPWpre
LDRWpre
STRWpre
LDPSWpre
LDRSWpre
LDRSBXpre
LDRSHXpre
LDPXpre
STPXpre
LDRXpre
STRXpre
LD1Rv4h
LD2Rv4h
LD3Rv4h
LD4Rv4h
LD1Threev4h
ST1Threev4h
LD3Threev4h
ST3Threev4h
LD1Onev4h
ST1Onev4h
LD1Twov4h
ST1Twov4h
LD2Twov4h
ST2Twov4h
LD1Fourv4h
ST1Fourv4h
LD4Fourv4h
ST4Fourv4h
LD1Rv8h
LD2Rv8h
LD3Rv8h
LD4Rv8h
LD1Threev8h
ST1Threev8h
LD3Threev8h
ST3Threev8h
LD1Onev8h
ST1Onev8h
LD1Twov8h
ST1Twov8h
LD2Twov8h
ST2Twov8h
LD1Fourv8h
ST1Fourv8h
LD4Fourv8h
ST4Fourv8h
LDADDAh
LDSMINAh
LDUMINAh
SWPAh
LDCLRAh
LDEORAh
CASAh
LDSETAh
LDSMAXAh
LDUMAXAh
LDADDh
SCVTFh
UCVTFh
LDADDALh
LDSMINALh
LDUMINALh
SWPALh
LDCLRALh
LDEORALh
CASALh
LDSETALh
LDSMAXALh
LDUMAXALh
LDADDLh
SQSHLh
UQSHLh
LDSMINLh
LDUMINLh
SWPLh
LDCLRLh
LDEORLh
CASLh
LDSETLh
LDSMAXLh
LDUMAXLh
LDSMINh
LDUMINh
SQSHRNh
UQSHRNh
SQRSHRNh
UQRSHRNh
SQSHRUNh
SQRSHRUNh
SWPh
LDCLRh
LDEORh
CASh
FCVTZSh
LDSETh
SQSHLUh
FCVTZUh
LDSMAXh
LDUMAXh
LDURBBi
STURBBi
LDTRBi
STTRBi
LDURBi
STURBi
LDPDi
LDNPDi
STNPDi
STPDi
LDURDi
STURDi
FMOVDi
LDURHHi
STURHHi
LDTRHi
STTRHi
LDURHi
STURHi
FMOVHi
PRFUMi
LDPQi
LDNPQi
STNPQi
STPQi
LDURQi
STURQi
LDPSi
LDNPSi
STNPSi
STPSi
LDURSi
STURSi
FMOVSi
LDTRSBWi
LDURSBWi
LDTRSHWi
LDURSHWi
MOVKWi
CCMNWi
MOVNWi
LDPWi
CCMPWi
LDNPWi
STNPWi
STPWi
LDTRWi
STTRWi
LDURWi
STURWi
LDPSWi
LDTRSWi
LDURSWi
MOVZWi
LDTRSBXi
LDURSBXi
LDTRSHXi
LDURSHXi
MOVKXi
CCMNXi
MOVNXi
LDPXi
CCMPXi
LDNPXi
STNPXi
STPXi
LDTRXi
STTRXi
LDURXi
STURXi
MOVZXi
TCRETURNdi
FCMPEDri
FCMPDri
SCVTFSWDri
UCVTFSWDri
FCVTZSSWDri
FCVTZUSWDri
SCVTFUWDri
UCVTFUWDri
SCVTFSXDri
UCVTFSXDri
FCVTZSSXDri
FCVTZUSXDri
SCVTFUXDri
UCVTFUXDri
FCMPEHri
FCMPHri
SCVTFSWHri
UCVTFSWHri
FCVTZSSWHri
FCVTZUSWHri
SCVTFUWHri
UCVTFUWHri
SCVTFSXHri
UCVTFSXHri
FCVTZSSXHri
FCVTZUSXHri
SCVTFUXHri
UCVTFUXHri
TCRETURNri
FCMPESri
FCMPSri
SCVTFSWSri
UCVTFSWSri
FCVTZSSWSri
FCVTZUSWSri
SCVTFUWSri
UCVTFUWSri
SCVTFSXSri
UCVTFSXSri
FCVTZSSXSri
FCVTZUSXSri
SCVTFUXSri
UCVTFUXSri
SUBWri
ADDWri
ANDWri
SBFMWri
UBFMWri
EORWri
ORRWri
SUBSWri
ADDSWri
ANDSWri
SUBXri
ADDXri
ANDXri
SBFMXri
UBFMXri
EORXri
ORRXri
SUBSXri
ADDSXri
ANDSXri
EXTRWrri
EXTRXrri
LDRBBui
STRBBui
LDRBui
STRBui
LDRDui
STRDui
LDRHHui
STRHHui
LDRHui
STRHui
PRFMui
LDRQui
STRQui
LDRSui
STRSui
LDRSBWui
LDRSHWui
LDRWui
STRWui
LDRSWui
LDRSBXui
LDRSHXui
LDRXui
STRXui
LDRDl
PRFMl
LDRQl
LDRSl
LDRWl
LDRSWl
LDRXl
MVNIv2s_msl
MOVIv2s_msl
MVNIv4s_msl
MOVIv4s_msl
MOVi32imm
MOVi64imm
TBLv16i8Two
TBXv16i8Two
TBLv8i8Two
TBXv8i8Two
FADDPv2i32p
FMINNMPv2i32p
FMAXNMPv2i32p
FMINPv2i32p
FMAXPv2i32p
FADDPv2i64p
FMINNMPv2i64p
FMAXNMPv2i64p
FMINPv2i64p
FMAXPv2i64p
FADDPv2i16p
FMINNMPv2i16p
FMAXNMPv2i16p
FMINPv2i16p
FMAXPv2i16p
FRINTADr
FNEGDr
FCVTHDr
FRINTIDr
FRINTMDr
FRINTNDr
FRINTPDr
FABSDr
FCVTSDr
FSQRTDr
FMOVDr
FCVTASUWDr
FCVTMSUWDr
FCVTNSUWDr
FCVTPSUWDr
FCVTZSUWDr
FCVTAUUWDr
FCVTMUUWDr
FCVTNUUWDr
FCVTPUUWDr
FCVTZUUWDr
FRINTXDr
FCVTASUXDr
FCVTMSUXDr
FCVTNSUXDr
FCVTPSUXDr
FCVTZSUXDr
FCVTAUUXDr
FCVTMUUXDr
FCVTNUUXDr
FCVTPUUXDr
FCVTZUUXDr
FMOVXDr
FRINTZDr
FRINTAHr
FCVTDHr
FNEGHr
FRINTIHr
FRINTMHr
FRINTNHr
FRINTPHr
FABSHr
FCVTSHr
FSQRTHr
FMOVHr
FCVTASUWHr
FCVTMSUWHr
FCVTNSUWHr
FCVTPSUWHr
FCVTZSUWHr
FCVTAUUWHr
FCVTMUUWHr
FCVTNUUWHr
FCVTPUUWHr
FCVTZUUWHr
FMOVWHr
FRINTXHr
FCVTASUXHr
FCVTMSUXHr
FCVTNSUXHr
FCVTPSUXHr
FCVTZSUXHr
FCVTAUUXHr
FCVTMUUXHr
FCVTNUUXHr
FCVTPUUXHr
FCVTZUUXHr
FMOVXHr
FRINTZHr
FRINTASr
FCVTDSr
FNEGSr
FCVTHSr
FRINTISr
FRINTMSr
FRINTNSr
FRINTPSr
FABSSr
FSQRTSr
FMOVSr
FCVTASUWSr
FCVTMSUWSr
FCVTNSUWSr
FCVTPSUWSr
FCVTZSUWSr
FCVTAUUWSr
FCVTMUUWSr
FCVTNUUWSr
FCVTPUUWSr
FCVTZUUWSr
FMOVWSr
FRINTXSr
FCVTASUXSr
FCVTMSUXSr
FCVTNSUXSr
FCVTPSUXSr
FCVTZSUXSr
FCVTAUUXSr
FCVTMUUXSr
FCVTNUUXSr
FCVTPUUXSr
FCVTZUUXSr
FRINTZSr
REV16Wr
SBCWr
ADCWr
CSINCWr
CSNEGWr
FMOVHWr
CSELWr
CCMNWr
CCMPWr
SBCSWr
ADCSWr
CLSWr
FMOVSWr
RBITWr
REVWr
SDIVWr
UDIVWr
LSLVWr
CSINVWr
RORVWr
ASRVWr
LSRVWr
CLZWr
REV32Xr
REV16Xr
SBCXr
ADCXr
CSINCXr
FMOVDXr
CSNEGXr
FMOVHXr
CSELXr
CCMNXr
CCMPXr
SBCSXr
ADCSXr
CLSXr
RBITXr
REVXr
SDIVXr
UDIVXr
LSLVXr
CSINVXr
RORVXr
ASRVXr
LSRVXr
CLZXr
MOVaddr
CompilerBarrier
FMOVXDHighr
FMOVDXHighr
DUPv2i32gpr
DUPv4i32gpr
INSvi32gpr
DUPv2i64gpr
INSvi64gpr
DUPv4i16gpr
DUPv8i16gpr
INSvi16gpr
DUPv16i8gpr
DUPv8i8gpr
INSvi8gpr
SHA256SU0rr
SHA1SU1rr
CRC32Brr
CRC32CBrr
AESIMCrr
AESMCrr
FSUBDrr
FADDDrr
FCCMPEDrr
FCMPEDrr
FMULDrr
FNMULDrr
FMINNMDrr
FMAXNMDrr
FMINDrr
FCCMPDrr
FCMPDrr
AESDrr
FDIVDrr
FMAXDrr
AESErr
SHA1Hrr
CRC32Hrr
FSUBHrr
CRC32CHrr
FADDHrr
FCCMPEHrr
FCMPEHrr
FMULHrr
FNMULHrr
SMULHrr
UMULHrr
FMINNMHrr
FMAXNMHrr
FMINHrr
FCCMPHrr
FCMPHrr
FDIVHrr
FMAXHrr
FSUBSrr
FADDSrr
FCCMPESrr
FCMPESrr
FMULSrr
FNMULSrr
FMINNMSrr
FMAXNMSrr
FMINSrr
FCCMPSrr
FCMPSrr
FDIVSrr
FMAXSrr
CRC32Wrr
SUBWrr
CRC32CWrr
BICWrr
ADDWrr
ANDWrr
EONWrr
ORNWrr
EORWrr
ORRWrr
SUBSWrr
BICSWrr
ADDSWrr
ANDSWrr
CRC32Xrr
SUBXrr
CRC32CXrr
BICXrr
ADDXrr
ANDXrr
EONXrr
ORNXrr
EORXrr
ORRXrr
SUBSXrr
BICSXrr
ADDSXrr
ANDSXrr
SHA1SU0rrr
SHA256SU1rrr
SHA256H2rrr
SHA1Crrr
FMSUBDrrr
FNMSUBDrrr
FMADDDrrr
FNMADDDrrr
FCSELDrrr
SHA256Hrrr
FMSUBHrrr
FNMSUBHrrr
FMADDHrrr
FNMADDHrrr
FCSELHrrr
SMSUBLrrr
UMSUBLrrr
SMADDLrrr
UMADDLrrr
SHA1Mrrr
SHA1Prrr
FMSUBSrrr
FNMSUBSrrr
FMADDSrrr
FNMADDSrrr
FCSELSrrr
MSUBWrrr
MADDWrrr
MSUBXrrr
MADDXrrr
TBLv16i8Four
TBXv16i8Four
TBLv8i8Four
TBXv8i8Four
LD1Rv2s
LD2Rv2s
LD3Rv2s
LD4Rv2s
LD1Threev2s
ST1Threev2s
LD3Threev2s
ST3Threev2s
LD1Onev2s
ST1Onev2s
LD1Twov2s
ST1Twov2s
LD2Twov2s
ST2Twov2s
LD1Fourv2s
ST1Fourv2s
LD4Fourv2s
ST4Fourv2s
LD1Rv4s
LD2Rv4s
LD3Rv4s
LD4Rv4s
LD1Threev4s
ST1Threev4s
LD3Threev4s
ST3Threev4s
LD1Onev4s
ST1Onev4s
LD1Twov4s
ST1Twov4s
LD2Twov4s
ST2Twov4s
LD1Fourv4s
ST1Fourv4s
LD4Fourv4s
ST4Fourv4s
LDADDAs
LDSMINAs
LDUMINAs
CASPAs
SWPAs
LDCLRAs
LDEORAs
CASAs
LDSETAs
LDSMAXAs
LDUMAXAs
LDADDs
SCVTFs
UCVTFs
LDADDALs
LDSMINALs
LDUMINALs
CASPALs
SWPALs
LDCLRALs
LDEORALs
CASALs
LDSETALs
LDSMAXALs
LDUMAXALs
LDADDLs
SQSHLs
UQSHLs
LDSMINLs
LDUMINLs
CASPLs
SWPLs
LDCLRLs
LDEORLs
CASLs
LDSETLs
LDSMAXLs
LDUMAXLs
LDSMINs
LDUMINs
SQSHRNs
UQSHRNs
SQRSHRNs
UQRSHRNs
SQSHRUNs
SQRSHRUNs
CASPs
SWPs
LDCLRs
LDEORs
CASs
FCVTZSs
LDSETs
SQSHLUs
FCVTZUs
LDSMAXs
LDUMAXs
FMOVv2f32_ns
FMOVv4f32_ns
FMOVv2f64_ns
FMOVv4f16_ns
FMOVv8f16_ns
MOVIv16b_ns
MOVIv8b_ns
MOVIv2d_ns
SUBWrs
BICWrs
ADDWrs
ANDWrs
EONWrs
ORNWrs
EORWrs
ORRWrs
SUBSWrs
BICSWrs
ADDSWrs
ANDSWrs
SUBXrs
BICXrs
ADDXrs
ANDXrs
EONXrs
ORNXrs
EORXrs
ORRXrs
SUBSXrs
BICSXrs
ADDSXrs
ANDSXrs
SRSRAv2i32_shift
URSRAv2i32_shift
SSRAv2i32_shift
USRAv2i32_shift
SCVTFv2i32_shift
UCVTFv2i32_shift
SLIv2i32_shift
SRIv2i32_shift
SQSHLv2i32_shift
UQSHLv2i32_shift
SSHLLv2i32_shift
USHLLv2i32_shift
SQSHRNv2i32_shift
UQSHRNv2i32_shift
SQRSHRNv2i32_shift
UQRSHRNv2i32_shift
SQSHRUNv2i32_shift
SQRSHRUNv2i32_shift
SRSHRv2i32_shift
URSHRv2i32_shift
SSHRv2i32_shift
USHRv2i32_shift
FCVTZSv2i32_shift
SQSHLUv2i32_shift
FCVTZUv2i32_shift
SRSRAv4i32_shift
URSRAv4i32_shift
SSRAv4i32_shift
USRAv4i32_shift
SCVTFv4i32_shift
UCVTFv4i32_shift
SLIv4i32_shift
SRIv4i32_shift
SQSHLv4i32_shift
UQSHLv4i32_shift
SSHLLv4i32_shift
USHLLv4i32_shift
SQSHRNv4i32_shift
UQSHRNv4i32_shift
SQRSHRNv4i32_shift
UQRSHRNv4i32_shift
SQSHRUNv4i32_shift
SQRSHRUNv4i32_shift
SRSHRv4i32_shift
URSHRv4i32_shift
SSHRv4i32_shift
USHRv4i32_shift
FCVTZSv4i32_shift
SQSHLUv4i32_shift
FCVTZUv4i32_shift
SRSRAv2i64_shift
URSRAv2i64_shift
SSRAv2i64_shift
USRAv2i64_shift
SCVTFv2i64_shift
UCVTFv2i64_shift
SLIv2i64_shift
SRIv2i64_shift
SQSHLv2i64_shift
UQSHLv2i64_shift
SRSHRv2i64_shift
URSHRv2i64_shift
SSHRv2i64_shift
USHRv2i64_shift
FCVTZSv2i64_shift
SQSHLUv2i64_shift
FCVTZUv2i64_shift
SRSRAv4i16_shift
URSRAv4i16_shift
SSRAv4i16_shift
USRAv4i16_shift
SCVTFv4i16_shift
UCVTFv4i16_shift
SLIv4i16_shift
SRIv4i16_shift
SQSHLv4i16_shift
UQSHLv4i16_shift
SSHLLv4i16_shift
USHLLv4i16_shift
SQSHRNv4i16_shift
UQSHRNv4i16_shift
SQRSHRNv4i16_shift
UQRSHRNv4i16_shift
SQSHRUNv4i16_shift
SQRSHRUNv4i16_shift
SRSHRv4i16_shift
URSHRv4i16_shift
SSHRv4i16_shift
USHRv4i16_shift
FCVTZSv4i16_shift
SQSHLUv4i16_shift
FCVTZUv4i16_shift
SRSRAv8i16_shift
URSRAv8i16_shift
SSRAv8i16_shift
USRAv8i16_shift
SCVTFv8i16_shift
UCVTFv8i16_shift
SLIv8i16_shift
SRIv8i16_shift
SQSHLv8i16_shift
UQSHLv8i16_shift
SSHLLv8i16_shift
USHLLv8i16_shift
SQSHRNv8i16_shift
UQSHRNv8i16_shift
SQRSHRNv8i16_shift
UQRSHRNv8i16_shift
SQSHRUNv8i16_shift
SQRSHRUNv8i16_shift
SRSHRv8i16_shift
URSHRv8i16_shift
SSHRv8i16_shift
USHRv8i16_shift
FCVTZSv8i16_shift
SQSHLUv8i16_shift
FCVTZUv8i16_shift
SRSRAv16i8_shift
URSRAv16i8_shift
SSRAv16i8_shift
USRAv16i8_shift
SLIv16i8_shift
SRIv16i8_shift
SQSHLv16i8_shift
UQSHLv16i8_shift
SSHLLv16i8_shift
USHLLv16i8_shift
SQSHRNv16i8_shift
UQSHRNv16i8_shift
SQRSHRNv16i8_shift
UQRSHRNv16i8_shift
SQSHRUNv16i8_shift
SQRSHRUNv16i8_shift
SRSHRv16i8_shift
URSHRv16i8_shift
SSHRv16i8_shift
USHRv16i8_shift
SQSHLUv16i8_shift
SRSRAv8i8_shift
URSRAv8i8_shift
SSRAv8i8_shift
USRAv8i8_shift
SLIv8i8_shift
SRIv8i8_shift
SQSHLv8i8_shift
UQSHLv8i8_shift
SSHLLv8i8_shift
USHLLv8i8_shift
SQSHRNv8i8_shift
UQSHRNv8i8_shift
SQRSHRNv8i8_shift
UQRSHRNv8i8_shift
SQSHRUNv8i8_shift
SQRSHRUNv8i8_shift
SRSHRv8i8_shift
URSHRv8i8_shift
SSHRv8i8_shift
USHRv8i8_shift
SQSHLUv8i8_shift
LOADgot
LDRBBpost
STRBBpost
LDRBpost
STRBpost
LDPDpost
STPDpost
LDRDpost
STRDpost
LDRHHpost
STRHHpost
LDRHpost
STRHpost
LDPQpost
STPQpost
LDRQpost
STRQpost
LDPSpost
STPSpost
LDRSpost
STRSpost
LDRSBWpost
LDRSHWpost
LDPWpost
STPWpost
LDRWpost
STRWpost
LDPSWpost
LDRSWpost
LDRSBXpost
LDRSHXpost
LDPXpost
STPXpost
LDRXpost
STRXpost
SYSLxt
SYSxt
ADDVv4i32v
SADDLVv4i32v
UADDLVv4i32v
FMINNMVv4i32v
FMAXNMVv4i32v
FMINVv4i32v
SMINVv4i32v
UMINVv4i32v
FMAXVv4i32v
SMAXVv4i32v
UMAXVv4i32v
ADDVv4i16v
SADDLVv4i16v
UADDLVv4i16v
FMINNMVv4i16v
FMAXNMVv4i16v
FMINVv4i16v
SMINVv4i16v
UMINVv4i16v
FMAXVv4i16v
SMAXVv4i16v
UMAXVv4i16v
ADDVv8i16v
SADDLVv8i16v
UADDLVv8i16v
FMINNMVv8i16v
FMAXNMVv8i16v
FMINVv8i16v
SMINVv8i16v
UMINVv8i16v
FMAXVv8i16v
SMAXVv8i16v
UMAXVv8i16v
ADDVv16i8v
SADDLVv16i8v
UADDLVv16i8v
SMINVv16i8v
UMINVv16i8v
SMAXVv16i8v
UMAXVv16i8v
ADDVv8i8v
SADDLVv8i8v
UADDLVv8i8v
SMINVv8i8v
UMINVv8i8v
SMAXVv8i8v
UMAXVv8i8v
SUBWrx
ADDWrx
SUBSWrx
ADDSWrx
SUBXrx
ADDXrx
SUBSXrx
ADDSXrx
FCMGEv1i32rz
FCMLEv1i32rz
FCMEQv1i32rz
FCMGTv1i32rz
FCMLTv1i32rz
FCMGEv2i32rz
FCMLEv2i32rz
FCMEQv2i32rz
FCMGTv2i32rz
FCMLTv2i32rz
FCMGEv4i32rz
FCMLEv4i32rz
FCMEQv4i32rz
FCMGTv4i32rz
FCMLTv4i32rz
FCMGEv1i64rz
FCMLEv1i64rz
FCMEQv1i64rz
FCMGTv1i64rz
FCMLTv1i64rz
FCMGEv2i64rz
FCMLEv2i64rz
FCMEQv2i64rz
FCMGTv2i64rz
FCMLTv2i64rz
FCMGEv1i16rz
FCMLEv1i16rz
FCMEQv1i16rz
FCMGTv1i16rz
FCMLTv1i16rz
FCMGEv4i16rz
FCMLEv4i16rz
FCMEQv4i16rz
FCMGTv4i16rz
FCMLTv4i16rz
FCMGEv8i16rz
FCMLEv8i16rz
FCMEQv8i16rz
FCMGTv8i16rz
FCMLTv8i16rz
CMGEv16i8rz
CMLEv16i8rz
CMEQv16i8rz
CMGTv16i8rz
CMLTv16i8rz
CMGEv8i8rz
CMLEv8i8rz
CMEQv8i8rz
CMGTv8i8rz
CMLTv8i8rz
D7_D8_D9_D10
Q7_Q8_Q9_Q10
W9_W10
X9_X10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
W19_W20
X19_X20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
W29_W30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
WZR_W0
XZR_X0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
W10_W11
X10_X11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
W20_W21
X20_X21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
W0_W1
X0_X1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
W11_W12
X11_X12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
W21_W22
X21_X22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
W1_W2
X1_X2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
W12_W13
X12_X13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
W22_W23
X22_X23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
W2_W3
X2_X3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
W13_W14
X13_X14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
W23_W24
X23_X24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
W3_W4
X3_X4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
W14_W15
X14_X15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
W24_W25
X24_X25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
W4_W5
X4_X5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
W15_W16
X15_X16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
W25_W26
X25_X26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
W5_W6
X5_X6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
W16_W17
X16_X17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
W26_W27
X26_X27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
W6_W7
X6_X7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
W17_W18
X17_X18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
W27_W28
X27_X28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
W7_W8
X7_X8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
W18_W19
X18_X19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
W28_W29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
W8_W9
X8_X9
X28_FP
FP_LR
W30_WZR
LR_XZR
NZCV
FPR32
GPR32
FPR64
XSeqPairsClass_with_sube64_in_tcGPR64
XSeqPairsClass_with_sub_32_in_GPR32common_and_XSeqPairsClass_with_subo64_in_tcGPR64
FPR16
FPR128
FPR8
DDDD
QQQQ
GPR32all
GPR64all
XSeqPairsClass_with_sub_32_in_GPR32common
WSeqPairsClass_with_sube32_in_GPR32common
WSeqPairsClass_with_sube32_in_GPR32common_and_WSeqPairsClass_with_subo32_in_GPR32common
XSeqPairsClass_with_sub_32_in_GPR32common_and_XSeqPairsClass_with_subo64_in_GPR64common
QQQQ_with_qsub0_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub1_in_FPR128_lo
QQQ_with_qsub0_in_FPR128_lo_and_QQQ_with_qsub1_in_FPR128_lo
QQ_with_qsub0_in_FPR128_lo_and_QQ_with_qsub1_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub2_in_FPR128_lo
QQQQ_with_qsub1_in_FPR128_lo_and_QQQQ_with_qsub2_in_FPR128_lo
QQQ_with_qsub0_in_FPR128_lo_and_QQQ_with_qsub2_in_FPR128_lo
QQQ_with_qsub1_in_FPR128_lo_and_QQQ_with_qsub2_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
QQQQ_with_qsub1_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
QQQQ_with_qsub2_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
GPR32sp
GPR64sp
WSeqPairsClass
XSeqPairsClass
GPR32sponly
GPR64sponly
D7_D8_D9_D10
Q7_Q8_Q9_Q10
W9_W10
X9_X10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
W19_W20
X19_X20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
W29_W30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
WZR_W0
XZR_X0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
W10_W11
X10_X11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
W20_W21
X20_X21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
W0_W1
X0_X1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
W11_W12
X11_X12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
W21_W22
X21_X22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
W1_W2
X1_X2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
W12_W13
X12_X13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
W22_W23
X22_X23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
W2_W3
X2_X3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
W13_W14
X13_X14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
W23_W24
X23_X24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
W3_W4
X3_X4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
W14_W15
X14_X15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
W24_W25
X24_X25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
W4_W5
X4_X5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
W15_W16
X15_X16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
W25_W26
X25_X26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
W5_W6
X5_X6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
W16_W17
X16_X17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
W26_W27
X26_X27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
W6_W7
X6_X7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
W17_W18
X17_X18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
W27_W28
X27_X28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
W7_W8
X7_X8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
W18_W19
X18_X19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
W28_W29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
W8_W9
X8_X9
X28_FP
FP_LR
W30_WZR
LR_XZR
nzcv
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
&1<GR]hs
)4?JU`k
"-8CNYdo
!w%$
!w%$
!w%$
 l+
 '+
b0Bb0
|0B|0B|0
r0Br0Br0
72"72
E2"E2
B75b75
j0Bj0
>2">2
B/5b/5
K2"K2
B0B)
BPBI
BPBI
BPBI
B0B)
BPBI
BPBI
sha1su0
sha256su0
trn1
zip1
uzp1
dcps1
sha1su1
sha256su1
rev32
sha256h2
sabal2
uabal2
sqdmlal2
smlal2
umlal2
ssubl2
usubl2
sabdl2
uabdl2
saddl2
uaddl2
sshll2
ushll2
sqdmull2
pmull2
smull2
umull2
sqdmlsl2
smlsl2
umlsl2
fcvtl2
rsubhn2
raddhn2
sqshrn2
uqshrn2
sqrshrn2
uqrshrn2
trn2
fcvtn2
sqxtn2
uqxtn2
sqshrun2
sqrshrun2
sqxtun2
fcvtxn2
zip2
uzp2
dcps2
ssubw2
usubw2
saddw2
uaddw2
dcps3
rev64
rev16
saba
uaba
ldadda
fmla
ldsmina
ldumina
caspa
swpa
ldclra
ldeora
srsra
ursra
ssra
usra
casa
ldseta
frinta
ldsmaxa
ldumaxa
crc32b
ldaddab
ldsminab
lduminab
swpab
ldclrab
ldeorab
casab
ldsetab
ldsmaxab
ldumaxab
crc32cb
ldaddb
ldaddalb
ldsminalb
lduminalb
swpalb
ldclralb
ldeoralb
casalb
ldsetalb
ldsmaxalb
ldumaxalb
ldaddlb
ldsminlb
lduminlb
swplb
ldclrlb
ldeorlb
caslb
ldsetlb
ldsmaxlb
ldumaxlb
ldsminb
lduminb
swpb
ldarb
ldlarb
ldrb
ldclrb
stllrb
stlrb
ldeorb
ldtrb
strb
sttrb
ldurb
sturb
ldaxrb
ldxrb
stlxrb
stxrb
casb
ldrsb
ldtrsb
ldursb
ldsetb
fsub
shsub
uhsub
fmsub
fnmsub
sqsub
uqsub
ldsmaxb
ldumaxb
sha1c
aesimc
aesmc
csinc
fabd
sabd
uabd
ldadd
fadd
srhadd
urhadd
shadd
uhadd
fmadd
fnmadd
usqadd
suqadd
aesd
facge
fcmge
fcmle
frecpe
urecpe
fccmpe
fcmpe
aese
frsqrte
ursqrte
scvtf
ucvtf
fneg
sqneg
csneg
sha1h
crc32h
sha256h
ldaddah
sqrdmlah
ldsminah
lduminah
swpah
ldclrah
ldeorah
casah
ldsetah
ldsmaxah
ldumaxah
crc32ch
ldaddh
ldaddalh
ldsminalh
lduminalh
swpalh
ldclralh
ldeoralh
casalh
ldsetalh
ldsmaxalh
ldumaxalh
ldaddlh
ldsminlh
lduminlh
swplh
ldclrlh
ldeorlh
caslh
ldsetlh
sqdmulh
sqrdmulh
smulh
umulh
ldsmaxlh
ldumaxlh
ldsminh
lduminh
swph
ldarh
ldlarh
ldrh
ldclrh
stllrh
stlrh
ldeorh
ldtrh
strh
sttrh
ldurh
sturh
ldaxrh
ldxrh
stlxrh
stxrh
cash
sqrdmlsh
ldrsh
ldtrsh
ldursh
ldseth
ldsmaxh
ldumaxh
cmhi
mvni
frinti
movi
movk
sabal
uabal
ldaddal
sqdmlal
smlal
umlal
ldsminal
lduminal
caspal
swpal
ldclral
ldeoral
casal
ldsetal
ldsmaxal
ldumaxal
smsubl
umsubl
ssubl
usubl
sabdl
uabdl
ldaddl
smaddl
umaddl
saddl
uaddl
fcsel
sqshl
uqshl
sqrshl
uqrshl
srshl
urshl
sshl
ushl
sshll
ushll
sqdmull
pmull
smull
umull
ldsminl
lduminl
caspl
swpl
ldclrl
ldeorl
casl
sqdmlsl
smlsl
umlsl
sysl
ldsetl
fcvtl
fmul
fnmul
pmul
ldsmaxl
ldumaxl
sha1m
sbfm
ubfm
prfm
fminnm
fmaxnm
frintm
prfum
rsubhn
raddhn
fmin
ldsmin
ldumin
ccmn
sqshrn
uqshrn
sqrshrn
uqrshrn
frintn
fcvtn
sqxtn
uqxtn
sqshrun
sqrshrun
sqxtun
movn
fcvtxn
sha1p
faddp
sadalp
uadalp
saddlp
uaddlp
fccmp
fcmp
fminnmp
fmaxnmp
ldnp
fminp
sminp
uminp
stnp
adrp
casp
frintp
ldaxp
fmaxp
smaxp
umaxp
ldxp
stlxp
stxp
fcmeq
ld1r
ld2r
ld3r
ld4r
ldar
ldlar
srshr
urshr
sshr
ushr
ldclr
stllr
stlr
ldeor
ldtr
sttr
extr
ldur
stur
ldaxr
ldxr
stlxr
stxr
fcvtas
fabs
sqabs
subs
sbcs
adcs
bics
adds
ands
cmhs
fmls
fcvtms
fcvtns
frecps
fcvtps
frsqrts
fcvtzs
ldset
facgt
fcmgt
rbit
fcmlt
hint
fsqrt
cmtst
fcvt
fcvtau
sqshlu
fcvtmu
fcvtnu
fcvtpu
fcvtzu
addv
fdiv
sdiv
udiv
saddlv
uaddlv
fminnmv
fmaxnmv
fminv
sminv
uminv
csinv
fmov
smov
umov
fmaxv
smaxv
umaxv
crc32w
ssubw
usubw
crc32cw
saddw
uaddw
ldpsw
ldrsw
ldtrsw
ldursw
crc32x
fmax
ldsmax
ldumax
crc32cx
clrex
fmulx
frecpx
frintx
cbnz
tbnz
frintz
movz
.tlsdesccall 
# XRay Function Patchable RET.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
LIFETIME_END
BUNDLE
DBG_VALUE
LIFETIME_START
drps
eret
D7_D8_D9_D10
Q7_Q8_Q9_Q10
W9_W10
X9_X10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
W19_W20
X19_X20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
W29_W30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
WZR_W0
XZR_X0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
W10_W11
X10_X11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
W20_W21
X20_X21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
W0_W1
X0_X1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
W11_W12
X11_X12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
W21_W22
X21_X22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
W1_W2
X1_X2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
W12_W13
X12_X13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
W22_W23
X22_X23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
W2_W3
X2_X3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
W13_W14
X13_X14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
W23_W24
X23_X24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
W3_W4
X3_X4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
W14_W15
X14_X15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
W24_W25
X24_X25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
W4_W5
X4_X5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
W15_W16
X15_X16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
W25_W26
X25_X26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
W5_W6
X5_X6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
W16_W17
X16_X17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
W26_W27
X26_X27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
W6_W7
X6_X7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
W17_W18
X17_X18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
W27_W28
X27_X28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
W7_W8
X7_X8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
W18_W19
X18_X19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
W28_W29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
W8_W9
X8_X9
X28_FP
FP_LR
W30_WZR
LR_XZR
nzcv
b0nj
dcps1
rev32
fcvtl2
fcvtn2
fcvtxn2
dcps2
dcps3
rev16
ldadda
ldsmina
ldumina
caspa
swpa
ldclra
ldeora
srsra
ursra
ssra
usra
casa
ldseta
frinta
ldsmaxa
ldumaxa
ins.b
smov.b
umov.b
crc32b
trn1.16b
zip1.16b
uzp1.16b
rev32.16b
rsubhn2.16b
raddhn2.16b
sqshrn2.16b
uqshrn2.16b
sqrshrn2.16b
uqrshrn2.16b
trn2.16b
sqxtn2.16b
uqxtn2.16b
sqshrun2.16b
sqrshrun2.16b
sqxtun2.16b
zip2.16b
uzp2.16b
rev64.16b
rev16.16b
saba.16b
uaba.16b
mla.16b
srsra.16b
ursra.16b
ssra.16b
usra.16b
shsub.16b
uhsub.16b
sqsub.16b
uqsub.16b
bic.16b
aesimc.16b
aesmc.16b
sabd.16b
uabd.16b
srhadd.16b
urhadd.16b
shadd.16b
uhadd.16b
usqadd.16b
suqadd.16b
and.16b
aesd.16b
cmge.16b
cmle.16b
aese.16b
bif.16b
sqneg.16b
cmhi.16b
sli.16b
sri.16b
movi.16b
sqshl.16b
uqshl.16b
sqrshl.16b
uqrshl.16b
srshl.16b
urshl.16b
sshl.16b
ushl.16b
bsl.16b
pmul.16b
smin.16b
umin.16b
orn.16b
addp.16b
sminp.16b
uminp.16b
dup.16b
smaxp.16b
umaxp.16b
cmeq.16b
srshr.16b
urshr.16b
sshr.16b
ushr.16b
eor.16b
orr.16b
sqabs.16b
cmhs.16b
cls.16b
mls.16b
cmgt.16b
rbit.16b
cmlt.16b
cnt.16b
not.16b
cmtst.16b
ext.16b
sqshlu.16b
addv.16b
saddlv.16b
uaddlv.16b
sminv.16b
uminv.16b
smaxv.16b
umaxv.16b
smax.16b
umax.16b
clz.16b
trn1.8b
zip1.8b
uzp1.8b
rev32.8b
trn2.8b
zip2.8b
uzp2.8b
rev64.8b
rev16.8b
saba.8b
uaba.8b
mla.8b
srsra.8b
ursra.8b
ssra.8b
usra.8b
shsub.8b
uhsub.8b
sqsub.8b
uqsub.8b
bic.8b
sabd.8b
uabd.8b
srhadd.8b
urhadd.8b
shadd.8b
uhadd.8b
usqadd.8b
suqadd.8b
and.8b
cmge.8b
cmle.8b
bif.8b
sqneg.8b
cmhi.8b
sli.8b
sri.8b
movi.8b
sqshl.8b
uqshl.8b
sqrshl.8b
uqrshl.8b
srshl.8b
urshl.8b
sshl.8b
ushl.8b
bsl.8b
pmul.8b
rsubhn.8b
raddhn.8b
smin.8b
umin.8b
sqshrn.8b
uqshrn.8b
sqrshrn.8b
uqrshrn.8b
orn.8b
sqxtn.8b
uqxtn.8b
sqshrun.8b
sqrshrun.8b
sqxtun.8b
addp.8b
sminp.8b
uminp.8b
dup.8b
smaxp.8b
umaxp.8b
cmeq.8b
srshr.8b
urshr.8b
sshr.8b
ushr.8b
eor.8b
orr.8b
sqabs.8b
cmhs.8b
cls.8b
mls.8b
cmgt.8b
rbit.8b
cmlt.8b
cnt.8b
not.8b
cmtst.8b
ext.8b
sqshlu.8b
addv.8b
saddlv.8b
uaddlv.8b
sminv.8b
uminv.8b
smaxv.8b
umaxv.8b
smax.8b
umax.8b
clz.8b
ldaddab
ldsminab
lduminab
swpab
ldclrab
ldeorab
casab
ldsetab
ldsmaxab
ldumaxab
crc32cb
ldaddb
ldaddalb
ldsminalb
lduminalb
swpalb
ldclralb
ldeoralb
casalb
ldsetalb
ldsmaxalb
ldumaxalb
ldaddlb
ldsminlb
lduminlb
swplb
ldclrlb
ldeorlb
caslb
ldsetlb
ldsmaxlb
ldumaxlb
ldsminb
lduminb
swpb
ldarb
ldlarb
ldrb
ldclrb
stllrb
stlrb
ldeorb
ldtrb
strb
sttrb
ldurb
sturb
ldaxrb
ldxrb
stlxrb
stxrb
casb
ldrsb
ldtrsb
ldursb
ldsetb
fsub
fmsub
fnmsub
sqsub
uqsub
ldsmaxb
ldumaxb
csinc
fmla.d
fmul.d
fmls.d
ins.d
fmov.d
umov.d
fmulx.d
sadalp.1d
uadalp.1d
saddlp.1d
uaddlp.1d
trn1.2d
zip1.2d
uzp1.2d
sabal2.2d
uabal2.2d
sqdmlal2.2d
smlal2.2d
umlal2.2d
ssubl2.2d
usubl2.2d
sabdl2.2d
uabdl2.2d
saddl2.2d
uaddl2.2d
sshll2.2d
ushll2.2d
sqdmull2.2d
smull2.2d
umull2.2d
sqdmlsl2.2d
smlsl2.2d
umlsl2.2d
trn2.2d
zip2.2d
uzp2.2d
ssubw2.2d
usubw2.2d
saddw2.2d
uaddw2.2d
fmla.2d
srsra.2d
ursra.2d
ssra.2d
usra.2d
frinta.2d
fsub.2d
sqsub.2d
uqsub.2d
fabd.2d
fadd.2d
usqadd.2d
suqadd.2d
facge.2d
fcmge.2d
fcmle.2d
frecpe.2d
frsqrte.2d
scvtf.2d
ucvtf.2d
fneg.2d
sqneg.2d
cmhi.2d
sli.2d
sri.2d
frinti.2d
movi.2d
sabal.2d
uabal.2d
sqdmlal.2d
smlal.2d
umlal.2d
ssubl.2d
usubl.2d
sabdl.2d
uabdl.2d
saddl.2d
uaddl.2d
sqshl.2d
uqshl.2d
sqrshl.2d
uqrshl.2d
srshl.2d
urshl.2d
sshl.2d
ushl.2d
sshll.2d
ushll.2d
sqdmull.2d
smull.2d
umull.2d
sqdmlsl.2d
smlsl.2d
umlsl.2d
fmul.2d
fminnm.2d
fmaxnm.2d
frintm.2d
fmin.2d
frintn.2d
faddp.2d
sadalp.2d
uadalp.2d
saddlp.2d
uaddlp.2d
fminnmp.2d
fmaxnmp.2d
fminp.2d
frintp.2d
dup.2d
fmaxp.2d
fcmeq.2d
srshr.2d
urshr.2d
sshr.2d
ushr.2d
fcvtas.2d
fabs.2d
sqabs.2d
cmhs.2d
fmls.2d
fcvtms.2d
fcvtns.2d
frecps.2d
fcvtps.2d
frsqrts.2d
fcvtzs.2d
facgt.2d
fcmgt.2d
fcmlt.2d
fsqrt.2d
cmtst.2d
fcvtau.2d
sqshlu.2d
fcvtmu.2d
fcvtnu.2d
fcvtpu.2d
fcvtzu.2d
fdiv.2d
fmov.2d
ssubw.2d
usubw.2d
saddw.2d
uaddw.2d
fmax.2d
fmulx.2d
frintx.2d
frintz.2d
fabd
ldadd
fadd
fmadd
fnmadd
usqadd
suqadd
facge
fcmge
fcmle
frecpe
fccmpe
fcmpe
frsqrte
scvtf
ucvtf
fneg
sqneg
csneg
fmla.h
sqrdmlah.h
sqdmulh.h
sqrdmulh.h
sqrdmlsh.h
sqdmlal.h
sqdmull.h
sqdmlsl.h
fmul.h
fmls.h
ins.h
smov.h
umov.h
fmulx.h
sha1h
faddp.2h
fminnmp.2h
fmaxnmp.2h
fminp.2h
fmaxp.2h
crc32h
trn1.4h
zip1.4h
uzp1.4h
rev32.4h
trn2.4h
zip2.4h
uzp2.4h
rev64.4h
saba.4h
uaba.4h
fmla.4h
srsra.4h
ursra.4h
ssra.4h
usra.4h
frinta.4h
fsub.4h
shsub.4h
uhsub.4h
sqsub.4h
uqsub.4h
bic.4h
fabd.4h
sabd.4h
uabd.4h
fadd.4h
srhadd.4h
urhadd.4h
shadd.4h
uhadd.4h
usqadd.4h
suqadd.4h
facge.4h
fcmge.4h
fcmle.4h
frecpe.4h
frsqrte.4h
scvtf.4h
ucvtf.4h
fneg.4h
sqneg.4h
sqrdmlah.4h
sqdmulh.4h
sqrdmulh.4h
sqrdmlsh.4h
cmhi.4h
sli.4h
mvni.4h
sri.4h
frinti.4h
movi.4h
sqshl.4h
uqshl.4h
sqrshl.4h
uqrshl.4h
srshl.4h
urshl.4h
sshl.4h
ushl.4h
fmul.4h
fminnm.4h
fmaxnm.4h
frintm.4h
rsubhn.4h
raddhn.4h
fmin.4h
smin.4h
umin.4h
sqshrn.4h
uqshrn.4h
sqrshrn.4h
uqrshrn.4h
frintn.4h
sqxtn.4h
uqxtn.4h
sqshrun.4h
sqrshrun.4h
sqxtun.4h
faddp.4h
sadalp.4h
uadalp.4h
saddlp.4h
uaddlp.4h
fminnmp.4h
fmaxnmp.4h
fminp.4h
sminp.4h
uminp.4h
frintp.4h
dup.4h
fmaxp.4h
smaxp.4h
umaxp.4h
fcmeq.4h
srshr.4h
urshr.4h
sshr.4h
ushr.4h
orr.4h
fcvtas.4h
fabs.4h
sqabs.4h
cmhs.4h
cls.4h
fmls.4h
fcvtms.4h
fcvtns.4h
frecps.4h
fcvtps.4h
frsqrts.4h
fcvtzs.4h
facgt.4h
fcmgt.4h
fcmlt.4h
fsqrt.4h
cmtst.4h
fcvtau.4h
sqshlu.4h
fcvtmu.4h
fcvtnu.4h
fcvtpu.4h
fcvtzu.4h
addv.4h
fdiv.4h
saddlv.4h
uaddlv.4h
fminnmv.4h
fmaxnmv.4h
fminv.4h
sminv.4h
uminv.4h
fmov.4h
fmaxv.4h
smaxv.4h
umaxv.4h
fmax.4h
smax.4h
umax.4h
fmulx.4h
frintx.4h
clz.4h
frintz.4h
trn1.8h
zip1.8h
uzp1.8h
rev32.8h
sabal2.8h
uabal2.8h
smlal2.8h
umlal2.8h
ssubl2.8h
usubl2.8h
sabdl2.8h
uabdl2.8h
saddl2.8h
uaddl2.8h
sshll2.8h
ushll2.8h
pmull2.8h
smull2.8h
umull2.8h
smlsl2.8h
umlsl2.8h
rsubhn2.8h
raddhn2.8h
sqshrn2.8h
uqshrn2.8h
sqrshrn2.8h
uqrshrn2.8h
trn2.8h
sqxtn2.8h
uqxtn2.8h
sqshrun2.8h
sqrshrun2.8h
sqxtun2.8h
zip2.8h
uzp2.8h
ssubw2.8h
usubw2.8h
saddw2.8h
uaddw2.8h
rev64.8h
saba.8h
uaba.8h
fmla.8h
srsra.8h
ursra.8h
ssra.8h
usra.8h
frinta.8h
fsub.8h
shsub.8h
uhsub.8h
sqsub.8h
uqsub.8h
bic.8h
fabd.8h
sabd.8h
uabd.8h
fadd.8h
srhadd.8h
urhadd.8h
shadd.8h
uhadd.8h
usqadd.8h
suqadd.8h
facge.8h
fcmge.8h
fcmle.8h
frecpe.8h
frsqrte.8h
scvtf.8h
ucvtf.8h
fneg.8h
sqneg.8h
sqrdmlah.8h
sqdmulh.8h
sqrdmulh.8h
sqrdmlsh.8h
cmhi.8h
sli.8h
mvni.8h
sri.8h
frinti.8h
movi.8h
sabal.8h
uabal.8h
smlal.8h
umlal.8h
ssubl.8h
usubl.8h
sabdl.8h
uabdl.8h
saddl.8h
uaddl.8h
sqshl.8h
uqshl.8h
sqrshl.8h
uqrshl.8h
srshl.8h
urshl.8h
sshl.8h
ushl.8h
sshll.8h
ushll.8h
pmull.8h
smull.8h
umull.8h
smlsl.8h
umlsl.8h
fmul.8h
fminnm.8h
fmaxnm.8h
frintm.8h
fmin.8h
smin.8h
umin.8h
frintn.8h
faddp.8h
sadalp.8h
uadalp.8h
saddlp.8h
uaddlp.8h
fminnmp.8h
fmaxnmp.8h
fminp.8h
sminp.8h
uminp.8h
frintp.8h
dup.8h
fmaxp.8h
smaxp.8h
umaxp.8h
fcmeq.8h
srshr.8h
urshr.8h
sshr.8h
ushr.8h
orr.8h
fcvtas.8h
fabs.8h
sqabs.8h
cmhs.8h
cls.8h
fmls.8h
fcvtms.8h
fcvtns.8h
frecps.8h
fcvtps.8h
frsqrts.8h
fcvtzs.8h
facgt.8h
fcmgt.8h
fcmlt.8h
fsqrt.8h
cmtst.8h
fcvtau.8h
sqshlu.8h
fcvtmu.8h
fcvtnu.8h
fcvtpu.8h
fcvtzu.8h
addv.8h
fdiv.8h
saddlv.8h
uaddlv.8h
fminnmv.8h
fmaxnmv.8h
fminv.8h
sminv.8h
uminv.8h
fmov.8h
fmaxv.8h
smaxv.8h
umaxv.8h
ssubw.8h
usubw.8h
saddw.8h
uaddw.8h
fmax.8h
smax.8h
umax.8h
fmulx.8h
frintx.8h
clz.8h
frintz.8h
ldaddah
sqrdmlah
ldsminah
lduminah
swpah
ldclrah
ldeorah
casah
ldsetah
ldsmaxah
ldumaxah
crc32ch
ldaddh
ldaddalh
ldsminalh
lduminalh
swpalh
ldclralh
ldeoralh
casalh
ldsetalh
ldsmaxalh
ldumaxalh
ldaddlh
ldsminlh
lduminlh
swplh
ldclrlh
ldeorlh
caslh
ldsetlh
sqdmulh
sqrdmulh
smulh
umulh
ldsmaxlh
ldumaxlh
ldsminh
lduminh
swph
ldarh
ldlarh
ldrh
ldclrh
stllrh
stlrh
ldeorh
ldtrh
strh
sttrh
ldurh
sturh
ldaxrh
ldxrh
stlxrh
stxrh
cash
sqrdmlsh
ldrsh
ldtrsh
ldursh
ldseth
ldsmaxh
ldumaxh
cmhi
frinti
movi
movk
ldaddal
sqdmlal
ldsminal
lduminal
caspal
swpal
ldclral
ldeoral
casal
ldsetal
ldsmaxal
ldumaxal
smsubl
umsubl
ldaddl
smaddl
umaddl
fcsel
sqshl
uqshl
sqrshl
uqrshl
srshl
urshl
sshl
ushl
sqdmull
ldsminl
lduminl
caspl
swpl
ldclrl
ldeorl
casl
sqdmlsl
sysl
ldsetl
fcvtl
fmul
fnmul
ldsmaxl
ldumaxl
sbfm
ubfm
prfm
fminnm
fmaxnm
frintm
prfum
fmin
ldsmin
ldumin
ccmn
sqshrn
uqshrn
sqrshrn
uqrshrn
frintn
fcvtn
sqxtn
uqxtn
sqshrun
sqrshrun
sqxtun
movn
fcvtxn
fccmp
fcmp
ldnp
stnp
adrp
casp
frintp
ldaxp
ldxp
stlxp
stxp
pmull2.1q
pmull.1q
fcmeq
ld1r
ld2r
ld3r
ld4r
ldar
ldlar
srshr
urshr
sshr
ushr
ldclr
stllr
stlr
ldeor
ldtr
sttr
extr
ldur
stur
ldaxr
ldxr
stlxr
stxr
fmla.s
sqrdmlah.s
sqdmulh.s
sqrdmulh.s
sqrdmlsh.s
sqdmlal.s
sqdmull.s
sqdmlsl.s
fmul.s
fmls.s
ins.s
smov.s
umov.s
fmulx.s
trn1.2s
zip1.2s
uzp1.2s
trn2.2s
zip2.2s
uzp2.2s
rev64.2s
saba.2s
uaba.2s
fmla.2s
srsra.2s
ursra.2s
ssra.2s
usra.2s
frinta.2s
fsub.2s
shsub.2s
uhsub.2s
sqsub.2s
uqsub.2s
bic.2s
fabd.2s
sabd.2s
uabd.2s
fadd.2s
srhadd.2s
urhadd.2s
shadd.2s
uhadd.2s
usqadd.2s
suqadd.2s
facge.2s
fcmge.2s
fcmle.2s
frecpe.2s
urecpe.2s
frsqrte.2s
ursqrte.2s
scvtf.2s
ucvtf.2s
fneg.2s
sqneg.2s
sqrdmlah.2s
sqdmulh.2s
sqrdmulh.2s
sqrdmlsh.2s
cmhi.2s
sli.2s
mvni.2s
sri.2s
frinti.2s
movi.2s
sqshl.2s
uqshl.2s
sqrshl.2s
uqrshl.2s
srshl.2s
urshl.2s
sshl.2s
ushl.2s
fmul.2s
fminnm.2s
fmaxnm.2s
frintm.2s
rsubhn.2s
raddhn.2s
fmin.2s
smin.2s
umin.2s
sqshrn.2s
uqshrn.2s
sqrshrn.2s
uqrshrn.2s
frintn.2s
sqxtn.2s
uqxtn.2s
sqshrun.2s
sqrshrun.2s
sqxtun.2s
faddp.2s
sadalp.2s
uadalp.2s
saddlp.2s
uaddlp.2s
fminnmp.2s
fmaxnmp.2s
fminp.2s
sminp.2s
uminp.2s
frintp.2s
dup.2s
fmaxp.2s
smaxp.2s
umaxp.2s
fcmeq.2s
srshr.2s
urshr.2s
sshr.2s
ushr.2s
orr.2s
fcvtas.2s
fabs.2s
sqabs.2s
cmhs.2s
cls.2s
fmls.2s
fcvtms.2s
fcvtns.2s
frecps.2s
fcvtps.2s
frsqrts.2s
fcvtzs.2s
facgt.2s
fcmgt.2s
fcmlt.2s
fsqrt.2s
cmtst.2s
fcvtau.2s
sqshlu.2s
fcvtmu.2s
fcvtnu.2s
fcvtpu.2s
fcvtzu.2s
fdiv.2s
fmov.2s
fmax.2s
smax.2s
umax.2s
fmulx.2s
frintx.2s
clz.2s
frintz.2s
sha1su0.4s
sha256su0.4s
trn1.4s
zip1.4s
uzp1.4s
sha1su1.4s
sha256su1.4s
sha256h2.4s
sabal2.4s
uabal2.4s
sqdmlal2.4s
smlal2.4s
umlal2.4s
ssubl2.4s
usubl2.4s
sabdl2.4s
uabdl2.4s
saddl2.4s
uaddl2.4s
sshll2.4s
ushll2.4s
sqdmull2.4s
smull2.4s
umull2.4s
sqdmlsl2.4s
smlsl2.4s
umlsl2.4s
rsubhn2.4s
raddhn2.4s
sqshrn2.4s
uqshrn2.4s
sqrshrn2.4s
uqrshrn2.4s
trn2.4s
sqxtn2.4s
uqxtn2.4s
sqshrun2.4s
sqrshrun2.4s
sqxtun2.4s
zip2.4s
uzp2.4s
ssubw2.4s
usubw2.4s
saddw2.4s
uaddw2.4s
rev64.4s
saba.4s
uaba.4s
fmla.4s
srsra.4s
ursra.4s
ssra.4s
usra.4s
frinta.4s
fsub.4s
shsub.4s
uhsub.4s
sqsub.4s
uqsub.4s
sha1c.4s
bic.4s
fabd.4s
sabd.4s
uabd.4s
fadd.4s
srhadd.4s
urhadd.4s
shadd.4s
uhadd.4s
usqadd.4s
suqadd.4s
facge.4s
fcmge.4s
fcmle.4s
frecpe.4s
urecpe.4s
frsqrte.4s
ursqrte.4s
scvtf.4s
ucvtf.4s
fneg.4s
sqneg.4s
sha256h.4s
sqrdmlah.4s
sqdmulh.4s
sqrdmulh.4s
sqrdmlsh.4s
cmhi.4s
sli.4s
mvni.4s
sri.4s
frinti.4s
movi.4s
sabal.4s
uabal.4s
sqdmlal.4s
smlal.4s
umlal.4s
ssubl.4s
usubl.4s
sabdl.4s
uabdl.4s
saddl.4s
uaddl.4s
sqshl.4s
uqshl.4s
sqrshl.4s
uqrshl.4s
srshl.4s
urshl.4s
sshl.4s
ushl.4s
sshll.4s
ushll.4s
sqdmull.4s
smull.4s
umull.4s
sqdmlsl.4s
smlsl.4s
umlsl.4s
fmul.4s
sha1m.4s
fminnm.4s
fmaxnm.4s
frintm.4s
fmin.4s
smin.4s
umin.4s
frintn.4s
sha1p.4s
faddp.4s
sadalp.4s
uadalp.4s
saddlp.4s
uaddlp.4s
fminnmp.4s
fmaxnmp.4s
fminp.4s
sminp.4s
uminp.4s
frintp.4s
dup.4s
fmaxp.4s
smaxp.4s
umaxp.4s
fcmeq.4s
srshr.4s
urshr.4s
sshr.4s
ushr.4s
orr.4s
fcvtas.4s
fabs.4s
sqabs.4s
cmhs.4s
cls.4s
fmls.4s
fcvtms.4s
fcvtns.4s
frecps.4s
fcvtps.4s
frsqrts.4s
fcvtzs.4s
facgt.4s
fcmgt.4s
fcmlt.4s
fsqrt.4s
cmtst.4s
fcvtau.4s
sqshlu.4s
fcvtmu.4s
fcvtnu.4s
fcvtpu.4s
fcvtzu.4s
addv.4s
fdiv.4s
saddlv.4s
uaddlv.4s
fminnmv.4s
fmaxnmv.4s
fminv.4s
sminv.4s
uminv.4s
fmov.4s
fmaxv.4s
smaxv.4s
umaxv.4s
ssubw.4s
usubw.4s
saddw.4s
uaddw.4s
fmax.4s
smax.4s
umax.4s
fmulx.4s
frintx.4s
clz.4s
frintz.4s
fcvtas
fabs
sqabs
subs
sbcs
adcs
bics
adds
ands
cmhs
fcvtms
fcvtns
frecps
fcvtps
frsqrts
fcvtzs
ldset
facgt
fcmgt
rbit
fcmlt
hint
fsqrt
cmtst
fcvt
fcvtau
sqshlu
fcvtmu
fcvtnu
fcvtpu
fcvtzu
fdiv
sdiv
udiv
csinv
fmov
crc32w
crc32cw
ldpsw
ldrsw
ldtrsw
ldursw
crc32x
fmax
ldsmax
ldumax
crc32cx
clrex
fmulx
frecpx
frintx
cbnz
tbnz
frintz
movz
.tlsdesccall 
# XRay Function Patchable RET.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
LIFETIME_END
BUNDLE
DBG_VALUE
LIFETIME_START
drps
eret
Machine Optimization Remark Emitter
Register Allocation
regalloc
Optimization Remark Emitter
    
                   !  
////////.
JJJJJJJ
JJJJJJJJJJJ
JJJJ@
?,,?r
??,?}
////;
JJJJJJJ
JJJJJJJJJJJ
JJJJ???
??????
???????
++++E
++++E
LLLLMMMMMM
LLLEMMMEMME
MMME
MMLLi
MMLLi
MMLLi
MMLLi
LLLLMMMMLLL
LLLLMMMMLLL
LLLLMMMMLL
LLLLMMMMLLLLMMMMML
MMLLi
MMLLi
MMMD
LLLLMMMMLLL
LLLLMMMMLL
MMMD
LLLLMMMMLL
MMMD
...D...D...D...D...D...D..D
,,,,YYYY;;;;JJJJ,,,
,,,,YYYY;;;;JJJJ,,,
,,,,,,,
,,,,,,,
,,,,,,,
YYJJ;;,,JJ;;YYJJ;;,,JJ;;U99
YYJJ;;,,JJ;;YYJJ;;,,JJ;;U99
zzzz
zzzz
;;;;JJJJ;;;;JJJJUD
,,,,YYYY;;;;JJJJU99
;;;;JJJJ;;;;JJJJUD
,,,,YYYY;;;;JJJJU
,,,,YYYY;;;;JJJJ@
PD33PD33PD33PDDDPDDDPDDDPD33PD33PD33P4
PD33PD33PD33PDDDPDDDPDDDPD33PD33PD33PD4
PD33PDDDPD33P4
PD33PDDDPD33PD4
,,,,,,,
zzzzzzz
;;;;;;;;zzz
;;;;J,,JJ;;JJ;;JJ,,JJ;;JJ;;J;,,
zzzzJJJ,;JJ
YYYYYYY
JJJJJJJ
JJJJJJJ
,,,,JJJ
,,,,,,,
;,,;YJJY,YY,J;;J;,,
;,,;YJJYJ;;J,,,,JJJJ;;;;;,,;YJJYJ;;J,,,,JJJJ;;;;;,,;YJJYJ;;J;,,;YJJYJ;;J;,,
,,,,;JJ
,,,,,,,,,,,
{{{{
----KKK
B|||C=
 K.D0L.D [.D [.D3
|L|CJ
[BJzJ
L|LC
BYzY
[{[BJzJ
L|LCYzY
[{[B
BzYz
{[{B
[BJzJ
L|LCYzY
[{[BJzJ
L|LCYzY
[{[BzJz
|L|C
BzYz
{[{B
Bzzz
|||C
Bzzz
|||C
|<|C;z
B|||C
B|||C
 K.D0L.D [.D [.D
zzzz{{{{
zzzz
zzzz{{{{
zzzz{{{{
zzzz
zzzz{{{{
zzzz{{{{
zzzz
zzzz{{{{
zzzz
JJJJzzz
zzzz
,,,,;;
YYY"
YYYYZZZZ,,,
JJJJYJJYYJJYJJJJYJJYYJJYJ;;J;;;;J;;J;;;;J;;JJ;;J,,,,,,,
ccccccccc
key.duration
source.notification.sema_disabled
sourcekitd_send_request_sync-before
sourcekitd_send_request_sync
request dropped while restoring service
restoring service
response
sourcekitd_send_request_sync-after
sourcekitd_send_request-before
sourcekitd_send_request
v16@?0^v8
sourcekitd_send_request-after
com.apple.SourceKitService.900.0.63.10
connection-event-handler
Connection interrupt
updateSemanticEditorDelay
disabling semantic editor for 
 seconds
connection invalid error (shutdown)
Received unexpected error event: 
internal_msg
Received unexpected message from service
semantic_editor_delay
tracing_enabled
handleInternalUIDRequest
service queried UID for: 
service queried string of UID: 
Unknown internal message
pingService
pinging service
ping
ping-event-handler
connection invalid error
Received unexpected error reply: 
service restored
swift-args.txt
active-operation.txt
sourcekit.swift.tracer.state
SimpleParse
PerformSema
AnnotAndDiag
OpenInterface
ReadDiagnostics
ReadSemanticInfo
ReadSyntaxInfo
IndexModule
IndexSource
CursorInfoForIFaceGen
CursorInfoForSource
RelatedIdents
FormatText
ExpandPlaceholder
CodeCompletion
CodeCompletionInit
swift-args
op-args
file-map
first
second
NULL
.nan
.NaN
.NAN
.inf
.Inf
.INF
^(\.[0-9]+|[0-9]+(\.[0-9]*)?)([eE][-+]?[0-9]+)?$
SOURCEKIT_TRACE_ROOT
initializeTracing
TRACE: Enabled with root: 
Unknown trace message
key.version_major
key.version_minor
key.results
key.request
key.notification
key.kind
key.accessibility
key.setter_accessibility
key.keyword
key.name
key.usr
key.original_usr
key.default_implementation_of
key.interested_usr
key.generic_params
key.generic_requirements
key.doc.full_as_xml
key.line
key.column
key.receiver_usr
key.is_dynamic
key.filepath
key.module_interface_name
key.hash
key.compilerargs
key.severity
key.offset
key.length
key.sourcefile
key.sourcetext
key.enablesyntaxmap
key.enablesubstructure
key.description
key.typename
key.runtime_name
key.selector_name
key.annotated_decl
key.fully_annotated_decl
key.doc.brief
key.context
key.moduleimportdepth
key.num_bytes_to_erase
key.not_recommended
key.annotations
key.diagnostic_stage
key.syntaxmap
key.is_system
key.related
key.inherits
key.conforms
key.extends
key.dependencies
key.entities
key.nameoffset
key.namelength
key.bodyoffset
key.bodylength
key.throwoffset
key.throwlength
key.is_local
key.inheritedtypes
key.attributes
key.attribute
key.elements
key.substructure
key.ranges
key.fixits
key.diagnostics
key.editor.format.options
key.codecomplete.options
key.codecomplete.filterrules
key.nextrequeststart
key.popular
key.unpopular
key.hide
key.platform
key.is_deprecated
key.is_unavailable
key.is_optional
key.message
key.introduced
key.deprecated
key.obsoleted
key.removecache
key.typeinterface
key.typeusr
key.containertypeusr
key.modulegroups
key.basename
key.argnames
key.selectorpieces
key.namekind
key.localization_key
key.is_zero_arg_selector
key.swift_version
key.enablediagnostics
key.groupname
key.actionname
key.synthesizedextensions
key.usingswiftargs
key.names
key.uids
key.syntactic_only
key.actionable
key.parent_loc
key.is_test_candidate
key.overrides
key.associated_usrs
key.modulename
key.related_decls
key.simplified
key.rangecontent
key.cancel_on_subsequent_request
key.renamelocations
key.locations
key.nametype
key.newname
key.categorizededits
key.categorizedranges
key.rangesworthnote
key.edits
key.endline
key.endcolumn
key.argindex
key.text
key.category
key.is_function_like
key.is_non_protocol_type
key.refactor_actions
key.retrieve_refactor_actions
key.actionuid
key.actionunavailablereason
error response (
Connection Interrupted
Request Invalid
Request Failed
Request Cancelled
Trying to index an empty array.
SOURCEKIT_LOGGING
sourcekitd_initialize
initializing
sourcekit
SOURCEKITD FATAL ERROR: %s
sourcekitd_shutdown
shutting down
Error while parsing
Expected value
Expected string as key
Found space in non-string value
Expected value as array, dictionary, or scalar
 at: 
<<NULL>>
B24@?0r*8^v16
sourcekitd error did not resolve to a known kind
invalid sourcekitd error object
B24@?0Q8^v16
sourcekitd object did not resolve to a known type
INFINITY
-inf
-INFINITY
-nan
-NaN
0.0E+0
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
Tag_File
Tag_Section
Tag_Symbol
Tag_CPU_raw_name
Tag_CPU_name
Tag_CPU_arch
Tag_CPU_arch_profile
Tag_ARM_ISA_use
Tag_THUMB_ISA_use
Tag_FP_arch
Tag_WMMX_arch
Tag_Advanced_SIMD_arch
Tag_PCS_config
Tag_ABI_PCS_R9_use
Tag_ABI_PCS_RW_data
Tag_ABI_PCS_RO_data
Tag_ABI_PCS_GOT_use
Tag_ABI_PCS_wchar_t
Tag_ABI_FP_rounding
Tag_ABI_FP_denormal
Tag_ABI_FP_exceptions
Tag_ABI_FP_user_exceptions
Tag_ABI_FP_number_model
Tag_ABI_align_needed
Tag_ABI_align_preserved
Tag_ABI_enum_size
Tag_ABI_HardFP_use
Tag_ABI_VFP_args
Tag_ABI_WMMX_args
Tag_ABI_optimization_goals
Tag_ABI_FP_optimization_goals
Tag_compatibility
Tag_CPU_unaligned_access
Tag_FP_HP_extension
Tag_ABI_FP_16bit_format
Tag_MPextension_use
Tag_DIV_use
Tag_DSP_extension
Tag_nodefaults
Tag_also_compatible_with
Tag_T2EE_use
Tag_conformance
Tag_Virtualization_use
Tag_VFP_arch
Tag_VFP_HP_extension
Tag_ABI_align8_needed
Tag_ABI_align8_preserved
Tag_
0x%08x / 0x%08x = %.2f%%
%Y-%m-%d %H:%M:%S
%.9lu
may only occur zero or one times!
must occur exactly one time!
: for the -
 option: 
: CommandLine Error: Option '
' registered more than once!
inconsistency in registered CommandLine options
Cannot specify more than one option with cl::ConsumeAfter!
    =
 -   
    -
uint
string
 (default: 
*no default*
' value invalid for uint argument!
' value invalid for integer argument!
TRUE
True
FALSE
False
' is invalid value for boolean argument! Try 0 or 1
General options
Generic Options
help-list
Display list of available options (-help-list-hidden for more)
help-list-hidden
Display list of all available options
Display available options (-help-hidden for more)
help-hidden
Display all available options
print-options
Print non-default options after command line parsing
print-all-options
Print all option values after command line parsing
version
Display the version of this program
= *cannot print option value*
LLVM (http://llvm.org/):
LLVM
 version 
9.0.0
Optimized build
  Default target: 
  Host CPU: 
OVERVIEW: 
USAGE: 
 [subcommand]
 [options]
SUBCOMMAND '
SUBCOMMANDS:
  Type "
 <subcommand> -help" to get more help on a specific subcommand
OPTIONS:
  This option category has no options.
= *unknown option value*
DW_TAG_BORLAND_Delphi_variant
DW_TAG_BORLAND_Delphi_set
DW_TAG_BORLAND_Delphi_dynamic_array
DW_TAG_BORLAND_Delphi_string
DW_TAG_BORLAND_property
DW_TAG_APPLE_property
DW_TAG_GNU_formal_parameter_pack
DW_TAG_GNU_template_parameter_pack
DW_TAG_GNU_template_template_param
DW_TAG_class_template
DW_TAG_function_template
DW_TAG_format_label
DW_TAG_MIPS_loop
DW_TAG_immutable_type
DW_TAG_skeleton_unit
DW_TAG_call_site_parameter
DW_TAG_call_site
DW_TAG_atomic_type
DW_TAG_dynamic_type
DW_TAG_generic_subrange
DW_TAG_coarray_type
DW_TAG_template_alias
DW_TAG_rvalue_reference_type
DW_TAG_type_unit
DW_TAG_shared_type
DW_TAG_condition
DW_TAG_imported_unit
DW_TAG_partial_unit
DW_TAG_unspecified_type
DW_TAG_imported_module
DW_TAG_namespace
DW_TAG_interface_type
DW_TAG_restrict_type
DW_TAG_dwarf_procedure
DW_TAG_volatile_type
DW_TAG_variable
DW_TAG_variant_part
DW_TAG_try_block
DW_TAG_thrown_type
DW_TAG_template_value_parameter
DW_TAG_template_type_parameter
DW_TAG_subprogram
DW_TAG_packed_type
DW_TAG_namelist_item
DW_TAG_namelist
DW_TAG_friend
DW_TAG_file_type
DW_TAG_enumerator
DW_TAG_constant
DW_TAG_const_type
DW_TAG_catch_block
DW_TAG_base_type
DW_TAG_access_declaration
DW_TAG_with_stmt
DW_TAG_subrange_type
DW_TAG_set_type
DW_TAG_ptr_to_member_type
DW_TAG_module
DW_TAG_inlined_subroutine
DW_TAG_inheritance
DW_TAG_common_inclusion
DW_TAG_common_block
DW_TAG_variant
DW_TAG_unspecified_parameters
DW_TAG_union_type
DW_TAG_typedef
DW_TAG_subroutine_type
DW_TAG_structure_type
DW_TAG_string_type
DW_TAG_compile_unit
DW_TAG_reference_type
DW_TAG_pointer_type
DW_TAG_member
DW_TAG_lexical_block
DW_TAG_label
DW_TAG_imported_declaration
DW_TAG_formal_parameter
DW_TAG_enumeration_type
DW_TAG_entry_point
DW_TAG_class_type
DW_TAG_array_type
DW_TAG_null
DW_CHILDREN_yes
DW_CHILDREN_no
DW_AT_APPLE_property
DW_AT_APPLE_objc_complete_type
DW_AT_APPLE_property_attribute
DW_AT_APPLE_property_setter
DW_AT_APPLE_property_getter
DW_AT_APPLE_property_name
DW_AT_APPLE_omit_frame_ptr
DW_AT_APPLE_runtime_class
DW_AT_APPLE_major_runtime_vers
DW_AT_APPLE_block
DW_AT_APPLE_isa
DW_AT_APPLE_flags
DW_AT_APPLE_optimized
DW_AT_LLVM_isysroot
DW_AT_LLVM_config_macros
DW_AT_LLVM_include_path
DW_AT_BORLAND_closure
DW_AT_BORLAND_Delphi_frameptr
DW_AT_BORLAND_Delphi_return
DW_AT_BORLAND_Delphi_ABI
DW_AT_BORLAND_Delphi_interface
DW_AT_BORLAND_Delphi_anonymous_method
DW_AT_BORLAND_Delphi_destructor
DW_AT_BORLAND_Delphi_constructor
DW_AT_BORLAND_Delphi_metaclass
DW_AT_BORLAND_Delphi_record
DW_AT_BORLAND_Delphi_class
DW_AT_BORLAND_Delphi_unit
DW_AT_BORLAND_property_default
DW_AT_BORLAND_property_index
DW_AT_BORLAND_property_implements
DW_AT_BORLAND_property_write
DW_AT_BORLAND_property_read
DW_AT_GNU_discriminator
DW_AT_GNU_pubtypes
DW_AT_GNU_pubnames
DW_AT_GNU_addr_base
DW_AT_GNU_ranges_base
DW_AT_GNU_dwo_id
DW_AT_GNU_dwo_name
DW_AT_GNU_macros
DW_AT_GNU_odr_signature
DW_AT_GNU_template_name
DW_AT_GNU_vector
DW_AT_body_end
DW_AT_body_begin
DW_AT_src_coords
DW_AT_mac_info
DW_AT_src_info
DW_AT_sf_names
DW_AT_MIPS_assumed_size
DW_AT_MIPS_assumed_shape_dopetype
DW_AT_MIPS_allocatable_dopetype
DW_AT_MIPS_ptr_dopetype
DW_AT_MIPS_stride_elem
DW_AT_MIPS_stride_byte
DW_AT_MIPS_has_inlines
DW_AT_MIPS_clone_origin
DW_AT_MIPS_abstract_name
DW_AT_MIPS_stride
DW_AT_MIPS_linkage_name
DW_AT_MIPS_software_pipeline_depth
DW_AT_MIPS_loop_unroll_factor
DW_AT_MIPS_epilog_begin
DW_AT_MIPS_tail_loop_begin
DW_AT_MIPS_loop_begin
DW_AT_loclists_base
DW_AT_defaulted
DW_AT_deleted
DW_AT_export_symbols
DW_AT_alignment
DW_AT_noreturn
DW_AT_call_data_value
DW_AT_call_data_location
DW_AT_call_target_clobbered
DW_AT_call_target
DW_AT_call_tail_call
DW_AT_call_pc
DW_AT_call_parameter
DW_AT_call_origin
DW_AT_call_value
DW_AT_call_return_pc
DW_AT_call_all_tail_calls
DW_AT_call_all_source_calls
DW_AT_call_all_calls
DW_AT_macros
DW_AT_rvalue_reference
DW_AT_reference
DW_AT_dwo_name
DW_AT_dwo_id
DW_AT_rnglists_base
DW_AT_addr_base
DW_AT_str_offsets_base
DW_AT_rank
DW_AT_string_length_byte_size
DW_AT_string_length_bit_size
DW_AT_linkage_name
DW_AT_enum_class
DW_AT_const_expr
DW_AT_data_bit_offset
DW_AT_main_subprogram
DW_AT_signature
DW_AT_recursive
DW_AT_pure
DW_AT_elemental
DW_AT_endianity
DW_AT_object_pointer
DW_AT_explicit
DW_AT_threads_scaled
DW_AT_mutable
DW_AT_picture_string
DW_AT_digit_count
DW_AT_decimal_sign
DW_AT_small
DW_AT_decimal_scale
DW_AT_binary_scale
DW_AT_description
DW_AT_call_line
DW_AT_call_file
DW_AT_call_column
DW_AT_trampoline
DW_AT_ranges
DW_AT_extension
DW_AT_use_UTF8
DW_AT_entry_pc
DW_AT_byte_stride
DW_AT_data_location
DW_AT_associated
DW_AT_allocated
DW_AT_vtable_elem_location
DW_AT_virtuality
DW_AT_variable_parameter
DW_AT_use_location
DW_AT_type
DW_AT_static_link
DW_AT_specification
DW_AT_segment
DW_AT_priority
DW_AT_namelist_item
DW_AT_macro_info
DW_AT_identifier_case
DW_AT_friend
DW_AT_frame_base
DW_AT_external
DW_AT_encoding
DW_AT_discr_list
DW_AT_declaration
DW_AT_decl_line
DW_AT_decl_file
DW_AT_decl_column
DW_AT_data_member_location
DW_AT_count
DW_AT_calling_convention
DW_AT_base_types
DW_AT_artificial
DW_AT_address_class
DW_AT_accessibility
DW_AT_abstract_origin
DW_AT_upper_bound
DW_AT_bit_stride
DW_AT_start_scope
DW_AT_return_addr
DW_AT_prototyped
DW_AT_producer
DW_AT_lower_bound
DW_AT_is_optional
DW_AT_inline
DW_AT_default_value
DW_AT_containing_type
DW_AT_const_value
DW_AT_comp_dir
DW_AT_common_reference
DW_AT_string_length
DW_AT_import
DW_AT_visibility
DW_AT_discr_value
DW_AT_discr
DW_AT_language
DW_AT_high_pc
DW_AT_low_pc
DW_AT_stmt_list
DW_AT_bit_size
DW_AT_bit_offset
DW_AT_byte_size
DW_AT_ordering
DW_AT_name
DW_AT_location
DW_AT_sibling
DW_FORM_GNU_strp_alt
DW_FORM_GNU_ref_alt
DW_FORM_GNU_str_index
DW_FORM_GNU_addr_index
DW_FORM_rnglistx
DW_FORM_loclistx
DW_FORM_implicit_const
DW_FORM_ref_sig8
DW_FORM_line_strp
DW_FORM_data16
DW_FORM_strp_sup
DW_FORM_ref_sup
DW_FORM_addrx
DW_FORM_strx
DW_FORM_flag_present
DW_FORM_exprloc
DW_FORM_sec_offset
DW_FORM_indirect
DW_FORM_ref_udata
DW_FORM_ref8
DW_FORM_ref4
DW_FORM_ref2
DW_FORM_ref1
DW_FORM_ref_addr
DW_FORM_udata
DW_FORM_strp
DW_FORM_sdata
DW_FORM_flag
DW_FORM_data1
DW_FORM_block1
DW_FORM_block
DW_FORM_string
DW_FORM_data8
DW_FORM_data4
DW_FORM_data2
DW_FORM_block4
DW_FORM_block2
DW_FORM_addr
DW_OP_LLVM_fragment
DW_OP_GNU_const_index
DW_OP_GNU_addr_index
DW_OP_GNU_push_tls_address
DW_OP_reinterpret
DW_OP_convert
DW_OP_xderef_type
DW_OP_deref_type
DW_OP_regval_type
DW_OP_const_type
DW_OP_entry_value
DW_OP_constx
DW_OP_addrx
DW_OP_implicit_pointer
DW_OP_stack_value
DW_OP_implicit_value
DW_OP_bit_piece
DW_OP_call_frame_cfa
DW_OP_form_tls_address
DW_OP_call_ref
DW_OP_call4
DW_OP_call2
DW_OP_push_object_address
DW_OP_nop
DW_OP_xderef_size
DW_OP_deref_size
DW_OP_piece
DW_OP_bregx
DW_OP_fbreg
DW_OP_regx
DW_OP_breg31
DW_OP_breg30
DW_OP_breg29
DW_OP_breg28
DW_OP_breg27
DW_OP_breg26
DW_OP_breg25
DW_OP_breg24
DW_OP_breg23
DW_OP_breg22
DW_OP_breg21
DW_OP_breg20
DW_OP_breg19
DW_OP_breg18
DW_OP_breg17
DW_OP_breg16
DW_OP_breg15
DW_OP_breg14
DW_OP_breg13
DW_OP_breg12
DW_OP_breg11
DW_OP_breg10
DW_OP_breg9
DW_OP_breg8
DW_OP_breg7
DW_OP_breg6
DW_OP_breg5
DW_OP_breg4
DW_OP_breg3
DW_OP_breg2
DW_OP_breg1
DW_OP_breg0
DW_OP_reg31
DW_OP_reg30
DW_OP_reg29
DW_OP_reg28
DW_OP_reg27
DW_OP_reg26
DW_OP_reg25
DW_OP_reg24
DW_OP_reg23
DW_OP_reg22
DW_OP_reg21
DW_OP_reg20
DW_OP_reg19
DW_OP_reg18
DW_OP_reg17
DW_OP_reg16
DW_OP_reg15
DW_OP_reg14
DW_OP_reg13
DW_OP_reg12
DW_OP_reg11
DW_OP_reg10
DW_OP_reg9
DW_OP_reg8
DW_OP_reg7
DW_OP_reg6
DW_OP_reg5
DW_OP_reg4
DW_OP_reg3
DW_OP_reg2
DW_OP_reg1
DW_OP_reg0
DW_OP_lit31
DW_OP_lit30
DW_OP_lit29
DW_OP_lit28
DW_OP_lit27
DW_OP_lit26
DW_OP_lit25
DW_OP_lit24
DW_OP_lit23
DW_OP_lit22
DW_OP_lit21
DW_OP_lit20
DW_OP_lit19
DW_OP_lit18
DW_OP_lit17
DW_OP_lit16
DW_OP_lit15
DW_OP_lit14
DW_OP_lit13
DW_OP_lit12
DW_OP_lit11
DW_OP_lit10
DW_OP_lit9
DW_OP_lit8
DW_OP_lit7
DW_OP_lit6
DW_OP_lit5
DW_OP_lit4
DW_OP_lit3
DW_OP_lit2
DW_OP_lit1
DW_OP_lit0
DW_OP_ne
DW_OP_lt
DW_OP_le
DW_OP_gt
DW_OP_ge
DW_OP_eq
DW_OP_bra
DW_OP_skip
DW_OP_xor
DW_OP_shra
DW_OP_shr
DW_OP_shl
DW_OP_plus_uconst
DW_OP_plus
DW_OP_or
DW_OP_not
DW_OP_neg
DW_OP_mul
DW_OP_mod
DW_OP_minus
DW_OP_div
DW_OP_and
DW_OP_abs
DW_OP_xderef
DW_OP_rot
DW_OP_swap
DW_OP_pick
DW_OP_over
DW_OP_drop
DW_OP_dup
DW_OP_consts
DW_OP_constu
DW_OP_const8s
DW_OP_const8u
DW_OP_const4s
DW_OP_const4u
DW_OP_const2s
DW_OP_const2u
DW_OP_const1s
DW_OP_const1u
DW_OP_deref
DW_OP_addr
DW_ATE_address
DW_ATE_boolean
DW_ATE_complex_float
DW_ATE_float
DW_ATE_signed
DW_ATE_signed_char
DW_ATE_unsigned
DW_ATE_unsigned_char
DW_ATE_imaginary_float
DW_ATE_packed_decimal
DW_ATE_numeric_string
DW_ATE_edited
DW_ATE_signed_fixed
DW_ATE_unsigned_fixed
DW_ATE_decimal_float
DW_ATE_UTF
DW_ATE_UCS
DW_ATE_ASCII
DW_ACCESS_public
DW_ACCESS_protected
DW_ACCESS_private
DW_VIRTUALITY_none
DW_VIRTUALITY_virtual
DW_VIRTUALITY_pure_virtual
DW_LANG_BORLAND_Delphi
DW_LANG_GOOGLE_RenderScript
DW_LANG_Mips_Assembler
DW_LANG_RenderScript
DW_LANG_Fortran08
DW_LANG_Fortran03
DW_LANG_C_plus_plus_14
DW_LANG_Dylan
DW_LANG_Julia
DW_LANG_Swift
DW_LANG_C11
DW_LANG_Rust
DW_LANG_OCaml
DW_LANG_C_plus_plus_11
DW_LANG_C_plus_plus_03
DW_LANG_Haskell
DW_LANG_Modula3
DW_LANG_Go
DW_LANG_OpenCL
DW_LANG_Python
DW_LANG_D
DW_LANG_UPC
DW_LANG_ObjC_plus_plus
DW_LANG_ObjC
DW_LANG_PLI
DW_LANG_Fortran95
DW_LANG_Ada95
DW_LANG_C99
DW_LANG_Java
DW_LANG_Modula2
DW_LANG_Pascal83
DW_LANG_Fortran90
DW_LANG_Fortran77
DW_LANG_Cobol85
DW_LANG_Cobol74
DW_LANG_C_plus_plus
DW_LANG_Ada83
DW_LANG_C
DW_LANG_C89
DW_CC_LLVM_vectorcall
DW_CC_BORLAND_fastcall
DW_CC_BORLAND_thiscall
DW_CC_BORLAND_msreturn
DW_CC_BORLAND_msfastcall
DW_CC_BORLAND_pascal
DW_CC_BORLAND_stdcall
DW_CC_BORLAND_safecall
DW_CC_GNU_borland_fastcall_i386
DW_CC_pass_by_value
DW_CC_pass_by_reference
DW_CC_nocall
DW_CC_program
DW_CC_normal
DW_MACINFO_vendor_ext
DW_MACINFO_end_file
DW_MACINFO_start_file
DW_MACINFO_undef
DW_MACINFO_define
DW_ATOM_null
DW_ATOM_die_offset
DW_ATOM_cu_offset
DW_ATOM_die_tag
DW_ATOM_type_flags
DW_ATOM_qual_name_hash
DW_ATOM_ext_types
NONE
VARIABLE
OTHER
UNUSED5
UNUSED6
UNUSED7
EXTERNAL
STATIC
Multiple errors
Inconvertible error value. An error has occurred that could not be converted to a known std::error_code. Please file a bug.
Error
Multiple errors:
LLVM ERROR: 
view-background
Execute graph viewer in the background. Creates tmp file litter.
Error: 
Writing '
'... 
Trying 'open' program... 
xdg-open
Trying 'xdg-open' program... 
Graphviz
Running 'Graphviz' program... 
xdot|xdot.py
Running 'xdot.py' program... 
dot|fdp|neato|twopi|circo
-Tps
-Nfontname=Courier
-Gsize=7.5,10
Running '
' program... 
--spartan
dotty
Running 'dotty' program... 
Error: Couldn't find a usable graph viewer program:
Remember to erase graph file: 
  Tried '
 x s
BCSymbolMap Version:
warning: missing version string. Assuming 1.0.
BCSymbolMap Version: 1.0
warning: symbol map version 
is not supported. Not unobfuscating.
BCSymbolMap Version: 2.0
rng-seed
Seed for the random number generator
replacement string contained trailing backslash
invalid backreference string '
Included from 
warning: 
note: 
vfpv2
vfpv3
vfpv3-fp16
vfpv3-d16
vfpv3-d16-fp16
vfpv3xd
vfpv3xd-fp16
vfpv4
vfpv4-d16
fpv4-sp-d16
fpv5-d16
fpv5-sp-d16
neon-fp16
neon-vfpv4
neon-fp-armv8
crypto-neon-fp-armv8
softvfp
arm2
arm3
arm6
arm7m
arm9312
arm1136jz-s
5TEJ
v6kz
7E-M
v7em
8.1-A
8.2-A
8-M.Baseline
v8m.base
8-M.Mainline
+crc
-crc
+dsp
-dsp
+fp-only-sp
+d16
-fp-only-sp
-d16
+fp-armv8
+vfp4
-fp-armv8
+vfp3
+fp16
-vfp4
-fp16
+vfp2
-vfp3
-vfp2
+neon
+crypto
-crypto
-neon
idiv
virt
+fullfp16
-fullfp16
+ras
-ras
maverick
v6hl
v6-m
v6sm
v6s-m
v6zk
v7-a
v7hl
v7-r
v7-m
v7e-m
v8-a
v8.1-a
v8.2-a
v8-r
v8-m.base
v8-m.main
+v8.1a
+v8.2a
fpe2
fpe3
vfp3-d16
vfp4-d16
fp4-sp-d16
vfpv4-sp-d16
fp4-dp-d16
fpv4-dp-d16
fp5-sp-d16
fp5-dp-d16
fpv5-dp-d16
neon-vfpv3
track-memory
Enable -time-passes memory tracking (this may be slow)
File to append -stats and -timer output to
info-output-file
Error opening info-output-file '
 for appending!
  Total Execution Time: %5.4f seconds (%5.4f wall clock)
   ---User Time---
   --System Time--
   --User+System--
   ---Wall Time---
  ---Mem---
  --- Name ---
Total
        -----     
  %7.4f (%5.1f%%)
%9lld  
bpfel
bpfeb
mipsel
mips64
mips64el
msp430
powerpc
powerpc64
powerpc64le
riscv32
riscv64
sparc
sparcv9
sparcel
s390x
tcele
x86_64
nvptx
nvptx64
igil32
igil64
air64
gpu_32
gpu_64
le32
le64
amdil
amdil64
hsail
hsail64
spir
spir64
kalimba
shave
lanai
wasm32
wasm64
renderscript32
renderscript64
scei
nvidia
myriad
mesa
cloudabi
darwin
dragonfly
freebsd
fuchsia
kfreebsd
linux
macosx
netbsd
openbsd
solaris
windows
haiku
minix
rtems
nacl
bitrig
cuda
nvcl
amdhsa
elfiamcu
tvos
watchos
bridgeos
mesa3d
contiki
gnuabi64
gnueabi
gnueabihf
gnux32
code16
eabi
eabihf
android
musl
musleabi
musleabihf
msvc
itanium
cygnus
amdopencl
coreclr
opencl
ppc64
ppc32
ppc64le
systemz
bpf_be
bpf_le
coff
macho
macos
win32
kalimba3
kalimba4
kalimba5
i786
i886
i986
amd64
xscaleeb
mipseb
mipsallegrex
mipsallegrexel
mips64eb
sparc64
cygwin
mingw
androideabi
Unexpected token in Key Value.
Already encountered an anchor for this node!
Already encountered a tag for this node!
Unexpected token. Expected Key or Block End
Unexpected token. Expected Key, Flow Entry, or Flow Mapping End.
Unexpected token. Expected Block Entry or Block End.
Could not find closing ]!
Expected , between entries!
Could not find expected : for simple key
-?:,[]{}#&*!|>'"%@`
Unrecognized character while tokenizing.
Found unexpected ':' while scanning a plain scalar
,:?[]{}
Found invalid tab character in indentation
Got empty plain scalar
Expected quote at end of scalar
A text line is less indented than the block scalar
Leading all-spaces line must be smaller than the block indent
Expected a line break after block scalar header
Not dealing with this yet
#;/?:@&=+$,_.!~*'()[]
Got empty alias or anchor
YAML
Can only iterate over the stream once
tag:yaml.org,2002:
Unexpected token
Unrecognized escape code!
invalid call
                
invalid boolean
invalid number
out of range number
IO failure on output stream.
[:<:]]
[:>:]]
alnum
alpha
blank
cntrl
digit
graph
lower
print
punct
space
upper
xdigit
alert
backspace
newline
vertical-tab
form-feed
carriage-return
exclamation-mark
quotation-mark
number-sign
dollar-sign
percent-sign
ampersand
apostrophe
left-parenthesis
right-parenthesis
asterisk
plus-sign
comma
hyphen
hyphen-minus
period
full-stop
slash
solidus
three
four
five
seven
eight
nine
colon
semicolon
less-than-sign
equals-sign
greater-than-sign
question-mark
commercial-at
left-square-bracket
backslash
reverse-solidus
right-square-bracket
circumflex
circumflex-accent
underscore
low-line
grave-accent
left-brace
left-curly-bracket
vertical-line
right-brace
right-curly-bracket
tilde
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz
0123456789
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
abcdefghijklmnopqrstuvwxyz
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~ 
!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
ABCDEFGHIJKLMNOPQRSTUVWXYZ
0123456789ABCDEFabcdef
REG_NOMATCH
REG_BADPAT
REG_ECOLLATE
REG_ECTYPE
REG_EESCAPE
REG_ESUBREG
REG_EBRACK
REG_EPAREN
REG_EBRACE
REG_BADBR
REG_ERANGE
REG_ESPACE
REG_BADRPT
REG_EMPTY
REG_ASSERT
REG_INVARG
REG_0x%x
llvm_regexec() failed to match
invalid regular expression
invalid collating element
invalid character class
trailing backslash (\)
invalid backreference number
brackets ([ ]) not balanced
parentheses not balanced
braces not balanced
invalid repetition count(s)
invalid character range
out of memory
repetition-operator operand invalid
empty (sub)expression
"can't happen" -- you found a bug
invalid argument to regex routine
*** unknown regexp error code ***
x86_64-apple-macosx10.9
-darwin
0123456789abcdef
TMPDIR
TEMP
TEMPDIR
/var/tmp/
-%%%%%%.
colors
Error waiting for child process
Program could not be executed
 (core dumped)
Executable "
" doesn't exist!
posix_spawn failed
PATH
llvm-symbolizer
v8@?0
%7.4f] 
com.apple.console
Level
Message
<<INVALID>>
UIDRegistryImpl
no-rip
 + [.-
@TLSGD
@TLSLD
@TLSLDM
@GOTTPOFF
@INDNTPOFF
@TPOFF
@DTPOFF
@NTPOFF
@GOTNTPOFF
@GOTPCREL
@GOT
@GOTOFF
@PLT
@TLVP
@SECREL32
subreg
(%rip)
__IMPORT
__pointers
_fltused
__fltused
@feat.00
X86 Assembly Printer
no-x86-call-frame-opt
Avoid optimizing x86 call frames for size
X86 Optimize Call Frame
X86 pseudo instruction expansion pass
fixup-byte-word-insts
Change byte and word instructions to larger sizes
X86 Byte/Word Instruction Fixup
x86-fixup-bw-insts
X86 LEA Fixup
X86 Fixup SetCC
Stack overflow!
Access past stack top!
Stack empty??
Stack cannot be empty!
fixed input regs must be last on the x87 stack
output regs must be last on the x87 stack
clobbers must be last on the x87 stack
implicitly popped regs must be last on the x87 stack
Cannot pop empty stack!
X86 FP Stackifier
hipe.literals
Can't generate HiPE prologue without runtime parameters
AMD64_LEAF_WORDS
X86_LEAF_WORDS
erlang.
bif_
P_NSP_LIMIT
Segmented stacks does not support fastcall with nested function.
inc_stack_0
HiPE literal 
 required but not provided
Segmented stacks not supported on FreeBSD i386.
__chkstk_stub
Can't handle guaranteed tail call under win64 yet
_alloca
_chkstk
__main
X86 DAG->DAG Instruction Selection
__morestack_allocate_stack_space
=r,0,
xchgl
%eax,
%edx
%eax
rorw
$$8,
${0:w}
rorl
$$16,
~{cc}
~{flags}
~{fpsr}
~{dirflag}
rolw
bswapq
${0:q}
bswapl
X86ISD::BSF
X86ISD::BSR
X86ISD::SHLD
X86ISD::SHRD
X86ISD::FAND
X86ISD::FOR
X86ISD::FXOR
X86ISD::FANDN
X86ISD::CALL
X86ISD::RDTSC_DAG
X86ISD::RDTSCP_DAG
X86ISD::RDPMC_DAG
X86ISD::CMP
X86ISD::COMI
X86ISD::UCOMI
X86ISD::BT
X86ISD::SETCC
X86ISD::SELECT
X86ISD::SELECTS
X86ISD::SETCC_CARRY
X86ISD::FSETCC
X86ISD::FSETCCM
X86ISD::FSETCCM_RND
X86ISD::CMOV
X86ISD::BRCOND
X86ISD::RET_FLAG
X86ISD::IRET
X86ISD::REP_STOS
X86ISD::REP_MOVS
X86ISD::GlobalBaseReg
X86ISD::Wrapper
X86ISD::WrapperRIP
X86ISD::MOVDQ2Q
X86ISD::MMX_MOVD2W
X86ISD::MMX_MOVW2D
X86ISD::PEXTRB
X86ISD::PEXTRW
X86ISD::INSERTPS
X86ISD::PINSRB
X86ISD::PINSRW
X86ISD::MMX_PINSRW
X86ISD::PSHUFB
X86ISD::PSADBW
X86ISD::DBPSADBW
X86ISD::ANDNP
X86ISD::BLENDI
X86ISD::SHRUNKBLEND
X86ISD::ADDSUB
X86ISD::FADD_RND
X86ISD::FSUB_RND
X86ISD::FMUL_RND
X86ISD::FDIV_RND
X86ISD::FMAX_RND
X86ISD::FMIN_RND
X86ISD::FSQRT_RND
X86ISD::FSQRTS_RND
X86ISD::FGETEXP_RND
X86ISD::FGETEXPS_RND
X86ISD::VGETMANT
X86ISD::VGETMANTS
X86ISD::SCALEF
X86ISD::SCALEFS
X86ISD::ADDUS
X86ISD::SUBUS
X86ISD::ADDS
X86ISD::SUBS
X86ISD::AVG
X86ISD::HADD
X86ISD::HSUB
X86ISD::FHADD
X86ISD::FHSUB
X86ISD::ABS
X86ISD::CONFLICT
X86ISD::FMAX
X86ISD::FMIN
X86ISD::FMAXC
X86ISD::FMINC
X86ISD::FRSQRT
X86ISD::FRCP
X86ISD::FRSQRTS
X86ISD::FRCPS
X86ISD::TLSADDR
X86ISD::TLSBASEADDR
X86ISD::TLSCALL
X86ISD::EH_RETURN
X86ISD::EH_SJLJ_SETJMP
X86ISD::EH_SJLJ_LONGJMP
X86ISD::EH_SJLJ_SETUP_DISPATCH
X86ISD::TC_RETURN
X86ISD::VZEXT_MOVL
X86ISD::VZEXT
X86ISD::VSEXT
X86ISD::VTRUNC
X86ISD::VTRUNCUS
X86ISD::VTRUNCS
X86ISD::VFPEXT
X86ISD::VFPEXT_RND
X86ISD::VFPEXTS_RND
X86ISD::VFPROUND
X86ISD::VFPROUND_RND
X86ISD::VFPROUNDS_RND
X86ISD::CVT2MASK
X86ISD::VSHLDQ
X86ISD::VSRLDQ
X86ISD::VSHL
X86ISD::VSRL
X86ISD::VSRA
X86ISD::VSRAV
X86ISD::VSHLI
X86ISD::VSRLI
X86ISD::VSRAI
X86ISD::VROTLI
X86ISD::VROTRI
X86ISD::CMPP
X86ISD::PCMPEQ
X86ISD::PCMPGT
X86ISD::PCMPEQM
X86ISD::PCMPGTM
X86ISD::MULTISHIFT
X86ISD::CMPM
X86ISD::CMPMU
X86ISD::CMPM_RND
X86ISD::ADD
X86ISD::SUB
X86ISD::ADC
X86ISD::SBB
X86ISD::SMUL
X86ISD::INC
X86ISD::DEC
X86ISD::OR
X86ISD::XOR
X86ISD::AND
X86ISD::BEXTR
X86ISD::UMUL
X86ISD::SMUL8
X86ISD::UMUL8
X86ISD::UDIVREM8_ZEXT_HREG
X86ISD::SDIVREM8_SEXT_HREG
X86ISD::MUL_IMM
X86ISD::MOVMSK
X86ISD::PTEST
X86ISD::TESTP
X86ISD::TESTM
X86ISD::TESTNM
X86ISD::KORTEST
X86ISD::KTEST
X86ISD::PACKSS
X86ISD::PACKUS
X86ISD::PALIGNR
X86ISD::VALIGN
X86ISD::PSHUFD
X86ISD::PSHUFHW
X86ISD::PSHUFLW
X86ISD::SHUFP
X86ISD::SHUF128
X86ISD::MOVDDUP
X86ISD::MOVSHDUP
X86ISD::MOVSLDUP
X86ISD::MOVLHPS
X86ISD::MOVLHPD
X86ISD::MOVHLPS
X86ISD::MOVLPS
X86ISD::MOVLPD
X86ISD::MOVSD
X86ISD::MOVSS
X86ISD::UNPCKL
X86ISD::UNPCKH
X86ISD::VPERMILPV
X86ISD::VPERMILPI
X86ISD::VPERMI
X86ISD::VPERM2X128
X86ISD::VPERMV
X86ISD::VPERMV3
X86ISD::VPERMIV3
X86ISD::VPTERNLOG
X86ISD::VFIXUPIMM
X86ISD::VFIXUPIMMS
X86ISD::VRANGE
X86ISD::VREDUCE
X86ISD::VREDUCES
X86ISD::VRNDSCALE
X86ISD::VRNDSCALES
X86ISD::VFPCLASS
X86ISD::VFPCLASSS
X86ISD::VBROADCAST
X86ISD::VBROADCASTM
X86ISD::SUBV_BROADCAST
X86ISD::VINSERT
X86ISD::VEXTRACT
X86ISD::EXTRQI
X86ISD::INSERTQI
X86ISD::VPROT
X86ISD::VPROTI
X86ISD::VPSHA
X86ISD::VPSHL
X86ISD::VPCOM
X86ISD::VPCOMU
X86ISD::VPPERM
X86ISD::VPERMIL2
X86ISD::PMULUDQ
X86ISD::PMULDQ
X86ISD::MULHRS
X86ISD::VPMADDUBSW
X86ISD::VPMADDWD
X86ISD::VPMADD52L
X86ISD::VPMADD52H
X86ISD::FMADD
X86ISD::FNMADD
X86ISD::FMSUB
X86ISD::FNMSUB
X86ISD::FMADDSUB
X86ISD::FMSUBADD
X86ISD::FMADD_RND
X86ISD::FNMADD_RND
X86ISD::FMSUB_RND
X86ISD::FNMSUB_RND
X86ISD::FMADDSUB_RND
X86ISD::FMSUBADD_RND
X86ISD::FMADDS1_RND
X86ISD::FMADDS3_RND
X86ISD::FNMADDS1_RND
X86ISD::FNMADDS3_RND
X86ISD::FMSUBS1_RND
X86ISD::FMSUBS3_RND
X86ISD::FNMSUBS1_RND
X86ISD::FNMSUBS3_RND
X86ISD::COMPRESS
X86ISD::EXPAND
X86ISD::SINT_TO_FP_RND
X86ISD::UINT_TO_FP_RND
X86ISD::SCALAR_SINT_TO_FP_RND
X86ISD::SCALAR_UINT_TO_FP_RND
X86ISD::CVTP2SI
X86ISD::CVTP2UI
X86ISD::CVTP2SI_RND
X86ISD::CVTP2UI_RND
X86ISD::CVTS2SI_RND
X86ISD::CVTS2UI_RND
X86ISD::CVTTP2SI
X86ISD::CVTTP2UI
X86ISD::CVTTP2SI_RND
X86ISD::CVTTP2UI_RND
X86ISD::CVTTS2SI_RND
X86ISD::CVTTS2UI_RND
X86ISD::CVTSI2P
X86ISD::CVTUI2P
X86ISD::VASTART_SAVE_XMM_REGS
X86ISD::WIN_ALLOCA
X86ISD::SEG_ALLOCA
X86ISD::MEMBARRIER
X86ISD::MFENCE
X86ISD::FNSTSW16r
X86ISD::SAHF
X86ISD::RDRAND
X86ISD::RDSEED
X86ISD::PCMPISTRI
X86ISD::PCMPESTRI
X86ISD::XTEST
X86ISD::RSQRT28
X86ISD::RSQRT28S
X86ISD::RCP28
X86ISD::RCP28S
X86ISD::EXP2
X86ISD::CVTPS2PH
X86ISD::CVTPH2PS
X86ISD::LCMPXCHG_DAG
X86ISD::LCMPXCHG8_DAG
X86ISD::LCMPXCHG16_DAG
X86ISD::LCMPXCHG8_SAVE_EBX_DAG
X86ISD::LCMPXCHG16_SAVE_RBX_DAG
X86ISD::LADD
X86ISD::LSUB
X86ISD::LOR
X86ISD::LXOR
X86ISD::LAND
X86ISD::VZEXT_LOAD
X86ISD::FNSTCW16m
X86ISD::FP_TO_INT16_IN_MEM
X86ISD::FP_TO_INT32_IN_MEM
X86ISD::FP_TO_INT64_IN_MEM
X86ISD::FILD
X86ISD::FILD_FLAG
X86ISD::FLD
X86ISD::FST
X86ISD::VAARG_64
X86ISD::VTRUNCSTOREUS
X86ISD::VTRUNCSTORES
X86ISD::VMTRUNCSTOREUS
X86ISD::VMTRUNCSTORES
llvm.x86.seh.recoverfp must take a function as the first argument
querying registration node size for function without personality
can only recover FP for 32-bit MSVC EH personality functions
EH registrations only live in functions using WinEH
llvm.x86.seh.ehregnode expects a static alloca
EHGuard only live in functions using WinEH
llvm.x86.seh.ehguard expects a static alloca
Nest register in use - reduce number of inreg parameters!
Cannot use segmented stacks with functions that have nested arguments.
_tls_array
register 
 is allocatable: function has no frame pointer
Invalid register name global variable
X86 interrupts may not return any value
SSE register return with SSE disabled
SSE2 register return with SSE2 disabled
X86 interrupts may not be called directly
cannot use inalloca attribute on a register parameter
any parameter with the inalloca attribute must be the only memory argument
X87 register return with X87 disabled
X86 interrupts may take one or two arguments
__security_check_cookie
x86-experimental-vector-widening-legalization
Enable an experimental vector type legalization through widening rather than promotion.
_alldiv
_aulldiv
_allrem
_aullrem
_allmul
x86-got-absolute-address
x86-pic-base-offset
x86-got
x86-gotoff
x86-gotpcrel
x86-plt
x86-tlsgd
x86-tlsld
x86-tlsldm
x86-gottpoff
x86-indntpoff
x86-tpoff
x86-dtpoff
x86-ntpoff
x86-gotntpoff
x86-dllimport
x86-darwin-nonlazy
x86-darwin-nonlazy-pic-base
x86-tlvp
x86-tlvp-pic-base
x86-secrel
We failed to fuse operand 
disable-spill-fusing
Disable fusing of spill code into instructions
print-failed-fuse-candidates
Print instructions that the allocator wants to fuse, but the X86 backend currently can't
remat-pic-stub-load
Re-materialize load from stub in PIC mode
partial-reg-update-clearance
Clearance between two register writes for inserting XOR to avoid partial register update
undef-reg-clearance
How many idle instructions we would like before certain undef register reads
X86 PIC Global Base Reg Initialization
Local Dynamic TLS Access Clean-up
Compressing EVEX instrs to VEX encoding when possible
x86-evex-to-vex-compress
EVEX TO VEX Compression 
MEMBARRIER
eh_return, addr: %
CLEANUPRET
CATCHRET
TAILCALL
___tls_get_addr
disable-x86-lea-opt
X86: Disable LEA optimizations.
X86 LEA Optimize
X86 Atom pad short functions
GR8_ABCD_H
GR8_ABCD_L
LOW32_ADDR_ACCESS_with_sub_32bit
BNDR
SEGMENT_REG
RFP32
DEBUG_REG
VR64
VR128H
VR128L
GR32_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_NOREX_and_GR64_TCW64
GR64_NOREX_and_GR64_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_NOREX_and_GR64_TC
FR32
CONTROL_REG
GR64_NOREX
GR64_TCW64
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_TCW64
GR64_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_TC
GR64_TC+GR64_TCW64
GR8+GR64_NOREX
GR8+GR64_TCW64
GR64_NOREX+GR64_TC
GR8+GR64_TC
FR32X
GR16
CSR_32
CSR_32EHRet
CSR_32_AllRegs
CSR_32_AllRegs_AVX
CSR_32_AllRegs_AVX512
CSR_32_AllRegs_SSE
CSR_32_RegCall
CSR_32_RegCall_NoSSE
CSR_64
CSR_64EHRet
CSR_64_AllRegs
CSR_64_AllRegs_AVX
CSR_64_AllRegs_AVX512
CSR_64_CXX_TLS_Darwin_PE
CSR_64_CXX_TLS_Darwin_ViaCopy
CSR_64_HHVM
CSR_64_Intel_OCL_BI
CSR_64_Intel_OCL_BI_AVX
CSR_64_Intel_OCL_BI_AVX512
CSR_64_MostRegs
CSR_64_RT_AllRegs
CSR_64_RT_AllRegs_AVX
CSR_64_RT_MostRegs
CSR_64_SwiftError
CSR_64_TLS_Darwin
CSR_SysV64_RegCall
CSR_SysV64_RegCall_NoSSE
CSR_Win64
CSR_Win64_Intel_OCL_BI_AVX
CSR_Win64_Intel_OCL_BI_AVX512
CSR_Win64_NoSSE
CSR_Win64_RegCall
CSR_Win64_RegCall_NoSSE
Stack realignment in presence of dynamic allocas is not supported withthis calling convention.
x86-use-base-pointer
Enable use of a base pointer for complex stack frames
sub_8bit
sub_8bit_hi
sub_16bit
sub_32bit
sub_xmm
sub_ymm
x86-early-ifcvt
Enable early if-conversion on X86
__bzero
+64bit,+sse2,
+64bit,+sse2
+sahf,
+sahf
x86-machine-combiner
x86-use-vzeroupper
Minimize AVX to SSE transition penalty
-i64:32-f64:32
-f80:128
-f80:32
-f128:32
-n8:16:32:64
-n8:16:32
-a:0:32-S32
__ImageBase
__real@
__xmm@
__ymm@
X86 vzeroupper inserter
X86 WinAlloca Expander
Insert stores for EH state numbers
x86-winehstate
_setjmp3
CXXExceptionRegistration
__ehhandler$
__CxxLongjmpUnwind
SEHExceptionRegistration
__security_cookie
cookie
frameaddr
_seh_longjmp_unwind4
_seh_longjmp_unwind
EHRegistrationNode
Windows 32-bit x86 EH state insertion
asan-instrument-assembly
instrument assembly with AddressSanitizer checks
__asan_report_
{1to
invalid instruction mnemonic '
ambiguous operand size for instruction '
unknown instruction mnemonic
bwlq
ambiguous instructions require an explicit suffix (could be 
unknown use of instruction mnemonic without a size suffix
32-bit mode
Not 16-bit mode
16-bit mode
64-bit mode
Not 64-bit mode
AVX-512 IFMA ISA
AVX-512 VBMI ISA
AVX-512 VL ISA
AVX-512 BW ISA
AVX-512 DQ ISA
AVX-512 ER ISA
AVX-512 PF ISA
AVX-512 CD ISA
AVX-512 ISA
ildq
errw
stpq
dcww
eave
ushfd
ysret
saveq
sttpq
ysexit
storq
movn
movnae
rstorq
rstorsq
xsaveoptq
ushad
cmovn
wait
oopz
epnz
comip
oopnz
fucomip
cbtw
cltd
cqto
cwtd
popw
popl
popq
retw
retl
retq
callw
calll
callq
cltq
cwtl
iretw
iretl
lgdtw
lgdtl
lgdtq
lidtw
lidtl
lidtq
lretw
lretl
popaw
popal
popfw
popfl
popfq
pushw
pushl
pushq
shlb
shll
shlq
shlw
sgdtw
sgdtl
sgdtq
sidtw
sidtl
sidtq
fildll
pushaw
pushal
pushfw
pushfl
pushfq
movsb
movsl
movsq
movsw
verr
cmovbl
cmovbq
cmovbw
cmovel
cmoveq
cmovew
fcmovnbe
fcmove
fistpll
fldcw
leave
sysretl
xsave64
cmovbel
cmovbeq
cmovbew
cmovael
cmovaeq
cmovaew
cmovlel
cmovleq
cmovlew
cmovgel
cmovgeq
cmovgew
cmovnel
cmovneq
cmovnew
cmovpl
cmovpq
cmovpw
cmovnpl
cmovnpq
cmovnpw
fcmovnb
fcmovbe
fisttpll
fnstcw
fnstsw
fxsave64
sysexitl
xrstor64
xsavec64
xsaves64
cmoval
cmovaq
cmovaw
cmovll
cmovlq
cmovlw
cmovgl
cmovgq
cmovgw
fcmovb
fxrstor64
xrstors64
xsaveopt64
cmovb
cmove
cmovbe
cmovae
cmovle
cmovge
cmovne
cmovp
cmovnp
cmova
cmovl
cmovg
fucompi
setg
setl
seta
setb
loopne
fcompi
setnp
setp
setae
setbe
repne
loope
sete
adcb
adcl
adcq
adcw
adcx
adcxl
adcxq
addb
addl
addpd
addps
addq
addsd
addss
addsubpd
addsubps
addw
adox
adoxl
adoxq
aesdec
aesdeclast
aesenc
aesenclast
aesimc
aeskeygenassist
andb
andl
andn
andnl
andnpd
andnps
andnq
andpd
andps
andq
andw
arpl
bextr
bextrl
bextrq
blcfill
blci
blcic
blcmsk
blcs
blendpd
blendps
blendvpd
blendvps
blsfill
blsi
blsic
blsil
blsiq
blsmsk
blsmskl
blsmskq
blsr
blsrl
blsrq
bndcl
bndcn
bndcu
bndldx
bndmk
bndmov
bndstx
bound
bsfl
bsfq
bsfw
bsrl
bsrq
bsrw
bswap
bswapl
bswapq
btcl
btcq
btcw
btrl
btrq
btrw
btsl
btsq
btsw
bzhi
bzhil
bzhiq
call
calll
callq
callw
cbtw
cdqe
clac
clflush
clflushopt
clgi
clrb
clrl
clrq
clrw
cltd
cltq
clts
clwb
clzero
cmova
cmovae
cmovael
cmovaeq
cmovaew
cmoval
cmovaq
cmovaw
cmovb
cmovbe
cmovbel
cmovbeq
cmovbew
cmovbl
cmovbq
cmovbw
cmove
cmovel
cmoveq
cmovew
cmovg
cmovge
cmovgel
cmovgeq
cmovgew
cmovgl
cmovgq
cmovgw
cmovl
cmovle
cmovlel
cmovleq
cmovlew
cmovll
cmovlq
cmovlw
cmovne
cmovnel
cmovneq
cmovnew
cmovno
cmovnol
cmovnoq
cmovnow
cmovnp
cmovnpl
cmovnpq
cmovnpw
cmovns
cmovnsl
cmovnsq
cmovnsw
cmovo
cmovol
cmovoq
cmovow
cmovp
cmovpl
cmovpq
cmovpw
cmovs
cmovsl
cmovsq
cmovsw
cmpb
cmpl
cmppd
cmpps
cmpq
cmps
cmpsb
cmpsd
cmpsl
cmpsq
cmpss
cmpsw
cmpw
cmpxchg
cmpxchg16b
cmpxchg8b
cmpxchgb
cmpxchgl
cmpxchgq
cmpxchgw
comisd
comiss
cpuid
cqto
crc32
crc32b
crc32l
crc32q
crc32w
cvtdq2pd
cvtdq2ps
cvtpd2dq
cvtpd2pi
cvtpd2ps
cvtpi2pd
cvtpi2ps
cvtps2dq
cvtps2pd
cvtps2pi
cvtsd2si
cvtsd2sil
cvtsd2siq
cvtsd2ss
cvtsi2sd
cvtsi2sdl
cvtsi2sdq
cvtsi2ss
cvtsi2ssl
cvtsi2ssq
cvtss2sd
cvtss2si
cvtss2sil
cvtss2siq
cvttpd2dq
cvttpd2pi
cvttps2dq
cvttps2pi
cvttsd2si
cvttsd2sil
cvttsd2siq
cvttss2si
cvttss2sil
cvttss2siq
cwde
cwtd
cwtl
data16
decb
decl
decq
decw
divb
divl
divpd
divps
divq
divsd
divss
divw
dppd
dpps
emms
encls
enclu
enter
extractps
extrq
f2xm1
fabs
fadd
faddl
faddp
fadds
fbld
fbstp
fchs
fcmovb
fcmovbe
fcmove
fcmovnb
fcmovnbe
fcmovne
fcmovnu
fcmovu
fcom
fcomi
fcoml
fcomp
fcompi
fcompl
fcompp
fcomps
fcoms
fcos
fdecstp
fdiv
fdivl
fdivp
fdivr
fdivrl
fdivrp
fdivrs
fdivs
femms
ffree
fiadd
fiaddl
fiadds
ficom
ficoml
ficomp
ficompl
ficomps
ficoms
fidiv
fidivl
fidivr
fidivrl
fidivrs
fidivs
fild
fildl
fildll
filds
fimul
fimull
fimuls
fincstp
fist
fistl
fistp
fistpl
fistpll
fistps
fists
fisttp
fisttpl
fisttpll
fisttps
fisub
fisubl
fisubr
fisubrl
fisubrs
fisubs
fld1
fldcw
fldenv
fldl
fldl2e
fldl2t
fldlg2
fldln2
fldpi
flds
fldt
fldz
fmul
fmull
fmulp
fmuls
fnclex
fninit
fnop
fnsave
fnstcw
fnstenv
fnstsw
fpatan
fprem
fprem1
fptan
frndint
frstor
fscale
fsin
fsincos
fsqrt
fstl
fstp
fstpl
fstps
fstpt
fsts
fsub
fsubl
fsubp
fsubr
fsubrl
fsubrp
fsubrs
fsubs
ftst
fucom
fucomi
fucomp
fucompi
fucompp
fxam
fxch
fxrstor
fxrstor64
fxsave
fxsave64
fxtract
fyl2x
fyl2xp1
getsec
haddpd
haddps
hsubpd
hsubps
idiv
idivb
idivl
idivq
idivw
imul
imulb
imull
imulq
imulw
incb
incl
incq
incw
insb
insd
insertps
insertq
insl
insw
int3
into
invd
invept
invlpg
invlpga
invpcid
invvpid
iret
iretd
iretl
iretq
iretw
jcxz
jecxz
jmpl
jmpq
jmpw
jrcxz
kaddb
kaddd
kaddq
kaddw
kandb
kandd
kandnb
kandnd
kandnq
kandnw
kandq
kandw
kmovb
kmovd
kmovq
kmovw
knotb
knotd
knotq
knotw
korb
kord
korq
kortestb
kortestd
kortestq
kortestw
korw
kshiftlb
kshiftld
kshiftlq
kshiftlw
kshiftrb
kshiftrd
kshiftrq
kshiftrw
ktestb
ktestd
ktestq
ktestw
kunpckbw
kunpckdq
kunpckwd
kxnorb
kxnord
kxnorq
kxnorw
kxorb
kxord
kxorq
kxorw
lahf
larl
larq
larw
lcall
lcalll
lcallq
lcallw
lddqu
ldmxcsr
ldsl
ldsw
leal
leaq
leave
leaw
lesl
lesw
lfence
lfsl
lfsq
lfsw
lgdt
lgdtl
lgdtq
lgdtw
lgsl
lgsq
lgsw
lidt
lidtl
lidtq
lidtw
ljmp
ljmpl
ljmpq
ljmpw
lldt
lldtw
lmsw
lmsww
lock
lods
lodsb
lodsd
lodsl
lodsq
lodsw
loop
loope
loopne
lretl
lretq
lretw
lsll
lslq
lslw
lssl
lssq
lssw
ltrw
lzcnt
lzcntl
lzcntq
lzcntw
maskmovdqu
maskmovq
maxpd
maxps
maxsd
maxss
mfence
minpd
minps
minsd
minss
monitor
monitorx
montmul
movabs
movabsb
movabsl
movabsq
movabsw
movapd
movaps
movb
movbe
movbel
movbeq
movbew
movd
movddup
movdq2q
movdqa
movdqu
movhlps
movhpd
movhps
movl
movlhps
movlpd
movlps
movmskpd
movmskps
movntdq
movntdqa
movnti
movntil
movntiq
movntpd
movntps
movntq
movntsd
movntss
movq
movq2dq
movs
movsb
movsbl
movsbq
movsbw
movsd
movshdup
movsl
movsldup
movslq
movsq
movss
movsw
movswl
movswq
movsx
movsxd
movupd
movups
movw
movzbl
movzbq
movzbw
movzwl
movzwq
movzx
mpsadbw
mulb
mull
mulpd
mulps
mulq
mulsd
mulss
mulw
mulx
mulxl
mulxq
mwait
mwaitx
negb
negl
negq
negw
nopl
nopw
notb
notl
notq
notw
orpd
orps
outb
outl
outs
outsb
outsd
outsl
outsw
outw
pabsb
pabsd
pabsw
packssdw
packsswb
packusdw
packuswb
paddb
paddd
paddq
paddsb
paddsw
paddusb
paddusw
paddw
palignr
pand
pandn
pause
pavgb
pavgusb
pavgw
pblendvb
pblendwpclmulhqhqdqpclmulhqlqdqpclmullqhqdqpclmullqlqdq
pclmulqdq
pcmpeqb
pcmpeqd
pcmpeqq
pcmpeqw
pcmpestri
pcmpestrm
pcmpgtb
pcmpgtd
pcmpgtq
pcmpgtw
pcmpistri
pcmpistrm
pcommit
pdep
pdepl
pdepq
pext
pextl
pextq
pextrb
pextrd
pextrq
pextrw
pf2id
pf2iw
pfacc
pfadd
pfcmpeq
pfcmpge
pfcmpgt
pfmax
pfmin
pfmul
pfnacc
pfpnacc
pfrcp
pfrcpit1
pfrcpit2
pfrsqit1
pfrsqrt
pfsub
pfsubr
phaddd
phaddsw
phaddw
phminposuw
phsubd
phsubsw
phsubw
pi2fd
pi2fw
pinsrb
pinsrd
pinsrq
pinsrw
pmaddubsw
pmaddwd
pmaxsb
pmaxsd
pmaxsw
pmaxub
pmaxud
pmaxuw
pminsb
pminsd
pminsw
pminub
pminud
pminuw
pmovmskb
pmovsxbd
pmovsxbq
pmovsxbw
pmovsxdq
pmovsxwd
pmovsxwq
pmovzxbd
pmovzxbq
pmovzxbw
pmovzxdq
pmovzxwd
pmovzxwq
pmuldq
pmulhrsw
pmulhrw
pmulhuw
pmulhw
pmulld
pmullw
pmuludq
popal
popaw
popcnt
popcntl
popcntq
popcntw
popf
popfd
popfl
popfq
popfw
popl
popq
popw
prefetch
prefetchnta
prefetcht0
prefetcht1
prefetcht2
prefetchw
psadbw
pshufb
pshufd
pshufhw
pshuflw
pshufw
psignb
psignd
psignw
pslld
pslldq
psllq
psllw
psrad
psraw
psrld
psrldq
psrlq
psrlw
psubb
psubd
psubq
psubsb
psubsw
psubusb
psubusw
psubw
pswapd
ptest
punpckhbw
punpckhdq
punpckhqdq
punpckhwd
punpcklbw
punpckldq
punpcklqdq
punpcklwd
push
pushal
pushaw
pushf
pushfd
pushfl
pushfq
pushfw
pushl
pushq
pushw
pxor
rclb
rcll
rclq
rclw
rcpps
rcpss
rcrb
rcrl
rcrq
rcrw
rdfsbase
rdfsbasel
rdfsbaseq
rdgsbase
rdgsbasel
rdgsbaseq
rdmsr
rdpkru
rdpmc
rdrand
rdrandl
rdrandq
rdrandw
rdseed
rdseedl
rdseedq
rdseedw
rdtsc
rdtscp
repne
retf
retfq
retl
retq
retw
rex64
rolb
roll
rolq
rolw
rorb
rorl
rorq
rorw
rorx
rorxl
rorxq
roundpd
roundps
roundsd
roundss
rsqrtps
rsqrtss
sahf
sarb
sarl
sarq
sarw
sarx
sarxl
sarxq
sbbb
sbbl
sbbq
sbbw
scas
scasb
scasd
scasl
scasq
scasw
seta
setae
setb
setbe
sete
setg
setge
setl
setle
setne
setno
setnp
setns
seto
setp
sets
sfence
sgdt
sgdtl
sgdtq
sgdtw
sha1msg1
sha1msg2
sha1nexte
sha1rnds4
sha256msg1
sha256msg2
sha256rnds2
shlb
shld
shldl
shldq
shldw
shll
shlq
shlw
shlx
shlxl
shlxq
shrb
shrd
shrdl
shrdq
shrdw
shrl
shrq
shrw
shrx
shrxl
shrxq
shufpd
shufps
sidt
sidtl
sidtq
sidtw
skinit
sldt
sldtl
sldtq
sldtw
smsw
smswl
smswq
smsww
sqrtpd
sqrtps
sqrtsd
sqrtss
stac
stgi
stmxcsr
stos
stosb
stosd
stosl
stosq
stosw
strl
strq
strw
subb
subl
subpd
subps
subq
subsd
subss
subw
swapgs
syscall
sysenter
sysexit
sysexitl
sysexitq
sysret
sysretl
sysretq
t1mskc
test
testb
testl
testq
testw
tzcnt
tzcntl
tzcntq
tzcntw
tzmsk
ucomisd
ucomiss
ud2b
unpckhpd
unpckhps
unpcklpd
unpcklps
vaddpd
vaddps
vaddsd
vaddss
vaddsubpd
vaddsubps
vaesdec
vaesdeclast
vaesenc
vaesenclast
vaesimc
vaeskeygenassist
valignd
valignq
vandnpd
vandnps
vandpd
vandps
vblendmpd
vblendmps
vblendpd
vblendps
vblendvpd
vblendvps
vbroadcastf128
vbroadcastf32x2
vbroadcastf32x4
vbroadcastf32x8
vbroadcastf64x2
vbroadcastf64x4
vbroadcasti128
vbroadcasti32x2
vbroadcasti32x4
vbroadcasti32x8
vbroadcasti64x2
vbroadcasti64x4vbroadcastsdvbroadcastss
vcmp
vcmppd
vcmpps
vcmpsd
vcmpss
vcomisd
vcomiss
vcompresspd
vcompressps
vcvtdq2pd
vcvtdq2ps
vcvtpd2dq
vcvtpd2dqx
vcvtpd2dqy
vcvtpd2ps
vcvtpd2psx
vcvtpd2psy
vcvtpd2qq
vcvtpd2udq
vcvtpd2udqx
vcvtpd2udqy
vcvtpd2uqq
vcvtph2ps
vcvtps2dq
vcvtps2pd
vcvtps2ph
vcvtps2qq
vcvtps2udq
vcvtps2uqq
vcvtqq2pd
vcvtqq2ps
vcvtqq2psx
vcvtqq2psy
vcvtsd2si
vcvtsd2sil
vcvtsd2siq
vcvtsd2ss
vcvtsd2usi
vcvtsi2sd
vcvtsi2sdl
vcvtsi2sdq
vcvtsi2ss
vcvtsi2ssl
vcvtsi2ssq
vcvtss2sd
vcvtss2si
vcvtss2sil
vcvtss2siq
vcvtss2usi
vcvttpd2dq
vcvttpd2dqx
vcvttpd2dqy
vcvttpd2qq
vcvttpd2udqvcvttpd2udqxvcvttpd2udqy
vcvttpd2uqq
vcvttps2dq
vcvttps2qq
vcvttps2udq
vcvttps2uqq
vcvttsd2si
vcvttsd2sil
vcvttsd2siq
vcvttsd2usivcvttsd2usilvcvttsd2usiq
vcvttss2si
vcvttss2sil
vcvttss2siq
vcvttss2usivcvttss2usilvcvttss2usiq
vcvtudq2pd
vcvtudq2ps
vcvtuqq2pd
vcvtuqq2ps
vcvtuqq2psx
vcvtuqq2psy
vcvtusi2sd
vcvtusi2sdl
vcvtusi2sdq
vcvtusi2ss
vcvtusi2ssl
vcvtusi2ssq
vdbpsadbw
vdivpd
vdivps
vdivsd
vdivss
vdppd
vdpps
verr
verw
vexp2pd
vexp2ps
vexpandpd
vexpandpsvextractf128
vextractf32x4
vextractf32x8
vextractf64x2
vextractf64x4vextracti128
vextracti32x4
vextracti32x8
vextracti64x2
vextracti64x4
vextractps
vfixupimmpd
vfixupimmps
vfixupimmsd
vfixupimmss
vfmadd132pd
vfmadd132ps
vfmadd132sd
vfmadd132ss
vfmadd213pd
vfmadd213ps
vfmadd213sd
vfmadd213ss
vfmadd231pd
vfmadd231ps
vfmadd231sd
vfmadd231ss
vfmaddpd
vfmaddps
vfmaddsd
vfmaddss
vfmaddsub132pd
vfmaddsub132ps
vfmaddsub213pd
vfmaddsub213ps
vfmaddsub231pd
vfmaddsub231ps
vfmaddsubpd
vfmaddsubps
vfmsub132pd
vfmsub132ps
vfmsub132sd
vfmsub132ss
vfmsub213pd
vfmsub213ps
vfmsub213sd
vfmsub213ss
vfmsub231pd
vfmsub231ps
vfmsub231sd
vfmsub231ss
vfmsubadd132pd
vfmsubadd132ps
vfmsubadd213pd
vfmsubadd213ps
vfmsubadd231pd
vfmsubadd231ps
vfmsubaddpd
vfmsubaddps
vfmsubpd
vfmsubps
vfmsubsd
vfmsubssvfnmadd132pdvfnmadd132psvfnmadd132sdvfnmadd132ssvfnmadd213pdvfnmadd213psvfnmadd213sdvfnmadd213ssvfnmadd231pdvfnmadd231psvfnmadd231sdvfnmadd231ss
vfnmaddpd
vfnmaddps
vfnmaddsd
vfnmaddssvfnmsub132pdvfnmsub132psvfnmsub132sdvfnmsub132ssvfnmsub213pdvfnmsub213psvfnmsub213sdvfnmsub213ssvfnmsub231pdvfnmsub231psvfnmsub231sdvfnmsub231ss
vfnmsubpd
vfnmsubps
vfnmsubsd
vfnmsubss
vfpclasspd
vfpclasspdq
vfpclasspdx
vfpclasspdy
vfpclasspdz
vfpclassps
vfpclasspsl
vfpclasspsx
vfpclasspsy
vfpclasspsz
vfpclasssd
vfpclassss
vfrczpd
vfrczps
vfrczsd
vfrczss
vgatherdpd
vgatherdps
vgatherpf0dpd
vgatherpf0dps
vgatherpf0qpd
vgatherpf0qps
vgatherpf1dpd
vgatherpf1dps
vgatherpf1qpd
vgatherpf1qps
vgatherqpd
vgatherqps
vgetexppd
vgetexpps
vgetexpsd
vgetexpss
vgetmantpd
vgetmantps
vgetmantsd
vgetmantss
vhaddpd
vhaddps
vhsubpd
vhsubps
vinsertf128vinsertf32x4vinsertf32x8vinsertf64x2vinsertf64x4
vinserti128vinserti32x4vinserti32x8vinserti64x2vinserti64x4
vinsertps
vlddqu
vldmxcsr
vmaskmovdqu
vmaskmovpd
vmaskmovps
vmaxpd
vmaxps
vmaxsd
vmaxss
vmcall
vmclear
vmfunc
vminpd
vminps
vminsd
vminss
vmlaunch
vmload
vmmcall
vmovapd
vmovapd.s
vmovaps
vmovaps.s
vmovd
vmovddup
vmovdqa
vmovdqa32
vmovdqa32.s
vmovdqa64
vmovdqa64.s
vmovdqu
vmovdqu16
vmovdqu16.s
vmovdqu32
vmovdqu32.s
vmovdqu64
vmovdqu64.s
vmovdqu8
vmovdqu8.s
vmovhlps
vmovhpd
vmovhps
vmovlhps
vmovlpd
vmovlps
vmovmskpd
vmovmskps
vmovntdq
vmovntdqa
vmovntpd
vmovntps
vmovq
vmovq.s
vmovsd
vmovsd.s
vmovshdup
vmovsldup
vmovss
vmovss.s
vmovupd
vmovupd.s
vmovups
vmovups.s
vmpsadbw
vmptrld
vmptrst
vmread
vmreadl
vmreadq
vmresume
vmrun
vmsave
vmulpd
vmulps
vmulsd
vmulss
vmwrite
vmwritel
vmwriteq
vmxoff
vmxon
vorpd
vorps
vpabsb
vpabsd
vpabsq
vpabsw
vpackssdw
vpacksswb
vpackusdw
vpackuswb
vpaddb
vpaddd
vpaddq
vpaddsb
vpaddsw
vpaddusb
vpaddusw
vpaddw
vpalignr
vpand
vpandd
vpandn
vpandnd
vpandnq
vpandq
vpavgb
vpavgw
vpblendd
vpblendmb
vpblendmd
vpblendmq
vpblendmw
vpblendvb
vpblendwvpbroadcastbvpbroadcastd
vpbroadcastmb2q
vpbroadcastmw2dvpbroadcastqvpbroadcastw
vpclmulhqhqdq
vpclmulhqlqdq
vpclmullqhqdq
vpclmullqlqdq
vpclmulqdq
vpcmov
vpcmp
vpcmpb
vpcmpd
vpcmpeqb
vpcmpeqd
vpcmpeqq
vpcmpeqw
vpcmpestri
vpcmpestrm
vpcmpgtb
vpcmpgtd
vpcmpgtq
vpcmpgtw
vpcmpistri
vpcmpistrm
vpcmpq
vpcmpub
vpcmpud
vpcmpuq
vpcmpuw
vpcmpw
vpcom
vpcomb
vpcomd
vpcompressd
vpcompressq
vpcomq
vpcomub
vpcomud
vpcomuq
vpcomuw
vpcomw
vpconflictd
vpconflictq
vperm2f128
vperm2i128
vpermb
vpermd
vpermi2b
vpermi2d
vpermi2pd
vpermi2ps
vpermi2q
vpermi2w
vpermil2pd
vpermil2ps
vpermilpd
vpermilps
vpermpd
vpermps
vpermq
vpermt2b
vpermt2d
vpermt2pd
vpermt2ps
vpermt2q
vpermt2w
vpermw
vpexpandd
vpexpandq
vpextrb
vpextrd
vpextrq
vpextrw
vpextrw.s
vpgatherdd
vpgatherdq
vpgatherqd
vpgatherqq
vphaddbd
vphaddbq
vphaddbw
vphaddd
vphadddq
vphaddsw
vphaddubd
vphaddubq
vphaddubw
vphaddudq
vphadduwd
vphadduwq
vphaddw
vphaddwd
vphaddwq
vphminposuw
vphsubbw
vphsubd
vphsubdq
vphsubsw
vphsubw
vphsubwd
vpinsrb
vpinsrd
vpinsrq
vpinsrw
vplzcntd
vplzcntq
vpmacsdd
vpmacsdqh
vpmacsdql
vpmacssdd
vpmacssdqh
vpmacssdql
vpmacsswd
vpmacssww
vpmacswd
vpmacsww
vpmadcsswd
vpmadcswd
vpmadd52huq
vpmadd52luq
vpmaddubsw
vpmaddwd
vpmaskmovd
vpmaskmovq
vpmaxsb
vpmaxsd
vpmaxsq
vpmaxsw
vpmaxub
vpmaxud
vpmaxuq
vpmaxuw
vpminsb
vpminsd
vpminsq
vpminsw
vpminub
vpminud
vpminuq
vpminuw
vpmovb2m
vpmovd2m
vpmovdb
vpmovdw
vpmovm2b
vpmovm2d
vpmovm2q
vpmovm2w
vpmovmskb
vpmovq2m
vpmovqb
vpmovqd
vpmovqw
vpmovsdb
vpmovsdw
vpmovsqb
vpmovsqd
vpmovsqw
vpmovswb
vpmovsxbd
vpmovsxbq
vpmovsxbw
vpmovsxdq
vpmovsxwd
vpmovsxwq
vpmovusdb
vpmovusdw
vpmovusqb
vpmovusqd
vpmovusqw
vpmovuswb
vpmovw2m
vpmovwb
vpmovzxbd
vpmovzxbq
vpmovzxbw
vpmovzxdq
vpmovzxwd
vpmovzxwq
vpmuldq
vpmulhrsw
vpmulhuw
vpmulhw
vpmulld
vpmullq
vpmullw
vpmultishiftqb
vpmuludq
vpor
vpord
vporq
vpperm
vprold
vprolq
vprolvd
vprolvq
vprord
vprorq
vprorvd
vprorvq
vprotb
vprotd
vprotq
vprotw
vpsadbw
vpscatterdd
vpscatterdq
vpscatterqd
vpscatterqq
vpshab
vpshad
vpshaq
vpshaw
vpshlb
vpshld
vpshlq
vpshlw
vpshufb
vpshufd
vpshufhw
vpshuflw
vpsignb
vpsignd
vpsignw
vpslld
vpslldq
vpsllq
vpsllvd
vpsllvq
vpsllvw
vpsllw
vpsrad
vpsraq
vpsravd
vpsravq
vpsravw
vpsraw
vpsrld
vpsrldq
vpsrlq
vpsrlvd
vpsrlvq
vpsrlvw
vpsrlw
vpsubb
vpsubd
vpsubq
vpsubsb
vpsubsw
vpsubusb
vpsubusw
vpsubw
vpternlogd
vpternlogq
vptest
vptestmb
vptestmd
vptestmq
vptestmw
vptestnmb
vptestnmd
vptestnmq
vptestnmw
vpunpckhbw
vpunpckhdq
vpunpckhqdq
vpunpckhwd
vpunpcklbw
vpunpckldq
vpunpcklqdq
vpunpcklwd
vpxor
vpxord
vpxorq
vrangepd
vrangeps
vrangesd
vrangess
vrcp14pd
vrcp14ps
vrcp14sd
vrcp14ss
vrcp28pd
vrcp28ps
vrcp28sd
vrcp28ss
vrcpps
vrcpss
vreducepd
vreduceps
vreducesd
vreducess
vrndscalepd
vrndscaleps
vrndscalesd
vrndscaless
vroundpd
vroundps
vroundsd
vroundss
vrsqrt14pd
vrsqrt14ps
vrsqrt14sd
vrsqrt14ss
vrsqrt28pd
vrsqrt28ps
vrsqrt28sd
vrsqrt28ss
vrsqrtps
vrsqrtss
vscalefpd
vscalefps
vscalefsd
vscalefss
vscatterdpd
vscatterdps
vscatterpf0dpd
vscatterpf0dps
vscatterpf0qpd
vscatterpf0qps
vscatterpf1dpd
vscatterpf1dps
vscatterpf1qpd
vscatterpf1qps
vscatterqpd
vscatterqps
vshuff32x4
vshuff64x2
vshufi32x4
vshufi64x2
vshufpd
vshufps
vsqrtpd
vsqrtps
vsqrtsd
vsqrtss
vstmxcsr
vsubpd
vsubps
vsubsd
vsubss
vtestpd
vtestps
vucomisd
vucomiss
vunpckhpd
vunpckhps
vunpcklpd
vunpcklps
vxorpd
vxorps
vzeroall
vzeroupper
wait
wbinvd
wrfsbase
wrfsbasel
wrfsbaseq
wrgsbase
wrgsbasel
wrgsbaseq
wrmsr
wrpkru
xabort
xacquire
xadd
xaddb
xaddl
xaddq
xaddw
xbegin
xchg
xchgb
xchgl
xchgq
xchgw
xcryptcbc
xcryptcfb
xcryptctr
xcryptecb
xcryptofb
xend
xgetbv
xlatb
xorb
xorl
xorpd
xorps
xorq
xorw
xrelease
xrstor
xrstor64
xrstors
xrstors64
xsave
xsave64
xsavec
xsavec64
xsaveopt
xsaveopt64
xsaves
xsaves64
xsetbv
xsha1
xsha256
xstore
xstorerng
xtest
{sae}
fninit
finit
fnsave
fsave
fstcw
fstcww
fnstenv
fstenv
fstsw
fstsww
fnclex
fclex
unknown directive 
.att_syntax
prefix
noprefix
'.att_syntax noprefix' is not supported: registers must have a '%' prefix in .att_syntax
.intel_syntax
'.intel_syntax prefix' is not supported: registers must not have a '%' prefix in .intel_syntax
short
setnb
vcmp
eq_oq
lt_os
le_os
unord_q
neq_uq
nlt_us
nle_us
ord_q
nge_us
ngt_us
false_oq
ge_os
gt_os
true_uq
vpcmp
vpcom
lock
repe
repz
repnz
rex64
data16
Expected 1to<NUM> at this point
to16
Invalid memory broadcast primitive.
Expected } at this point
Expected an op-mask register at this point
fsubr
fdivr
fsubp
fdivp
fsubrp
fdivrp
movw
movl
outb
outsb
outw
outsw
outl
outsl
outs
insb
insw
insl
insd
outsd
lods
lodsb
lodsw
lodsl
lodsd
lodsq
stos
stosb
stosw
stosl
stosd
stosq
scas
scasb
scasw
scasl
scasd
scasq
cmps
cmpsb
cmpsw
cmpsl
cmpsd
cmpsq
movsd
smov
smovb
smovw
smovl
smovd
smovq
int3
xlat
xlatb
memory operand is only for determining the size, (R|E)BX will be used for the location
mismatching source and destination index registers
ES:(R|E)SI
ES:(R|E)DI
memory operand is only for determining the size, 
 will be used for the location
lags
OFFSET
length
LENGTH
TYPE
BYTE
byte
WORD
word
DWORD
dword
FWORD
fword
QWORD
qword
MMWORD
mmword
XWORD
xword
TBYTE
tbyte
XMMWORD
xmmword
YMMWORD
ymmword
ZMMWORD
zmmword
OPAQUE
Expected 'PTR' or 'ptr' token!
rip can only be used as a base register
expected memory operand after 'ptr', found register operand instead
Expected ':' token!
expected a positive immediate displacement before bracketed expr.
%eiz and %riz can only be used as index registers
%rip can only be used as a base register
invalid segment register
Unexpected '{' in expression
eiz and riz can only be used as index registers
%rip as base register can not have an index register
%rip is not allowed as an index register
expected comma in scale expression
expected scale expression
scale factor in 16-bit address must be 1
scale factor in address must be 1, 2, 4 or 8
scale factor without index register is ignored
unexpected token in memory operand
invalid 16-bit base register
16-bit memory operand may not include only index register
invalid base+index expression
base register is 64-bit, but index register is not
base register is 32-bit, but index register is not
base register is 16-bit, but index register is not
invalid 16-bit base/index register combination
Unexpected operator!
Unexpected identifier!
invalid reference to undefined symbol
Expected '[' token!
Unable to lookup field reference!
Unexpected token type!
Non-constant offsets are not supported!
cannot use more than one symbol in memory operand
cannot use base register with variable reference
cannot use index register with variable reference
Invalid rounding mode.
Expected - at this point
unable to lookup expression
invalid register name
register %
 is only available in 64-bit mode
 is only available with AVX512
expected stack index
invalid stack index
reloc_riprel_4byte
reloc_riprel_4byte_movq_load
reloc_riprel_4byte_relax
reloc_riprel_4byte_relax_rex
reloc_signed_4byte
reloc_signed_4byte_relax
reloc_global_offset_table
reloc_global_offset_table8
dir32
secidx
x86_64h
amdfam10
athlon
athlon-4
athlon-fx
athlon-mp
athlon-tbird
athlon-xp
athlon64
athlon64-sse3
atom
barcelona
bdver1
bdver2
bdver3
bdver4
bonnell
broadwell
btver1
btver2
c3-2
cannonlake
core-avx-i
core-avx2
core2
corei7
corei7-avx
geode
haswell
i386
i486
i586
i686
ivybridge
k6-2
k6-3
k8-sse3
lakemont
nehalem
nocona
opteron
opteron-sse3
penryn
pentium
pentium-m
pentium-mmx
pentium2
pentium3
pentium3m
pentium4
pentium4m
pentiumpro
prescott
sandybridge
silvermont
skylake
skylake-avx512
westmere
winchip-c6
winchip2
yonah
znver1
16bit-mode
16-bit mode (i8086)
32bit-mode
32-bit mode (80386)
3dnow
Enable 3DNow! instructions
3dnowa
Enable 3DNow! Athlon instructions
64bit
Support 64-bit instructions
64bit-mode
64-bit mode (x86_64)
Support ADX instructions
Enable AES instructions
Intel Atom processors
Enable AVX instructions
avx2
Enable AVX2 instructions
avx512bw
Enable AVX-512 Byte and Word Instructions
avx512cd
Enable AVX-512 Conflict Detection Instructions
avx512dq
Enable AVX-512 Doubleword and Quadword Instructions
avx512er
Enable AVX-512 Exponential and Reciprocal Instructions
avx512f
Enable AVX-512 instructions
avx512ifma
Enable AVX-512 Integer Fused Multiple-Add
avx512pf
Enable AVX-512 PreFetch Instructions
avx512vbmi
Enable AVX-512 Vector Byte Manipulation Instructions
avx512vl
Enable AVX-512 Vector Length eXtensions
Support BMI instructions
bmi2
Support BMI2 instructions
call-reg-indirect
Call register indirect
clflushopt
Flush A Cache Line Optimized
clwb
Cache Line Write Back
cmov
Enable conditional move instructions
cx16
64-bit with cmpxchg16b
f16c
Support 16-bit floating point conversion instructions
fast-lzcnt
LZCNT instructions are as fast as most simple integer ops
fast-partial-ymm-write
Partial writes to YMM registers are fast
fast-scalar-fsqrt
Scalar SQRT is fast (disable Newton-Raphson)
fast-vector-fsqrt
Vector SQRT is fast (disable Newton-Raphson)
Enable three-operand fused multiple-add
fma4
Enable four-operand fused multiple-add
fsgsbase
Support FS/GS Base instructions
fxsr
Support fxsave/fxrestore instructions
Support HLE
idivl-to-divb
Use 8-bit divide for positive values less than 256
idivq-to-divl
Use 32-bit divide for positive values less than 2^32
invpcid
Invalidate Process-Context Identifier
lea-sp
Use LEA for adjusting the stack pointer
lea-uses-ag
LEA instruction needs inputs at AG stage
lzcnt
Support LZCNT instruction
Enable MMX instructions
movbe
Support MOVBE instruction
Support MPX instructions
mwaitx
Enable MONITORX/MWAITX timer functionality
pad-short-functions
Pad short functions
pclmul
Enable packed carry-less multiplication instructions
pcommit
Enable Persistent Commit
Enable protection keys
popcnt
Support POPCNT instruction
prefetchwt1
Prefetch with Intent to Write and T1 Hint
prfchw
Support PRFCHW instructions
rdrnd
Support RDRAND instruction
rdseed
Support RDSEED instruction
Support RTM instructions
sahf
Support LAHF and SAHF instructions
Enable Software Guard Extensions
Enable SHA instructions
Intel Silvermont processors
slow-bt-mem
Bit testing of memory is slow
slow-incdec
INC and DEC instructions are slower than ADD and SUB
slow-lea
LEA instruction with certain arguments is slow
slow-pmulld
PMULLD instruction is slow
slow-shld
SHLD instruction is slow
slow-unaligned-mem-16
Slow unaligned 16-byte memory access
slow-unaligned-mem-32
Slow unaligned 32-byte memory access
smap
Supervisor Mode Access Protection
Enable SSE instructions
sse-unaligned-mem
Allow unaligned memory operands with SSE instructions
sse2
Enable SSE2 instructions
sse3
Enable SSE3 instructions
sse4.1
Enable SSE 4.1 instructions
sse4.2
Enable SSE 4.2 instructions
sse4a
Support SSE 4a instructions
ssse3
Enable SSSE3 instructions
Enable TBM instructions
vmfunc
VM Functions
Enable X87 float instructions
Enable XOP instructions
xsave
Support xsave instructions
xsavec
Support xsavec instructions
xsaveopt
Support xsaveopt instructions
xsaves
Support xsaves instructions
Select the amdfam10 processor
Select the athlon processor
Select the athlon-4 processor
Select the athlon-fx processor
Select the athlon-mp processor
Select the athlon-tbird processor
Select the athlon-xp processor
Select the athlon64 processor
Select the athlon64-sse3 processor
Select the atom processor
Select the bdver2 processor
Select the bdver3 processor
Select the bdver4 processor
Select the bonnell processor
Select the broadwell processor
Select the core-avx-i processor
Select the core-avx2 processor
Select the silvermont processor
Select the skx processor
Select the skylake processor
Select the skylake-avx512 processor
Select the slm processor
Select the westmere processor
Select the winchip-c6 processor
Select the winchip2 processor
Select the x86-64 processor
Select the yonah processor
Select the znver1 processor
Select the lakemont processor
Select the nehalem processor
Select the nocona processor
Select the opteron processor
Select the opteron-sse3 processor
Select the penryn processor
Select the pentium processor
Select the pentium-m processor
Select the pentium-mmx processor
Select the pentium2 processor
Select the pentium3 processor
Select the pentium3m processor
Select the pentium4 processor
Select the pentium4m processor
Select the pentiumpro processor
Select the prescott processor
Select the sandybridge processor
Select the k6 processor
Select the k6-2 processor
Select the k6-3 processor
Select the k8 processor
Select the k8-sse3 processor
Select the knl processor
Select the i386 processor
Select the i486 processor
Select the i586 processor
Select the i686 processor
Select the ivybridge processor
Select the geode processor
Select the haswell processor
Select the core2 processor
Select the corei7 processor
Select the corei7-avx processor
Select the c3 processor
Select the c3-2 processor
Select the cannonlake processor
Select the btver1 processor
Select the btver2 processor
Select the barcelona processor
Select the bdver1 processor
+64bit-mode,-32bit-mode,-16bit-mode
-64bit-mode,+32bit-mode,-16bit-mode
-64bit-mode,-32bit-mode,+16bit-mode
Emit AT&T-style assembly
intel
Emit Intel-style assembly
x86-asm-syntax
Choose style of code to emit from X86 backend:
mark-data-regions
Mark code section jump table data regions.
Cannot encode high byte register in REX-prefixed instruction
FORM: 
_GLOBAL_OFFSET_TABLE_
unsupported relocation with subtraction expression, symbol '
unsupported relocation of undefined symbol '
unsupported symbol modifier in relocation
unsupported symbol modifier in branch relocation
TLVP symbol modifier should have been rip-rel
32-bit absolute addressing is not supported in 64-bit mode
0x%x
Section too large, can't encode r_address (
) into 24 bits of scattered relocation entry.
32 bit reloc applied to a field with a different size
lock
callq
, %rax
, %ax
, %eax
, %al
, %st(0)
, %dx
{sae}, 
{sae}, 
{sae}, 
{sae}, 
} {z}
%es:(
imm = 0x%hX
imm = 0x%X
imm = 0x%llX
xstorerng
lock
opaque ptr 
zmmword ptr 
, st(0)
, dx
, ax
, eax
, rax
, al
, cl
  # NOREX
} {z}, 
, {sae}
{1to2}
{1to4}
{1to8}
{1to16}
, {sae}, 
{1to2}, 
{1to4}, 
{1to8}, 
{1to16}, 
{rn-sae}
{rd-sae}
{ru-sae}
{rz-sae}
es:[
unord
eq_uq
neq_oq
eq_os
lt_oq
le_oq
unord_s
neq_us
nlt_uq
nle_uq
ord_s
eq_us
nge_uq
ngt_uq
false_os
neq_os
ge_oq
gt_oq
true_us
 {z}
zero
32-bit X86: Pentium-Pro and above
x86-64
64-bit X86: EM64T and AMD64
ARM A15 S->D optimizer
Cortex-A9 NEON Store HW bug workaround
Unknown opcode!
Can't split up the VLDM instruction!
Cortex-A9 NEON Load HW bug workaround
__imp_
vnop
SJLJEH
eh_setjmp begin
eh_setjmp end
2.09
wchar_size
min_enum_size
ARM Assembly Printer
Pseudo flag setting opcodes only exist in Selection DAG
enable-arm-3-addr-conv
Enable ARM 2-addr to 3-addr conv
GPRsp
tcGPR
hGPR
tGPR
hGPR+tcGPR
DQuad_with_dsub_0_in_DPR_8
DQuad_with_dsub_1_dsub_2_in_QPR_VFP2
DTriple_with_ssub_0_and_DTriple_with_dsub_1_dsub_2_in_QPR
DPair_with_ssub_0
DQuad_with_ssub_0_and_DQuad_with_dsub_1_dsub_2_in_QPR
DPairSpc_with_ssub_0
DQuad_with_ssub_0
DTripleSpc_with_ssub_0
QQQQPR_with_ssub_0
DQuad_with_dsub_1_dsub_2_in_QPR
DTriple_with_dsub_1_dsub_2_in_QPR
DTriple_with_qsub_0_in_QPR
CSR_AAPCS
CSR_AAPCS_SplitPush
CSR_AAPCS_ThisReturn
CSR_FIQ
CSR_FPRegs
CSR_GenericInt
CSR_NoRegs
CSR_iOS
CSR_iOS_CXX_TLS
CSR_iOS_CXX_TLS_PE
CSR_iOS_CXX_TLS_ViaCopy
CSR_iOS_SwiftError
CSR_iOS_TLSCall
CSR_iOS_ThisReturn
dsub_0
dsub_1
dsub_2
dsub_3
dsub_4
dsub_5
dsub_6
dsub_7
gsub_0
gsub_1
qqsub_0
qqsub_1
qsub_0
qsub_1
qsub_2
qsub_3
ssub_0
ssub_1
ssub_2
ssub_3
dsub_2_then_ssub_0
dsub_2_then_ssub_1
dsub_3_then_ssub_0
dsub_3_then_ssub_1
dsub_7_then_ssub_0
dsub_7_then_ssub_1
dsub_6_then_ssub_0
dsub_6_then_ssub_1
dsub_5_then_ssub_0
dsub_5_then_ssub_1
dsub_4_then_ssub_0
dsub_4_then_ssub_1
dsub_0_dsub_2
dsub_0_dsub_1_dsub_2
dsub_1_dsub_3
dsub_1_dsub_2_dsub_3
dsub_1_dsub_2
dsub_0_dsub_2_dsub_4
dsub_0_dsub_2_dsub_4_dsub_6
dsub_1_dsub_3_dsub_5
dsub_1_dsub_3_dsub_5_dsub_7
dsub_1_dsub_2_dsub_3_dsub_4
dsub_2_dsub_4
dsub_2_dsub_3_dsub_4
dsub_2_dsub_4_dsub_6
dsub_3_dsub_5
dsub_3_dsub_4_dsub_5
dsub_3_dsub_5_dsub_7
dsub_3_dsub_4
dsub_3_dsub_4_dsub_5_dsub_6
dsub_4_dsub_6
dsub_4_dsub_5_dsub_6
dsub_5_dsub_7
dsub_5_dsub_6_dsub_7
dsub_5_dsub_6
qsub_1_qsub_2
arm-adjust-jump-tables
Adjust basic block layout to better use TB[BH]
arm-constant-island-max-iteration
The max number of iteration for converge
arm-synthesize-thumb-1-tbb
Use compressed jump tables in Thumb-1 by synthesizing an equivalent to the TBB/TBH instructions
Constant Island pass failed to converge!
Branch Fix Up pass failed to converge!
ARM constant island placement and branch shortening pass
-(LPC
SBREL
verify-arm-pseudo-expand
Verify machine code after expanding ARM pseudos
After expanding ARM pseudo instructions.
__aeabi_read_tp
ARM pseudo instruction expansion pass
WinEH not implemented for this target
Segmented stacks do not support vararg functions.
Segmented stacks not supported on this platform.
__STACK_LIMIT
stack-probe-size
align-neon-spills
Align ARM NEON spills in prolog and epilog
disable-shifter-op
Disable isel of shifter-op
fpscr
fpexc
fpsid
fpinst2
mvfr0
mvfr1
mvfr2
ARM Instruction Selection
__chkstk
=l,l
ARMISD::VST3LN_UPD
ARMISD::VST2LN_UPD
ARMISD::VST4_UPD
ARMISD::VST3_UPD
ARMISD::VST2_UPD
ARMISD::VST1_UPD
ARMISD::VLD4DUP_UPD
ARMISD::VLD3DUP_UPD
ARMISD::VLD2DUP_UPD
ARMISD::VLD1DUP_UPD
ARMISD::VLD4LN_UPD
ARMISD::VLD3LN_UPD
ARMISD::VLD2LN_UPD
ARMISD::VLD4_UPD
ARMISD::VLD3_UPD
ARMISD::VLD2_UPD
ARMISD::VLD1_UPD
ARMISD::VLD4DUP
ARMISD::VLD3DUP
ARMISD::VLD2DUP
ARMISD::VLD1DUP
ARMISD::MEMCPY
ARMISD::VBSL
ARMISD::VBICIMM
ARMISD::VORRIMM
ARMISD::BFI
ARMISD::BUILD_VECTOR
ARMISD::SMLAL
ARMISD::UMLAL
ARMISD::UMAAL
ARMISD::VMULLu
ARMISD::VMULLs
ARMISD::VTBL2
ARMISD::VTBL1
ARMISD::VTRN
ARMISD::VUZP
ARMISD::VZIP
ARMISD::VREV16
ARMISD::VREV32
ARMISD::VREV64
ARMISD::VEXT
ARMISD::VDUPLANE
ARMISD::VDUP
ARMISD::VMOVFPIMM
ARMISD::VMVNIMM
ARMISD::VMOVIMM
ARMISD::VGETLANEs
ARMISD::VGETLANEu
ARMISD::VSRI
ARMISD::VSLI
ARMISD::VQRSHRNsu
ARMISD::VQRSHRNu
ARMISD::VQRSHRNs
ARMISD::VQSHRNsu
ARMISD::VQSHRNu
ARMISD::VQSHRNs
ARMISD::VQSHLsu
ARMISD::VQSHLu
ARMISD::VQSHLs
ARMISD::VRSHRN
ARMISD::VRSHRu
ARMISD::VRSHRs
ARMISD::VSHRu
ARMISD::VSHRs
ARMISD::VSHL
ARMISD::VTST
ARMISD::VCGTU
ARMISD::VCLTZ
ARMISD::VCGTZ
ARMISD::VCGT
ARMISD::VCGEU
ARMISD::VCLEZ
ARMISD::VCGEZ
ARMISD::VCGE
ARMISD::VCEQZ
ARMISD::VCEQ
ARMISD::WIN__DBZCHK
ARMISD::WIN__CHKSTK
ARMISD::PRELOAD
ARMISD::MEMBARRIER_MCR
ARMISD::DYN_ALLOC
ARMISD::THREAD_POINTER
ARMISD::TC_RETURN
ARMISD::EH_SJLJ_SETUP_DISPATCH
ARMISD::EH_SJLJ_LONGJMP
ARMISD::EH_SJLJ_SETJMP
ARMISD::VMOVDRR
ARMISD::VMOVRRD
ARMISD::SUBE
ARMISD::SUBC
ARMISD::ADDE
ARMISD::ADDC
ARMISD::RRX
ARMISD::SRA_FLAG
ARMISD::SRL_FLAG
ARMISD::SSAT
ARMISD::CMOV
ARMISD::FMSTAT
ARMISD::BCC_i64
ARMISD::CMPFPw0
ARMISD::CMPFP
ARMISD::CMPZ
ARMISD::CMN
ARMISD::CMP
ARMISD::PIC_ADD
ARMISD::INTRET_FLAG
ARMISD::RET_FLAG
ARMISD::BR2_JT
ARMISD::BR_JT
ARMISD::BRCOND
ARMISD::CALL_NOLINK
ARMISD::CALL_PRED
ARMISD::CALL
ARMISD::COPY_STRUCT_BYVAL
ARMISD::WrapperJT
ARMISD::WrapperPIC
ARMISD::VST4LN_UPD
ARMISD::Wrapper
__rt_sdiv
__rt_sdiv64
__rt_udiv
__rt_udiv64
__tls_get_addr
_tls_index
__clear_cache
disable-tail-calls
interrupt
interrupt attribute is not supported in Thumb1
ABORT
UNDEF
Unsupported interrupt attribute. If present, value must be one of: IRQ, FIQ, SWI, ABORT or UNDEF
vldN
Funclet EH is not implemented for this target
arm-interworking
Enable / disable ARM interworking (for debugging only)
arm-promote-constant
Enable / disable promotion of unnamed_addr constants into constant pools
arm-promote-constant-max-size
Maximum size of constant to promote into a constant pool
arm-promote-constant-max-total
Maximum size of ALL constants to promote into a constant pool
__stoi64
__dtoi64
__stou64
__dtou64
__i64tos
__i64tod
__u64tos
__u64tod
__divmodsi4
__udivmodsi4
__aeabi_d2h
__aeabi_h2f
__aeabi_f2h
__aeabi_idivmod
__aeabi_ldivmod
__aeabi_uidivmod
__aeabi_uldivmod
_Unwind_SjLj_Resume
__aeabi_dadd
__aeabi_ddiv
__aeabi_dmul
__aeabi_dsub
__aeabi_dcmpeq
__aeabi_dcmplt
__aeabi_dcmple
__aeabi_dcmpge
__aeabi_dcmpgt
__aeabi_dcmpun
__aeabi_fadd
__aeabi_fdiv
__aeabi_fmul
__aeabi_fsub
__aeabi_fcmpeq
__aeabi_fcmplt
__aeabi_fcmple
__aeabi_fcmpge
__aeabi_fcmpgt
__aeabi_fcmpun
__aeabi_d2iz
__aeabi_d2uiz
__aeabi_d2lz
__aeabi_d2ulz
__aeabi_f2iz
__aeabi_f2uiz
__aeabi_f2lz
__aeabi_f2ulz
__aeabi_d2f
__aeabi_f2d
__aeabi_i2d
__aeabi_ui2d
__aeabi_l2d
__aeabi_ul2d
__aeabi_i2f
__aeabi_ui2f
__aeabi_l2f
__aeabi_ul2f
__aeabi_lmul
__aeabi_llsl
__aeabi_llsr
__aeabi_lasr
__aeabi_idiv
__aeabi_uidiv
__addsf3vfp
__subsf3vfp
__mulsf3vfp
__divsf3vfp
__adddf3vfp
__subdf3vfp
__muldf3vfp
__divdf3vfp
__eqsf2vfp
__nesf2vfp
__ltsf2vfp
__lesf2vfp
__gesf2vfp
__gtsf2vfp
__unordsf2vfp
__eqdf2vfp
__nedf2vfp
__ltdf2vfp
__ledf2vfp
__gedf2vfp
__gtdf2vfp
__unorddf2vfp
__fixdfsivfp
__fixunsdfsivfp
__fixsfsivfp
__fixunssfsivfp
__truncdfsf2vfp
__extendsfdf2vfp
__floatsidfvfp
__floatunssidfvfp
__floatsisfvfp
__floatunssisfvfp
arm-assume-misaligned-load-store
Be more conservative in ARM load/store opt
ARM load / store optimization pass
arm-ldst-opt
ARM pre- register allocation load / store optimization pass
arm-prera-ldst-opt
An attempt to perform XRay instrumentation for a Thumb function (not supported). Detected when emitting a sled.
optimise barriers pass
__aeabi
__aeabi_memcpy
__aeabi_memcpy4
__aeabi_memcpy8
__aeabi_memmove
__aeabi_memmove4
__aeabi_memmove8
__aeabi_memset
__aeabi_memset4
__aeabi_memset8
__aeabi_memclr
__aeabi_memclr4
__aeabi_memclr8
arm-use-mulops
a9-754319-workaround
Enable workarounds for A9 HW bugs #754319
a9-754320-workaround
Enable workarounds for A9 HW bugs #754320
arm-default-it
Generate IT block based on arch
arm-restrict-it
Disallow deprecated IT based on ARMv8
arm-no-restrict-it
Allow IT blocks based on ARMv7
IT block support
arm-force-fast-isel
arm-execute-only
use-soft-float
+soft-float
,+soft-float
disable-a15-sd-optimization
Inhibit optimization of S->D register accesses on A15
arm-atomic-cfg-tidy
arm-load-store-opt
Enable ARM load/store optimization pass
arm-global-merge
-p:32:32
-i64:64
-f64:32:64
-v64:32:64-v128:32:128
-v128:64:128
-a:0:32
-n32
-S128
-S64
-S32
aapcs16
aapcs
apcs-vfp
apcs
CPU: '
' does not support ARM mode execution!
expand-all-fp-mlx
expand-limit
ARM MLA / MLS expansion pass
Dynamic stack realignment not supported for thumb1.
Thumb IT blocks insertion pass
old-thumb2-ifcvt
Use old-style Thumb2 if-conversion heuristics
t2-reduce-limit
t2-reduce-limit2
t2-reduce-limit3
Thumb2 instruction size reduction pass
GPRB
always
Accept in both ISAs, emit implicit ITs in Thumb
never
Warn in ARM, reject in Thumb
Accept in ARM, reject in Thumb
Warn in ARM, emit implicit ITs in Thumb
arm-implicit-it
Allow conditional instructions outdside of an IT block
instructions in IT block must be predicable
incorrect condition in IT block; got '
', but expected '
predicated instructions must be in IT block
predicated instructions should be in IT block
Rt can't be R14
Rt must be even-numbered
destination operands must be sequential
base register needs to be different from destination registers
destination operands can't be identical
r13 (SP) is an unpredictable operand to BXJ
source operands must be sequential
source register and base register can't be identical
destination register and base register can't be identical
bitfield width must be in range [1,32-lsb]
registers must be in range r0-r7
writeback operator '!' expected
writeback operator '!' not allowed when base register in register list
writeback register not allowed in register list
writeback register only allowed on system LDM if PC in register-list
system STM cannot have writeback register
destination register must match source register
registers must be in range r0-r7 or pc
registers must be in range r0-r7 or lr
source register must be the same as destination
branch target out of range
immediate expression for mov requires :lower16: or :upper16
instruction 'esb' is not predicable, but condition code specified
deprecated instruction in IT block
NaCl
arm-mode
!armv*m
armv*m
ARMv8-M Security Extensions
TrustZone
virtualization-extensions
mp-extensions
acquire/release
v7 clrex
data-barriers
pack/extract
divide in ARM
divide in THUMB
full half-float
half-float conversions
NEON
FPARMv8
double precision VFP
VFP4
VFP3
VFP2
armv7 or earlier
armv8
armv7
armv8m.main
armv8m.base
armv6m or armv6t2
invalid instruction
flag setting instruction only valid outside IT block
instruction only valid inside IT block
instruction variant requires ARMv6 or later
instruction variant requires Thumb2
instruction variant requires ARMv8 or later
no flag-preserving variant of this instruction available
immediate operand must be in the range [0,15]
immediate operand must be in the range [0,239]
alignment must be omitted
alignment must be 16 or omitted
alignment must be 32 or omitted
alignment must be 64 or omitted
alignment must be 64, 128 or omitted
alignment must be 64, 128, 256 or omitted
SP and PC may not be in the register list
SP may not be in the register list
PC may not be in the register list
PC and LR may not be in the register list simultaneously
instruction must be outside of IT block or the last instruction in an IT block
__brkdiv0
addw
aesd
aese
aesimc
aesmc
bkpt
blxns
bxns
cbnz
cdp2
clrex
crc32b
crc32cb
crc32ch
crc32cw
crc32h
crc32w
dcps1
dcps2
dcps3
eret
faddd
fadds
fcmpzd
fcmpzs
fconstd
fconsts
fldmdbx
fldmiax
fmdhr
fmdlr
fmstat
fstmdbx
fstmiax
fsubd
fsubs
hint
ldab
ldaex
ldaexb
ldaexd
ldaexh
ldah
ldc2
ldc2l
ldcl
ldmda
ldmdb
ldmib
ldrb
ldrbt
ldrd
ldrex
ldrexb
ldrexd
ldrexh
ldrh
ldrht
ldrsb
ldrsbt
ldrsh
ldrsht
ldrt
mcr2
mcrr
mcrr2
movs
movt
movw
mrc2
mrrc
mrrc2
pkhbt
pkhtb
pldw
push
qadd
qadd16
qadd8
qasx
qdadd
qdsub
qsax
qsub
qsub16
qsub8
rbit
rev16
revsh
rfeda
rfedb
rfeia
rfeib
sadd16
sadd8
sasx
sbfx
sdiv
setend
setpan
sevl
sha1c
sha1h
sha1m
sha1p
sha1su0
sha1su1
sha256h
sha256h2
sha256su0
sha256su1
shadd16
shadd8
shasx
shsax
shsub16
shsub8
smlabb
smlabt
smlad
smladx
smlal
smlalbb
smlalbt
smlald
smlaldx
smlaltb
smlaltt
smlatb
smlatt
smlawb
smlawt
smlsd
smlsdx
smlsld
smlsldx
smmla
smmlar
smmls
smmlsr
smmul
smmulr
smuad
smuadx
smulbb
smulbt
smull
smultb
smultt
smulwb
smulwt
smusd
smusdx
srsda
srsdb
srsia
srsib
ssat
ssat16
ssax
ssub16
ssub8
stc2
stc2l
stcl
stlb
stlex
stlexb
stlexd
stlexh
stlh
stmda
stmdb
stmib
strb
strbt
strd
strex
strexb
strexd
strexh
strh
strht
strt
subs
subw
swpb
sxtab
sxtab16
sxtah
sxtb
sxtb16
sxth
trap
ttat
uadd16
uadd8
uasx
ubfx
udiv
uhadd16
uhadd8
uhasx
uhsax
uhsub16
uhsub8
umaal
umlal
umull
uqadd16
uqadd8
uqasx
uqsax
uqsub16
uqsub8
usad8
usada8
usat
usat16
usax
usub16
usub8
uxtab
uxtab16
uxtah
uxtb
uxtb16
uxth
vaba
vabal
vabd
vabdl
vabs
vacge
vacgt
vacle
vaclt
vadd
vaddhn
vaddl
vaddw
vand
vbic
vbif
vbit
vbsl
vceq
vcge
vcgt
vcle
vcls
vclt
vclz
vcmp
vcmpe
vcnt
vcvt
vcvta
vcvtb
vcvtm
vcvtn
vcvtp
vcvtr
vcvtt
vdiv
vdup
veor
vext
vfma
vfms
vfnma
vfnms
vhadd
vhsub
vins
vld1
vld2
vld3
vld4
vldmdb
vldmia
vldr
vlldm
vlstm
vmax
vmaxnm
vmin
vminnm
vmla
vmlal
vmls
vmlsl
vmov
vmovl
vmovn
vmovx
vmrs
vmsr
vmul
vmull
vmvn
vneg
vnmla
vnmls
vnmul
vorn
vorr
vpadal
vpadd
vpaddl
vpmax
vpmin
vpop
vpush
vqabs
vqadd
vqdmlal
vqdmlsl
vqdmulh
vqdmull
vqmovn
vqmovun
vqneg
vqrdmlah
vqrdmlsh
vqrdmulh
vqrshl
vqrshrn
vqrshrun
vqshl
vqshlu
vqshrn
vqshrun
vqsub
vraddhn
vrecpe
vrecps
vrev16
vrev32
vrev64
vrhadd
vrinta
vrintm
vrintn
vrintp
vrintr
vrintx
vrintz
vrshl
vrshr
vrshrn
vrsqrte
vrsqrts
vrsra
vrsubhn
vseleq
vselge
vselgt
vselvs
vshl
vshll
vshr
vshrn
vsli
vsqrt
vsra
vsri
vst1
vst2
vst3
vst4
vstmdb
vstmia
vstr
vsub
vsubhn
vsubl
vsubw
vswp
vtbl
vtbx
vtrn
vtst
vuzp
vzip
yield
rfeia
srsia
vldr
vmov
vmrs
vmsr
vstr
vldmia
vstmia
vadd.f64
vadd.f32
vcmp.f64
vcmp.f32
vmov.f64
vmov.f32
vdiv.f64
vdiv.f32
vmla.f64
vmla.f32
vmul.f64
vmul.f32
vneg.f64
vneg.f32
ldmdb
rfedb
rfeib
rfeda
srsda
srsib
srsdb
stmdb
vabs
vadd
vand
vbic
vceq
vcle
vcvt
veor
vmax
vmin
vmul
vmvn
vorr
vshl
vshr
vsub
vswp
vzip
vcvt.f64.s32
vcvt.f32.s32
vsqrt
vcvtr.s32.f64
vcvtr.s32.f32
vcvtr.u32.f64
vcvtr.u32.f32
vcvt.f64.u32
vcvt.f32.u32
vldmdb
fldmdbx
fldmiax
vstmdb
fstmiax
fstmdbx
vcvt.s32.f64
vcvt.s32.f32
vcvt.u32.f64
vcvt.u32.f32
subaddx
qsax
ddsubx
sasx
ubaddx
ssax
uasx
usax
shasx
shsax
uhasx
uhsax
uqasx
uqsax
movq.f
vrecpeq.
vrecpe.f32
vrecpe.u32
.thumb
target does not support Thumb mode
.arm
target does not support ARM mode
.thumb_func
unexpected token in '.thumb_func' directive
.code
unexpected token in .code directive
invalid operand to .code directive
.syntax
unexpected token in .syntax directive
divided
DIVIDED
'.syntax divided' arm assembly not supported
unified
UNIFIED
unrecognized syntax mode in .syntax directive
unexpected input in '.unreq' directive
.fnend
unexpected token in '.fnend' directive
.fnstart must precede .fnend directive
.cantunwind
unexpected token in '.cantunwind' directive
.fnstart must precede .cantunwind directive
.cantunwind can't be used with .handlerdata directive
.handlerdata was specified here
.cantunwind can't be used with .personality directive
.personality
unexpected input in .personality directive.
unexpected token in '.personality' directive
.fnstart must precede .personality directive
.personality can't be used with .cantunwind directive
.cantunwind was specified here
.personality must precede .handlerdata directive
multiple personality directives
.handlerdata
unexpected token in '.handlerdata' directive
.handlerdata can't be used with .cantunwind directive
.setfp
.fnstart must precede .setfp directive
.setfp must precede .handlerdata directive
frame pointer register expected
comma expected
stack pointer register expected
register should be either $sp or the latest fp register
'#' expected
malformed setfp offset
setfp offset must be an immediate
.pad
.fnstart must precede .pad directive
.pad must precede .handlerdata directive
malformed pad offset
pad offset must be an immediate
unexpected token in '.pad' directive
.save
.vsave
.personalityindex
unexpected token in '.personalityindex' directive
.fnstart must precede .personalityindex directive
.personalityindex cannot be used with .cantunwind
.personalityindex must precede .handlerdata directive
index must be a constant number
personality routine index should be in range [0-3]
.unwind_raw
.fnstart must precede .unwind_raw directives
offset must be a constant
expected opcode expression
.movsp
.fnstart must precede .movsp directives
unexpected .movsp directive
register expected
sp and pc are not permitted in .movsp directive
expected #constant
malformed offset expression
offset must be an immediate constant
unexpected token in '.movsp' directive
.arch_extension
expected architecture extension name
unexpected token in '.arch_extension' directive
unknown architectural extension: 
architectural extension '
' is not allowed for the current base architecture
.thumb_set
expected identifier after '.thumb_set'
expected comma after name '
Unknown arch name
Unknown CPU name
.eabi_attribute
attribute name not recognised: 
expected numeric constant
bad string constant
unexpected token in '.eabi_attribute' directive
.fpu
Unknown FPU name
.fnstart
unexpected token in '.fnstart' directive
.fnstart starts before the end of previous one
.fnstart was specified here
.inst.n
.inst.w
.object_arch
unknown architecture '
.tlsdescseq
expected variable after '.tlsdescseq' directive
unexpected token in '.tlsdescseq' directive
cannot determine Thumb instruction size, use inst.n/inst.w instead
width suffixes are invalid in ARM mode
expected expression following directive
inst.n operand is too big, use inst.w instead
inst.w
inst
 operand is too big
new target does not support 
 mode, switching to 
 mode
opcode value must be a constant
invalid opcode
.fnstart must precede .save or .vsave directives
.save or .vsave must precede .handlerdata directive
.save expects GPR registers
.vsave expects DPR registers
Token is not a Left Curly Brace
invalid register in register list
bad range in register list
register list not in ascending order
duplicated register (
) in register list
non-contiguous register range
<ARMCC::
<ccout 
<it-mask 
<coprocessor number: 
<coprocessor register: 
<coprocessor option: 
<mask: 
<banked reg: 
<ARM_MB::
<ARM_ISB::
<memory 
 base:
post-idx register 
<ARM_PROC::
<shift 
<so_reg_reg 
<so_reg_imm 
<ror 
<mod_imm #
<constant_pool_imm #
<bitfield 
lsb: 
, width: 
<register_list 
<vector_list 
<vector_list(all lanes) 
<vector_list(lane 
(tt)
(et)
(te)
(ee)
(ttt)
(ett)
(tet)
(eet)
(tte)
(ete)
(tee)
(eee)
fpinst
pinst2
tstate
apsr_nzcv
fpscr_nzcv
.personality was specified here
.personalityindex was specified here
fldm
fstm
register name expected
unexpected input in .req directive.
' does not match original.
movs
smmls
vcls
vmls
vnmls
vacge
vcge
vclt
vacgt
vaclt
vacle
vcgt
smlal
umaal
umlal
vabal
vmlal
vpadal
vqdmlal
fmuls
vmaxnm
vminnm
vcvta
vcvtn
vcvtp
vcvtm
vrinta
vrintn
vrintp
vrintm
vsel
vins
vmovx
bxns
blxns
adcs
bics
muls
smlals
smulls
umlals
umulls
lsls
sbcs
rscs
vqabs
vrecps
vrsqrts
flds
fmrs
fsqrts
fsubs
fsts
fcpys
fdivs
fcmps
fcmpzs
vfms
vfnms
fconsts
conditional execution not supported in Thumb1
too many conditions on IT instruction
illegal IT block condition mask '
vfnm
smull
umull
bkpt
cbnz
setend
trap
crc32
setpan
sha1
sha256
vmull
.p64
cdp2
mcr2
mcrr2
mrc2
mrrc2
pldw
ldc2
ldc2l
stc2
stc2l
instruction '
' can not set flags, but 's' suffix specified
' is not predicable, but condition code specified
instruction 'cps' requires effect for M-class
.i16
.i32
.i64
.u16
.u32
.u64
.s16
.s32
.s64
.p16
.f32
.f64
vldm
vstm
instruction with .n (narrow) qualifier not allowed in arm mode
VFP/Neon single precision register expected
VFP/Neon double precision register expected
vrintz
vrintx
vrintr
.f16
ldrexd
strexd
ldaexd
stlexd
ldrd
strd
shift must be of a register
invalid immediate shift value
immediate shift value out of range
expected immediate or register in shift operand
APSR_nzcv
Token is not a Left Bracket
malformed memory operand
constant expression expected
alignment specifier must be 16, 32, 64, 128, or 256 bits
expected prefix identifier in operand
lower16
upper16
unexpected prefix in operand
cannot represent relocation in the current file format
unexpected token after prefix
illegal shift operator
shift amount must be an immediate
spsr_fiq
spsr_irq
spsr_svc
spsr_abt
spsr_und
spsr_mon
spsr_hyp
malformed immediate expression
'lsb' operand must be an immediate
'lsb' operand must be in the range [0,31]
too few operands
'width' operand must be an immediate
'width' operand must be in the range [1,32-lsb]
illegal expression
coprocessor option must be an immediate in range [0, 255]
fconstd
immediate value out of range
cpsr
spsr
shst
unst
malformed expression
expected modified immediate operand: #[0, 255], #even[0-30]
immediate operand must a number in the range [0, 255]
immediate operand must an even number in the range [0, 30]
malformed rotate expression
rotate amount must be an immediate
'ror' rotate amount must be 8, 16, or 24
'be' or 'le' operand expected
shift operator 'asr' or 'lsl' expected
malformed shift expression
'asr' shift amount must be in range [1,32]
'asr #32' shift amount not allowed in Thumb mode
'lsr' shift amount must be in range [0,31]
sequential registers in double spaced list
mismatched lane index in register list
invalid register in double-spaced list (must be 'D' register')
lane index must be empty or an integer
lane index out of range
 operand expected.
unexpected instruction to relax: 
will be converted to nop
out of range pc-relative fixup value
misaligned pc-relative fixup value
misaligned ARM call destination
invalid value for this fixup
out of range immediate fixup value
fixup_arm_ldst_pcrel_12
fixup_t2_ldst_pcrel_12
fixup_arm_pcrel_10_unscaled
fixup_arm_pcrel_10
fixup_t2_pcrel_10
fixup_arm_pcrel_9
fixup_t2_pcrel_9
fixup_thumb_adr_pcrel_10
fixup_arm_adr_pcrel_12
fixup_t2_adr_pcrel_12
fixup_arm_condbranch
fixup_arm_uncondbranch
fixup_t2_condbranch
fixup_t2_uncondbranch
fixup_arm_thumb_br
fixup_arm_uncondbl
fixup_arm_condbl
fixup_arm_blx
fixup_arm_thumb_bl
fixup_arm_thumb_blx
fixup_arm_thumb_cb
fixup_arm_thumb_cp
fixup_arm_thumb_bcc
fixup_arm_movt_hi16
fixup_arm_movw_lo16
fixup_t2_movt_hi16
fixup_t2_movw_lo16
fixup_arm_mod_imm
.thumb_set
.tlsdescseq
.inst
.object_arch
.arch_extension
.arch
.fpu
.eabi_attribute
.cpu
.unwind_raw 
.vsave
.save
.pad
.movsp
.setfp
.handlerdata
.personalityindex 
.personality 
.cantunwind
.fnend
.fnstart
aeabi
Unknown FPU: 
Unknown Arch: 
.ARM.attributes
.ARM.extab
.ARM.exidx
__aeabi_unwind_cpp_pr
relocated expression must be 32-bit
unsupported relocation on symbol
FIXME: relocations to absolute targets not yet implemented
.code
constant value truncated (limited to 32-bit)
:upper16:
:lower16:
use of SP or PC in the list is deprecated
deprecated since v7, use 'isb'
deprecated since v7, use 'dsb'
deprecated since v7, use 'dmb'
use of SP in the list is deprecated
use of LR and PC simultaneously in the list is deprecated
applying IT instruction to more than one subsequent instruction is deprecated
arm1020e
arm1020t
arm1022e
arm10e
arm10tdmi
arm1136j-s
arm1136jf-s
arm1156t2-s
arm1156t2f-s
arm1176j-s
arm1176jz-s
arm1176jzf-s
arm710t
arm720t
arm7tdmi
arm7tdmi-s
arm8
arm810
arm9
arm920
arm920t
arm922t
arm926ej-s
arm940t
arm946e-s
arm966e-s
arm968e-s
arm9e
arm9tdmi
cortex-a12
cortex-a15
cortex-a17
cortex-a32
cortex-a5
cortex-a7
cortex-a8
cortex-a9
cortex-m0
cortex-m0plus
cortex-m1
cortex-m3
cortex-m4
cortex-m7
cortex-r4
cortex-r4f
cortex-r5
cortex-r52
cortex-r7
cortex-r8
ep9312
iwmmxt
krait
mpcore
mpcorenovfp
sc000
sc300
strongarm
strongarm110
strongarm1100
strongarm1110
swift
xscale
32bit
Prefer 32-bit Thumb instrs
8msecext
Enable support for ARMv8-M Security Extensions
Cortex-A12 ARM processors
Cortex-A15 ARM processors
Cortex-A17 ARM processors
Cortex-A32 ARM processors
Cortex-A5 ARM processors
Cortex-A7 ARM processors
Cortex-A8 ARM processors
Cortex-A9 ARM processors
a9-erratum-754319
Processor has Cortex-A9 hardware bug erratum #754319
a9-erratum-754320
Processor has Cortex-A9 hardware bug erratum #754320
aclass
Is application profile ('A' series)
acquire-release
Has v8 acquire/release (lda/ldaex etc) instructions
armv2
ARMv2 architecture
armv2a
ARMv2a architecture
armv3
ARMv3 architecture
armv3m
ARMv3m architecture
armv4
ARMv4 architecture
armv4t
ARMv4t architecture
armv5t
ARMv5t architecture
armv5te
ARMv5te architecture
armv5tej
ARMv5tej architecture
armv6
ARMv6 architecture
armv6-m
ARMv6m architecture
armv6j
ARMv7a architecture
armv6k
ARMv6k architecture
armv6kz
ARMv6kz architecture
armv6s-m
ARMv6sm architecture
armv6t2
ARMv6t2 architecture
armv7-a
armv7-m
ARMv7m architecture
armv7-r
ARMv7r architecture
armv7e-m
ARMv7em architecture
armv7k
armv7s
armv8-a
ARMv8a architecture
armv8-m.base
ARMv8mBaseline architecture
armv8-m.main
ARMv8mMainline architecture
armv8-r
ARMv8r architecture
armv8.1-a
ARMv81a architecture
armv8.2-a
ARMv82a architecture
avoid-movs-shop
Avoid movs instructions with shifter operand
avoid-partial-cpsr
Avoid CPSR partial update for OOO execution
avoid-regsoreg
Avoid deprecated register-shifted reg operations
Enable support for CRC instructions
Enable support for Cryptography extensions
Restrict FP to 16 double registers
Has data barrier (dmb / dsb) instructions
dont-widen-vmovs
Don't widen VMOVS to VMOVD
Supports DSP instructions in ARM and/or Thumb2
expand-fp-mlx
Expand VFP/NEON MLA/MLS instructions
fp-only-sp
Floating point unit supports single precision only
fp16
Enable half-precision floating point
fpao
Enable fast computation of positive address offsets
Enable full half-precision floating point
hwdiv
Enable divide instructions
hwdiv-arm
Enable divide instructions in ARM mode
iwmmxt2
Qualcomm ARM processors
long-calls
Generate calls via indirect call instructions
Cortex-M3 ARM processors
mclass
Is microcontroller profile ('M' series)
Supports Multiprocessing extension
muxed-units
Has muxed AGU and NEON/FPU
nacl-trap
NaCl trap
Enable NEON instructions
neon-fpmovs
Convert VMOVSR, VMOVRS, VMOVS to NEON
neonfp
Use NEON for single precision FP
no-movt
Don't use movt/movw pairs for 32-bit imms
noarm
Does not support ARM mode execution
nonpipelined-vfp
VFP instructions are not pipelined
Enable support for Performance Monitor extensions
prefer-ishst
Prefer ISHST barriers
prefer-vmovsr
Prefer VMOVSR
prof-unpr
Is profitable to unpredicate
Cortex-R4 ARM processors
Cortex-R5 ARM processors
Cortex-R52 ARM processors
Cortex-R7 ARM processors
Enable Reliability, Availability and Serviceability extensions
rclass
Is realtime profile ('R' series)
reserve-r9
Reserve R9, making it unavailable as GPR
ret-addr-stack
Has return address stack
slow-fp-brcc
FP compare + branch is slow
slow-load-D-subreg
Loading into D subregs is slow
slow-odd-reg
VLDM/VSTM starting with an odd register is slow
slow-vdup32
Has slow VDUP32 - prefer VMOV
slow-vgetlni32
Has slow VGETLNi32 - prefer VMOV
slowfpvmlx
Disable VFP / NEON MAC instructions
soft-float
Use software floating point features.
Swift ARM processors
t2xtpk
Enable Thumb2 extract and pack instructions
thumb-mode
Thumb mode
thumb2
Enable Thumb2 instructions
trustzone
Enable support for TrustZone security extensions
Support ARM v4T instructions
Support ARM v5T instructions
v5te
Support ARM v5TE, v5TEj, and v5TExp instructions
Support ARM v6 instructions
Support ARM v6k instructions
Support ARM v6M instructions
v6t2
Support ARM v6t2 instructions
Support ARM v7 instructions
v7clrex
Has v7 clrex instruction
Support ARM v8 instructions
Support ARM v8M Baseline instructions
v8m.main
Support ARM v8M Mainline instructions
vfp2
Enable VFP2 instructions
vfp3
Enable VFP3 instructions
vfp4
Enable VFP4 instructions
virtualization
Supports Virtualization extension
vldn-align
Check for VLDn unaligned access
vmlx-forwarding
Has multiplier accumulator forwarding
vmlx-hazards
Has VMLx hazards
Select the arm1020e processor
Select the arm1020t processor
Select the arm1022e processor
Select the arm10e processor
Select the arm10tdmi processor
Select the arm1136j-s processor
Select the arm1136jf-s processor
Select the arm1156t2-s processor
Select the arm1156t2f-s processor
Select the arm1176j-s processor
Select the arm1176jz-s processor
Select the arm1176jzf-s processor
Select the arm710t processor
Select the arm720t processor
Select the arm7tdmi processor
Select the arm7tdmi-s processor
Select the arm8 processor
Select the arm810 processor
Select the arm9 processor
Select the arm920 processor
Select the arm920t processor
Select the arm922t processor
Select the arm926ej-s processor
Select the arm940t processor
Select the arm946e-s processor
Select the arm966e-s processor
Select the arm968e-s processor
Select the arm9e processor
Select the arm9tdmi processor
Select the cortex-a12 processor
Select the cortex-a15 processor
Select the cortex-a17 processor
Select the cortex-a32 processor
Select the cortex-a5 processor
Select the cortex-a7 processor
Select the cortex-a8 processor
Select the cortex-a9 processor
Select the cortex-m0 processor
Select the cortex-m0plus processor
Select the cortex-m1 processor
Select the cortex-m3 processor
Select the cortex-m4 processor
Select the cortex-m7 processor
Select the cortex-r4 processor
Select the cortex-r4f processor
Select the cortex-r5 processor
Select the cortex-r52 processor
Select the cortex-r7 processor
Select the cortex-r8 processor
Select the ep9312 processor
Select the iwmmxt processor
Select the krait processor
Select the mpcore processor
Select the mpcorenovfp processor
Select the sc000 processor
Select the sc300 processor
Select the strongarm processor
Select the strongarm110 processor
Select the strongarm1100 processor
Select the strongarm1110 processor
Select the swift processor
Select the xscale processor
+thumb-mode
,+thumb-mode
+nacl-trap
,+nacl-trap
unsupported relocation type: 
<und>
nop$
yield$
wfe$
wfi$
sev$
sevl$
esb$
nop$
yield$
wfe$
wfi$
sev$
sevl$
esb$
eret$
<imm:
<reg:
push
vpush
vpop
.f64
.f16
.f32
APSR_nzcv, fpscr
pc, lr
.s32
.s16
.u32
.u16
.i64
.i32
.i16
.f16.f64
.f64.f16
.f32.f16
.f16.f32
.f64.f32
.f32.f64
.s32.f32
.u32.f32
.s16.f16
.u16.f16
.f32.s32
.f16.s16
.f32.u32
.f16.u16
fpscr, 
fpexc, 
fpinst, 
fpinst2, 
fpsid, 
.s64
.u64
.f64.s16
.f32.s16
.f64.s32
.f16.s32
.s16.f64
.s16.f32
.s32.f64
.s32.f16
.u16.f64
.u16.f32
.u32.f64
.u32.f16
.f64.u16
.f32.u16
.f64.u32
.f16.u32
sp, 
sp!, 
pc, lr, 
, apsr
, spsr
[], 
, fpscr
, fpexc
, fpinst
, fpinst2
, fpsid
, mvfr0
, mvfr1
, mvfr2
[]}, 
]}, 
, #1
, asr 
, lsl 
<mem:
, ror 
[pc, 
SPSR_
r8_usr
r9_usr
r10_usr
r11_usr
r12_usr
sp_usr
lr_usr
r8_fiq
r9_fiq
r10_fiq
r11_fiq
r12_fiq
sp_fiq
lr_fiq
lr_irq
sp_irq
lr_svc
sp_svc
lr_abt
sp_abt
lr_und
sp_und
lr_mon
sp_mon
elr_hyp
sp_hyp
apsr_g
apsr_nzcvqg
iapsr_g
iapsr_nzcvqg
eapsr_g
eapsr_nzcvqg
xpsr_g
xpsr_nzcvqg
apsr_nzcvq
iapsr_nzcvq
eapsr_nzcvq
xpsr_nzcvq
apsr
iapsr
eapsr
xpsr
ipsr
epsr
iepsr
primask
basepri
basepri_max
faultmask
control
msplim
psplim
msp_ns
psp_ns
msplim_ns
psplim_ns
primask_ns
basepri_ns
basepri_max_ns
faultmask_ns
control_ns
sp_ns
APSR_
nzcvq
nzcvqg
SPSR
CPSR
#0x0
#0x1
#0x2
#0x3
#0x4
#0x5
#0x6
#0x7
#0x8
#0x9
#0xa
#0xb
#0xc
#0xd
#0xe
armeb
ARM (big endian)
thumb
Thumb
thumbeb
Thumb (big endian)
aarch64-a57-fp-load-balancing-force-all
Always modify dest registers regardless of color
aarch64-a57-fp-load-balancing-override
Ignore balance information, always return (1: Even, 2: Odd).
AArch64 A57 FP Load-Balancing
aarch64-a57-fp-load-balancing
A57 FP Anti-dependency breaker
aarch64-type-promotion-merge
Enable merging of redundant sexts when one is dominating the other.
AArch64 Address Type Promotion
aarch64-type-promotion
aarch64-simd-scalar-force-all
Force use of AdvSIMD scalar instructions everywhere
AdvSIMD Scalar Operation Optimization
aarch64-simd-scalar
xray_sled_
AArch64 Assembly Printer
AArch64 Local Dynamic TLS Access Clean-up
aarch64-local-dynamic-tls-cleanup
AArch64 Collect Linker Optimization Hint (LOH)
aarch64-collect-loh
aarch64-ccmp-limit
aarch64-stress-ccmp
AArch64 CCMP Pass
aarch64-ccmp
AArch64 Conditional Compares
AArch64 Dead register definitions
aarch64-dead-defs
AArch64 pseudo instruction expansion pass
aarch64-expand-pseudo
AArch64 fix for A53 erratum 835769
aarch64-fix-cortex-a53-835769-pass
Workaround A53 erratum 835769 pass
aarch64-redzone
enable use of redzone on AArch64
AArch64 CondOpt Pass
aarch64-condopt
AArch64 Condition Optimizer
AArch64 redundant copy elimination pass
aarch64-copyelim
AArch64 Redundant Copy Elimination
AArch64 Instruction Selection
AArch64ISD::FRSQRTE
AArch64ISD::FRECPS
AArch64ISD::FRECPE
AArch64ISD::UMULL
AArch64ISD::SMULL
AArch64ISD::ST4LANEpost
AArch64ISD::ST3LANEpost
AArch64ISD::ST2LANEpost
AArch64ISD::LD4LANEpost
AArch64ISD::LD3LANEpost
AArch64ISD::LD2LANEpost
AArch64ISD::LD1LANEpost
AArch64ISD::LD4DUPpost
AArch64ISD::LD3DUPpost
AArch64ISD::LD2DUPpost
AArch64ISD::LD1DUPpost
AArch64ISD::ST1x4post
AArch64ISD::ST1x3post
AArch64ISD::ST1x2post
AArch64ISD::LD1x4post
AArch64ISD::LD1x3post
AArch64ISD::LD1x2post
AArch64ISD::ST4post
AArch64ISD::ST3post
AArch64ISD::ST2post
AArch64ISD::LD4post
AArch64ISD::LD3post
AArch64ISD::LD2post
AArch64ISD::WrapperLarge
AArch64ISD::SQSHLU_I
AArch64ISD::URSHR_I
AArch64ISD::SRSHR_I
AArch64ISD::UQSHL_I
AArch64ISD::SQSHL_I
AArch64ISD::NVCAST
AArch64ISD::UITOF
AArch64ISD::SITOF
AArch64ISD::PREFETCH
AArch64ISD::TC_RETURN
AArch64ISD::TBNZ
AArch64ISD::TBZ
AArch64ISD::CBNZ
AArch64ISD::CBZ
AArch64ISD::BIT
AArch64ISD::NOT
AArch64ISD::UMAXV
AArch64ISD::SMAXV
AArch64ISD::UMINV
AArch64ISD::SMINV
AArch64ISD::UADDV
AArch64ISD::SADDV
AArch64ISD::FCMLTz
AArch64ISD::FCMLEz
AArch64ISD::FCMGTz
AArch64ISD::FCMGEz
AArch64ISD::FCMEQz
AArch64ISD::CMLTz
AArch64ISD::CMLEz
AArch64ISD::CMGTz
AArch64ISD::CMGEz
AArch64ISD::CMEQz
AArch64ISD::FCMGT
AArch64ISD::FCMGE
AArch64ISD::FCMEQ
AArch64ISD::CMHS
AArch64ISD::CMHI
AArch64ISD::CMGT
AArch64ISD::CMGE
AArch64ISD::CMEQ
AArch64ISD::VASHR
AArch64ISD::VLSHR
AArch64ISD::VSHL
AArch64ISD::EXT
AArch64ISD::REV64
AArch64ISD::REV32
AArch64ISD::REV16
AArch64ISD::TRN2
AArch64ISD::TRN1
AArch64ISD::UZP2
AArch64ISD::UZP1
AArch64ISD::ZIP2
AArch64ISD::ZIP1
AArch64ISD::EXTR
AArch64ISD::NEG
AArch64ISD::BSL
AArch64ISD::ORRi
AArch64ISD::BICi
AArch64ISD::MVNImsl
AArch64ISD::MVNIshift
AArch64ISD::FMOV
AArch64ISD::MOVImsl
AArch64ISD::MOVIedit
AArch64ISD::MOVIshift
AArch64ISD::MOVI
AArch64ISD::DUPLANE64
AArch64ISD::DUPLANE32
AArch64ISD::DUPLANE16
AArch64ISD::DUPLANE8
AArch64ISD::DUP
AArch64ISD::FCMP
AArch64ISD::FCCMP
AArch64ISD::CCMN
AArch64ISD::CCMP
AArch64ISD::ANDS
AArch64ISD::SBCS
AArch64ISD::ADCS
AArch64ISD::SUBS
AArch64ISD::ADDS
AArch64ISD::SBC
AArch64ISD::ADC
AArch64ISD::TLSDESC_CALLSEQ
AArch64ISD::THREAD_POINTER
AArch64ISD::CSINC
AArch64ISD::CSNEG
AArch64ISD::CSINV
AArch64ISD::FCSEL
AArch64ISD::CSEL
AArch64ISD::BRCOND
AArch64ISD::RET_FLAG
AArch64ISD::LOADgot
AArch64ISD::ADDlow
AArch64ISD::ADRP
AArch64ISD::FRSQRTS
AArch64ISD::CALL
__sincos_stret
__sincosf_stret
_TLS_MODULE_BASE_
Invalid register name "
failed to perform tail call elimination on a call site marked musttail
lohi
lo64
hi64
val64
aarch64-shift-insert-generation
Allow AArch64 SLI/SRI formation
aarch64-elf-ldtls-generation
Allow AArch64 Local Dynamic TLS code generation
aarch64-enable-logical-imm
Enable AArch64 logical imm instruction optimization
Overflow!
aarch64-got
aarch64-nc
aarch64-tls
aarch64-page
aarch64-pageoff
aarch64-g3
aarch64-g2
aarch64-g1
aarch64-g0
aarch64-hi12
aarch64-tbz-offset-bits
Restrict range of TB[N]Z instructions (DEBUG)
aarch64-cbz-offset-bits
Restrict range of CB[N]Z instructions (DEBUG)
aarch64-bcc-offset-bits
Restrict range of Bcc instructions (DEBUG)
aarch64-load-store-scan-limit
aarch64-update-scan-limit
AArch64 load / store optimization pass
aarch64-ldst-opt
aarch64-stress-promote-const
Promote all vector constants
AArch64 Promote Constant Pass
aarch64-promote-const
_PromotedConst
AArch64 Promote Constant
GPR32sponly
tcGPR64
FPR128_lo
FPR8
GPR32
CSR_AArch64_AAPCS
CSR_AArch64_AAPCS_SwiftError
CSR_AArch64_AAPCS_ThisReturn
CSR_AArch64_AllRegs
CSR_AArch64_CXX_TLS_Darwin
CSR_AArch64_CXX_TLS_Darwin_PE
CSR_AArch64_CXX_TLS_Darwin_ViaCopy
CSR_AArch64_NoRegs
CSR_AArch64_RT_MostRegs
CSR_AArch64_TLS_Darwin
CSR_AArch64_TLS_ELF
bsub
dsub
dsub0
dsub1
dsub2
dsub3
hsub
qhisub
qsub
qsub0
qsub1
qsub2
qsub3
ssub
sub_32
sube32
sube64
subo32
subo64
dsub1_then_bsub
dsub1_then_hsub
dsub1_then_ssub
dsub3_then_bsub
dsub3_then_hsub
dsub3_then_ssub
dsub2_then_bsub
dsub2_then_hsub
dsub2_then_ssub
qsub1_then_bsub
qsub1_then_dsub
qsub1_then_hsub
qsub1_then_ssub
qsub3_then_bsub
qsub3_then_dsub
qsub3_then_hsub
qsub3_then_ssub
qsub2_then_bsub
qsub2_then_dsub
qsub2_then_hsub
qsub2_then_ssub
subo64_then_sub_32
dsub0_dsub1
dsub0_dsub1_dsub2
dsub1_dsub2
dsub1_dsub2_dsub3
dsub2_dsub3
dsub_qsub1_then_dsub
dsub_qsub1_then_dsub_qsub2_then_dsub_qsub3_then_dsub
dsub_qsub1_then_dsub_qsub2_then_dsub
qsub0_qsub1
qsub0_qsub1_qsub2
qsub1_qsub2
qsub1_qsub2_qsub3
qsub2_qsub3
qsub1_then_dsub_qsub2_then_dsub
qsub1_then_dsub_qsub2_then_dsub_qsub3_then_dsub
qsub2_then_dsub_qsub3_then_dsub
sub_32_subo64_then_sub_32
AArch64 Store Pair Suppression
aarch64-stp-suppress
Expected a variant SchedClass
aarch64-early-ifcvt
Enable the early if converter pass
aarch64-use-tbi
Assume that top byte of an address is ignored
aarch64-enable-nonlazybind
Call nonlazybind functions via direct GOT load
aarch64-enable-ccmp
Enable the CCMP formation pass
aarch64-enable-mcr
Enable the machine combiner pass
aarch64-enable-stp-suppress
Suppress STP for AArch64
aarch64-enable-simd-scalar
Enable use of AdvSIMD scalar integer instructions
aarch64-enable-promote-const
Enable the promote constant pass
aarch64-enable-collect-loh
Enable the pass that emits the linker optimization hints (LOH)
aarch64-enable-dead-defs
Enable the pass that removes dead definitons and replaces stores to them with stores to the zero register
aarch64-enable-copyelim
Enable the redundant copy elimination pass
aarch64-enable-ldst-opt
Enable the load/store pair optimization pass
aarch64-enable-atomic-cfg-tidy
Run SimplifyCFG after expanding atomic operations to make use of cmpxchg flow-based information
aarch64-enable-early-ifcvt
Run early if-conversion
aarch64-enable-condopt
Enable the condition optimizer pass
aarch64-fix-cortex-a53-835769
Work around Cortex-A53 erratum 835769
aarch64-enable-type-promotion
Enable the type promotion pass
aarch64-enable-gep-opt
Enable optimizations on complex GEPs
aarch64-enable-branch-relax
Relax out of range conditional branches
aarch64-enable-global-merge
aarch64-enable-loop-data-prefetch
Enable the loop data prefetch pass
aarch64-enable-global-isel-at-O
Enable GlobalISel at or below an opt level (-1 to disable)
e-m:e-p:32:32-i8:8-i16:16-i64:64-S128
e-m:o-i64:64-i128:128-n32:64-S128
e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128
E-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128
AArch64 vector by element instruction optimization pass
aarch64-vectorbyelement-opt
Address taken block that was later removed
0x%llx
Printing <null> Type
implicit-def: 
' is a protected alias
' label emitted multiple times to assembly file
Block address taken
  in Loop: Header=BB
 Depth=
This 
Inner 
Loop Header: Depth=
Child Loop BB
 Depth 
Parent Loop BB
Unsupported expression in static initializer: 
$tlv$init
_tlv_bootstrap
llvm.metadata
unknown special variable
_set_
asm-printer
InstructionCount
NumInstructions
 instructions in function
-byte Reload
-byte Folded Reload
-byte Spill
-byte Folded Spill
 Reload Reuse
DEBUG_VALUE: 
 <- 
(long double) 
kill:
<def>
<kill>
avoids zero-length function
Address of block that was removed by CodeGen
func_end
func_begin
__morestack_addr
__morestack
no GCMetadataPrinter registered for GC: 
Start of file scope inline assembly
End of file scope inline assembly
Debug Info Emission
linetables
CodeView Line Tables
write_exception
DWARF Exception Writer
exception
xray_instr_map
xray_synthetic_
 Encoding = 
<unknown encoding>
indirect pcrel sdata8
indirect pcrel udata8
indirect pcrel sdata4
indirect pcrel udata4
pcrel sdata8
pcrel udata8
pcrel sdata4
pcrel udata4
sdata8
sdata4
udata8
udata4
omit
absptr
Encoding = 
Abbrev [
] 0x
End Of Children Mark
Abbreviation Code
<inline asm>
Inline asm not supported by this streamer because we don't have an asm parser for this target
Error parsing inline asm
Nested variants found in inline asm string: '
Unterminated ${:foo} operand in inline asm string: '
Bad $ operand number in inline asm string: '
Bad ${:} expression in inline asm string: '
Bad ${} expression in inline asm string: '
Invalid $ operand number in inline asm string: '
invalid operand in inline asm: '
.intel_syntax
.att_syntax
private
comment
Unknown special formatter '
' for machine instr: 
debug_loc
EOM(1)
EOM(2)
EOM(3)
  Offset: 
  Tag: 
  Flags: 0
Header Magic
Header Version
Header Hash Function
Header Bucket Count
Header Hash Count
Header Data Length
HeaderData Die Offset Base
HeaderData Atom Count
Bucket 
Hash in Bucket 
Offset in Bucket 
Num DIEs
cu_begin
cu_macro_begin
debug_ranges
Names
ObjC
namespac
Types
Length of Public 
 Info
_begin
_end
DWARF Version
Offset of Compilation Unit Info
Compilation Unit Length
End Mark
DIE offset
Kind: 
External Name
End Of Macro List Mark
Length of ARange Set
DWARF Arange version number
Offset Into Debug Info Section
Segment Size (in bytes)
ARange terminator
Loc expr size
disable-debug-info-print
Disable debug info printing
generate-gnu-dwarf-pub-sections
Generate GNU-style pubnames and pubtypes
generate-arange-section
Generate dwarf aranges
Make an absence of debug location information explicit.
At top of block or after label
Enable
In all cases
Disable
Never
use-unknown-locations
Output prototype dwarf accelerator tables.
Default for platform
Enabled
dwarf-accel-tables
Output DWARF5 split debug info.
split-dwarf
Generate DWARF pubnames and pubtypes sections
generate-dwarf-pub-sections
Abstract
Abstract subprograms
dwarf-linkage-names
Which DWARF linkage-name attributes to emit.
dwarf
DWARF Emission
writer
DWARF Debug Writer
super-register
sub-register
string offset=
Type Signature
Type DIE Offset
Length of Unit
DWARF version number
DWARF Unit Type
Address Size (in bytes)
Offset Into Abbrev. Section
generate-type-units
Generate DWARF4 type units.
__forwarding
sizetype
(anonymous namespace)
>> Catch TypeInfos <<
TypeInfo 
>> Filter TypeInfos <<
FilterInfo 
GCC_except_table
@LPStart
@TType
@TType base offset
Call site
Call site table length
>> Call Site 
  On exception at call site 
  Action: cleanup
  Action: 
  Call between 
    has no landing pad
    jumps to 
  On action: cleanup
  On action: 
>> Action Record 
  Catch TypeInfo 
  Filter TypeInfo 
  Cleanup
  No further actions
  Continue to action 
$cppxdata$
lsda_begin
lsda_end
Number of call sites
LabelStart
LabelEnd
FilterFunction
CatchAll
FinallyFunclet
Null
ExceptionHandler
dtor
catch
@?0?
@4HA
$stateUnwindMap$
$tryMap$
$ip2state$
MagicNumber
MaxState
UnwindMap
NumTryBlocks
TryBlockMap
IPMapEntries
IPToStateXData
UnwindHelp
ESTypeList
EHFlags
ToState
Action
$handlerMap$
TryLow
TryHigh
CatchHigh
NumCatches
HandlerArray
Adjectives
CatchObjOffset
Handler
ParentFrameOffset
GSCookieOffset
GSCookieXOROffset
EHCookieOffset
EHCookieXOROffset
safeseh
`anonymous namespace'
<unnamed-tag>
\..\
_vptr$
__vtbl_ptr_type
long int
long unsigned int
wchar_t
__wchar_t
char
HRESULT
Subsection size
File index to string table offset subsection
String table
Debug section magic
error: 
Record length
Record kind: S_UDT
Symbol subsection for 
Record kind: S_LPROC32_ID
Record kind: S_GPROC32_ID
PtrParent
PtrEnd
PtrNext
Code size
Offset after prologue
Offset before epilogue
Function type index
Function section relative address
Function section index
Flags
Function name
Record kind: S_PROC_ID_END
Record kind: S_INLINESITE
Inlinee type index
Record kind: S_INLINESITE_END
Record kind: S_LOCAL
TypeIndex
Symbol subsection for globals
Record kind: S_LTHREAD32
Record kind: S_LDATA32
Record kind: S_GTHREAD32
Record kind: S_GDATA32
DataOffset
Segment
Inlinee lines subsection
Inlinee lines signature
Inlined function 
 starts at 
Type index of inlined function
Offset into filechecksum table
Starting line number
Record kind: S_COMPILE3
Flags and language
CPUType
target architecture doesn't map to a CodeView CPUType
Frontend version
Backend version
Null-terminated compiler version string
The CodeView record is corrupted.
The requested operation is not supported.
The member record is of an unknown type.
llvm.codeview
CodeView Error: 
Buffer contains invalid APSInt type
void*
<not translated>*
HRESULT*
signed char*
unsigned char*
char*
wchar_t*
char16_t*
char32_t*
__int8*
unsigned __int8*
short*
unsigned short*
__int16*
unsigned __int16*
long*
unsigned long*
int*
unsigned*
__int64*
unsigned __int64*
__int128*
unsigned __int128*
__half*
float*
__float48*
double*
long double*
__float128*
_Complex float*
_Complex double*
_Complex long double*
_Complex __float128*
bool*
__bool16*
__bool32*
__bool64*
<no type>
<unknown UDT>
<unknown simple type>
<vftable 
 methods>
<field list>
const 
__unaligned 
Method
AccessSpecifier
MethodKind
MethodOptions
VFTableOffset
 [ (
SourceFile
LineNumber
Module
StringData
NumArgs
ArgType
ClassType
FunctionType
ParentScope
ContinuationIndex
EnumValue
FieldOffset
MethodCount
MethodListIndex
BaseType
VBPtrType
VBPtrOffset
VBTableIndex
BaseOffset
BitSize
BitOffset
VFEntryCount
CompleteClass
OverriddenVFTable
VFPtrOffset
VFTableName
MethodName
Signature
NumEnumerators
Properties
UnderlyingType
FieldListType
LinkageName
MemberCount
FieldList
SizeOf
DerivedFrom
VShape
ElementType
IndexType
ReturnType
ThisType
CallingConvention
FunctionOptions
NumParameters
ArgListType
ThisAdjustment
ModifiedType
Modifiers
PointeeType
PointerAttributes
PtrType
PtrMode
IsFlat
IsConst
IsVolatile
IsUnaligned
Representation
LeafData
UnknownLeaf
MethodOverloadList
UdtModSourceLine
UdtSourceLine
StringId
StringList
BuildInfo
MemberFuncId
FuncId
ListContinuation
Enumerator
OneMethod
NestedType
DataMember
OverloadedMethod
StaticDataMember
VFPtr
IndirectVirtualBaseClass
VirtualBaseClass
BaseInterface
BaseClass
BitField
VFTableShape
VFTable
TypeServer2
Enum
Union
Interface
Struct
Class
Array
ArgList
MemberFunction
Procedure
Modifier
Pointer
TypeLeafKind
UnknownMember
Kind
Length
LF_POINTER
LF_MODIFIER
LF_PROCEDURE
LF_MFUNCTION
LF_ARGLIST
LF_FIELDLIST
LF_ARRAY
LF_CLASS
LF_STRUCTURE
LF_INTERFACE
LF_UNION
LF_ENUM
LF_TYPESERVER2
LF_VFTABLE
LF_VTSHAPE
LF_BITFIELD
LF_BCLASS
LF_BINTERFACE
LF_VBCLASS
LF_IVBCLASS
LF_VFUNCTAB
LF_STMEMBER
LF_METHOD
LF_MEMBER
LF_NESTTYPE
LF_ONEMETHOD
LF_ENUMERATE
LF_INDEX
LF_FUNC_ID
LF_MFUNC_ID
LF_BUILDINFO
LF_SUBSTR_LIST
LF_STRING_ID
LF_UDT_SRC_LINE
LF_UDT_MOD_SRC_LINE
LF_METHODLIST
LF_MODIFIER_16t
LF_POINTER_16t
LF_ARRAY_16t
LF_CLASS_16t
LF_STRUCTURE_16t
LF_UNION_16t
LF_ENUM_16t
LF_PROCEDURE_16t
LF_MFUNCTION_16t
LF_COBOL0_16t
LF_COBOL1
LF_BARRAY_16t
LF_LABEL
LF_NULLLEAF
LF_NOTTRAN
LF_DIMARRAY_16t
LF_VFTPATH_16t
LF_PRECOMP_16t
LF_ENDPRECOMP
LF_OEM_16t
LF_TYPESERVER_ST
LF_SKIP_16t
LF_ARGLIST_16t
LF_DEFARG_16t
LF_LIST
LF_FIELDLIST_16t
LF_DERIVED_16t
LF_BITFIELD_16t
LF_METHODLIST_16t
LF_DIMCONU_16t
LF_DIMCONLU_16t
LF_DIMVARU_16t
LF_DIMVARLU_16t
LF_REFSYM
LF_BCLASS_16t
LF_VBCLASS_16t
LF_IVBCLASS_16t
LF_ENUMERATE_ST
LF_FRIENDFCN_16t
LF_INDEX_16t
LF_MEMBER_16t
LF_STMEMBER_16t
LF_METHOD_16t
LF_NESTTYPE_16t
LF_VFUNCTAB_16t
LF_FRIENDCLS_16t
LF_ONEMETHOD_16t
LF_VFUNCOFF_16t
LF_TI16_MAX
LF_ARRAY_ST
LF_CLASS_ST
LF_STRUCTURE_ST
LF_UNION_ST
LF_ENUM_ST
LF_COBOL0
LF_BARRAY
LF_DIMARRAY_ST
LF_VFTPATH
LF_PRECOMP_ST
LF_OEM
LF_ALIAS_ST
LF_OEM2
LF_SKIP
LF_DEFARG_ST
LF_DERIVED
LF_DIMCONU
LF_DIMCONLU
LF_DIMVARU
LF_DIMVARLU
LF_FRIENDFCN_ST
LF_MEMBER_ST
LF_STMEMBER_ST
LF_METHOD_ST
LF_NESTTYPE_ST
LF_FRIENDCLS
LF_ONEMETHOD_ST
LF_VFUNCOFF
LF_NESTTYPEEX_ST
LF_MEMBERMODIFY_ST
LF_MANAGED_ST
LF_ST_MAX
LF_TYPESERVER
LF_DIMARRAY
LF_PRECOMP
LF_ALIAS
LF_DEFARG
LF_FRIENDFCN
LF_NESTTYPEEX
LF_MEMBERMODIFY
LF_MANAGED
LF_STRIDED_ARRAY
LF_HLSL
LF_MODIFIER_EX
LF_VECTOR
LF_MATRIX
LF_NUMERIC
LF_CHAR
LF_SHORT
LF_USHORT
LF_LONG
LF_ULONG
LF_REAL32
LF_REAL64
LF_REAL80
LF_REAL128
LF_QUADWORD
LF_UQUADWORD
LF_REAL48
LF_COMPLEX32
LF_COMPLEX64
LF_COMPLEX80
LF_COMPLEX128
LF_VARSTRING
LF_OCTWORD
LF_UOCTWORD
LF_DECIMAL
LF_DATE
LF_UTF8STRING
LF_REAL16
LF_PAD0
LF_PAD1
LF_PAD2
LF_PAD3
LF_PAD4
LF_PAD5
LF_PAD6
LF_PAD7
LF_PAD8
LF_PAD9
LF_PAD10
LF_PAD11
LF_PAD12
LF_PAD13
LF_PAD14
LF_PAD15
Packed
HasConstructorOrDestructor
HasOverloadedOperator
Nested
ContainsNestedClass
HasOverloadedAssignmentOperator
HasConversionOperator
ForwardReference
Scoped
HasUniqueName
Sealed
Intrinsic
None
Private
Protected
Public
Pseudo
NoInherit
NoConstruct
CompilerGenerated
Vanilla
Virtual
Static
Friend
IntroducingVirtual
PureVirtual
PureIntroducingVirtual
Near16
Far16
Huge16
BasedOnSegment
BasedOnValue
BasedOnSegmentValue
BasedOnAddress
BasedOnSegmentAddress
BasedOnType
BasedOnSelf
Near32
Far32
Near64
LValueReference
PointerToDataMember
PointerToMemberFunction
RValueReference
Unknown
SingleInheritanceData
MultipleInheritanceData
VirtualInheritanceData
GeneralData
SingleInheritanceFunction
MultipleInheritanceFunction
VirtualInheritanceFunction
GeneralFunction
Const
Volatile
Unaligned
NearC
FarC
NearPascal
FarPascal
NearFast
FarFast
NearStdCall
FarStdCall
NearSysCall
FarSysCall
ThisCall
MipsCall
Generic
AlphaCall
PpcCall
SHCall
ArmCall
AM33Call
TriCall
SH5Call
M32RCall
ClrCall
Inline
NearVector
CxxReturnUdt
Constructor
ConstructorWithVirtualBases
An unknown error has occurred.
The buffer is not large enough to read the requested number of bytes.
The specified stream is not writable.
The specified stream does not exist.
The data is in an unexpected format.
The block is already in use.
llvm.msf
MSF Error: 
gisel-irtranslator
unable to lower arguments: 
Prototype
unable to translate instruction: 
Opcode
unable to translate memop: 
unable to translate constant: 
Type
IRTranslator
IRTranslator LLVM IR -> MI
irtranslator
gisel-select
cannot select
VReg has no regclass after selection
VReg has explicit size different from class size
GISelFailure
inserting blocks is not supported yet
InstructionSelect
Select target instructions out of generic instructions
instruction-select
gisel-legalize
unable to legalize instruction
Legalizer
Legalize the Machine IR a function's Machine IR
legalizer
gisel-regbankselect
unable to map instruction
RegBankSelect
regbankselect-fast
Run the Fast mode (default mapping)
regbankselect-greedy
Use the Greedy mode (best local mapping)
Mode of the RegBankSelect pass
Assign register bank of generic virtual registers
regbankselect
 (in function: 
GISelFailure: 
combiner-alias-analysis
Enable DAG combiner alias-analysis heuristics
combiner-global-alias-analysis
Enable DAG combiner's use of IR alias analysis
combiner-use-tbaa
Enable DAG combiner's use of TBAA
combiner-stress-load-slicing
Bypass the profitability model of load slicing
combiner-split-load-index
DAG combiner may split indexing from loads
__sync_synchronize
abort
Attempt at an invalid promotion-related conversion
enable-legalize-types-checking
Unprocessed value in a map!
Value with legal type was transformed!
Processed value not in any map!
Value in multiple maps!
 ReplacedValues
 PromotedIntegers
 SoftenedFloats
 ScalarizedVectors
 ExpandedIntegers
 ExpandedFloats
 SplitVectors
 WidenedVectors
 PromotedFloats
Do not know how to scalarize the result of this operator!
Do not know how to split the result of this operator!
Do not know how to split this operator's operand!
disable-dfa-sched
Disable use of DFA during scheduling
dfa-sched-reg-pressure-threshold
Track reg pressure and switch priority to in-depth
list-burr
Bottom-up register reduction list scheduling
Similar to list-burr but schedules in source order when possible
list-hybrid
Bottom-up register pressure aware list scheduling which tries to balance latency and register pressure
list-ilp
Bottom-up register pressure aware list scheduling which tries to balance ILP and register pressure
disable-sched-cycles
Disable cycle-level precision during preRA scheduling
disable-sched-reg-pressure
Disable regpressure priority in sched=list-ilp
disable-sched-live-uses
Disable live use priority in sched=list-ilp
disable-sched-vrcycle
Disable virtual register cycle interference checks
disable-sched-physreg-join
Disable physreg def-use affinity
disable-sched-stalls
Disable no-stall priority in sched=list-ilp
disable-sched-critical-path
Disable critical path priority in sched=list-ilp
disable-sched-height
Disable scheduled-height priority in sched=list-ilp
disable-2addr-hack
Disable scheduler's two-address hack
max-sched-reorder
Number of instructions to allow ahead of the critical path in sched=list-ilp
sched-avg-ipc
Average inst/cycle whan no target itinerary exists.
Can't handle live physical register dependency!
sunit-dag.
sched-high-latency-cycles
Roughly estimate the number of cycles that 'long latency'instructions take for targets with no itinerary
vliw-td
VLIW scheduler
limit-float-precision
Generate low-precision inline sequences for some float libcalls
enable-fmf-dag
Enable fast-math-flags for DAG nodes
jump-table-density
Minimum density for building a jump table in a normal function
optsize-jump-table-density
Minimum density for building a jump table in an optsize function
non-trivial scalar-to-vector conversion
, possible invalid constraint for vector type
scalar-to-vector conversion failed
_setjmp
_longjmp
Unsupported element size
Wrong result type for @llvm.get.dynamic.area.offset intrinsic!
trap-func-name
couldn't allocate output register for constraint '
inline asm not supported yet: don't know how to handle tied indirect register inputs
inline asm error: This value type register class is not natively supported!
invalid operand for inline asm constraint '
Don't know how to handle indirect register inputs yet for constraint '
couldn't allocate input reg for constraint '
Cannot generate unaligned atomic store
Cannot generate unaligned atomic load
visitCatchSwitch not yet implemented!
no-jump-tables
cannot lower memory intrinsic in address space 
dag-dump-verbose
Display more information when dumping selection DAG nodes.
<<Unknown DAG Node>>
<<Unknown Machine Node #
<<Unknown Target Node #
<<Unknown Node #
AtomicFence
AtomicCmpSwap
AtomicCmpSwapWithSuccess
AtomicSwap
AtomicLoadAdd
AtomicLoadSub
AtomicLoadAnd
AtomicLoadOr
AtomicLoadXor
AtomicLoadNand
AtomicLoadMin
AtomicLoadMax
AtomicLoadUMin
AtomicLoadUMax
AtomicLoad
AtomicStore
ReadCycleCounter
MDNode
EntryToken
TokenFactor
AssertSext
AssertZext
BasicBlock
ValueType
RegisterMask
OpaqueConstant
ConstantFP
GlobalAddress
GlobalTLSAddress
FrameIndex
GLOBAL_OFFSET_TABLE
RETURNADDR
ADDROFRETURNADDR
FRAMEADDR
LOCAL_RECOVER
READ_REGISTER
WRITE_REGISTER
FRAME_TO_ARGS_OFFSET
EH_DWARF_CFA
EH_RETURN
EH_SJLJ_SETJMP
EH_SJLJ_LONGJMP
EH_SJLJ_SETUP_DISPATCH
TargetIndex
ExternalSymbol
BlockAddress
BUILD_VECTOR
OpaqueTargetConstant
TargetConstant
TargetConstantFP
TargetGlobalAddress
TargetGlobalTLSAddress
TargetFrameIndex
TargetJumpTable
TargetConstantPool
TargetExternalSymbol
TargetBlockAddress
CopyToReg
CopyFromReg
merge_values
inlineasm
handlenode
fminnum
fmaxnum
fminnan
fmaxnan
fsqrt
fsincos
ftrunc
ffloor
fceil
frint
fnearbyint
fround
fexp2
flog2
flog10
mulhu
mulhs
smul_lohi
umul_lohi
sdivrem
udivrem
fcopysign
fcanonicalize
fpowi
setcc
setcce
vselect
select_cc
insert_vector_elt
extract_vector_elt
concat_vectors
insert_subvector
extract_subvector
scalar_to_vector
vector_shuffle
carry_false
saddo
uaddo
ssubo
usubo
smulo
umulo
shl_parts
sra_parts
srl_parts
sign_extend
zero_extend
any_extend
sign_extend_inreg
any_extend_vector_inreg
sign_extend_vector_inreg
zero_extend_vector_inreg
flt_rounds
fp_round_inreg
fp_extend
sint_to_fp
uint_to_fp
fp_to_sint
fp_to_uint
fp16_to_fp
fp_to_fp16
brind
br_jt
brcond
br_cc
callseq_start
callseq_end
masked_load
masked_store
masked_gather
masked_scatter
vaarg
vacopy
vaend
vastart
dynamic_stackalloc
extract_element
build_pair
stacksave
stackrestore
debugtrap
lifetime.start
lifetime.end
gc_transition.start
gc_transition.end
get.dynamic.area.offset
bitreverse
bswap
ctpop
cttz_zero_undef
ctlz_zero_undef
init_trampoline
adjust_trampoline
setoeq
setogt
setoge
setolt
setole
setone
setuo
setueq
setugt
setuge
setult
setule
setune
seteq
setgt
setge
setlt
setle
setne
settrue
setfalse2
<pre-inc>
<pre-dec>
<post-inc>
<post-dec>
Mem:
<APFloat(
 [TF=
<null>
, anyext
, sext
, zext
, trunc to 
 [ORD=
 [ID=
FastISel didn't lower all arguments
FastISel missed call: 
FastISel didn't select the entire block
FastISel missed terminator: 
FastISel miss: 
sdag
Instruction Selection and Scheduling
combine1
DAG Combining 1
legalize_types
Type Legalization
combine_lt
DAG Combining after legalize types
legalize_vec
Vector Legalization
legalize_types2
Type Legalization 2
combine_lv
DAG Combining after legalize vectors
legalize
DAG Legalization
combine2
DAG Combining 2
isel
Instruction Selection
sched
Instruction Scheduling
emit
Instruction Creation
cleanup
Instruction Scheduling Cleanup
fast-isel-verbose
Enable verbose messages in the "fast" instruction selector
fast-isel-abort
Enable abort calls when "fast" instruction selection fails to lower an instruction: 0 disable the abort, 1 will abort but for args, calls and terminators, 2 will also abort for argument lowering, and 3 will never fallback to SelectionDAG.
use-mbpi
use Machine Branch Probability Info
Instruction schedulers available (before register allocation):
pre-RA-sched
Best scheduler for the target
Could not match memory address.  Inline asm failure!
COVERED: 
INCLUDED: 
Cannot select: 
In function: 
intrinsic %
target intrinsic %
unknown intrinsic #
CROSS RC COPY
plaintext=circle
GraphRoot
color=blue,style=dashed
Node
 -> Node
 label ="
__emutls_get_address
memory
Indirect operand for inline asm not a pointer!
Unsupported asm: input constraint with a matching output constraint of incompatible type!
Named registers not implemented for this target
Unsupported library call operation!
argument to '__builtin_return_address' must be a constant integer
simd
rdma
profile
ubfm
expected integer in range [0, 31]
expected integer in range [1, 32]
requested insert overflows register
sbfm
bfxil
requested extract overflows register
movi
fmov
unpredictable LDP instruction, writeback base is also a destination
unpredictable LDP instruction, Rt2==Rt
unpredictable STP instruction, writeback base is also a source
unpredictable LDR instruction, writeback base is also a source
unpredictable STR instruction, writeback base is also a source
invalid immediate expression
instruction requires:
(unknown)
armv8.2a
armv8.1a
too few operands for instruction
instruction requires a CPU feature not currently enabled
invalid operand for instruction
invalid type suffix for instruction
expected AArch64 condition code
expected '[su]xt[bhw]' or 'lsl' with optional integer in range [0, 4]
expected 'sxtx' 'uxtx' or 'lsl' with optional integer in range [0, 4]
expected compatible register, symbol or integer in range [0, 4095]
expected compatible register or logical immediate
expected 'lsl' with optional integer 0 or 16
expected 'lsl' with optional integer 0, 16, 32 or 48
expected 'lsl', 'lsr' or 'asr' with optional integer in range [0, 31]
expected 'lsl', 'lsr' or 'asr' with optional integer in range [0, 63]
expected compatible register or floating-point constant
index must be an integer in range [-256, 255].
index must be a multiple of 4 in range [-256, 252].
index must be a multiple of 8 in range [-512, 504].
index must be a multiple of 16 in range [-1024, 1008].
expected 'uxtw' or 'sxtw' with optional shift of #0
expected 'uxtw' or 'sxtw' with optional shift of #0 or #1
expected 'uxtw' or 'sxtw' with optional shift of #0 or #2
expected 'uxtw' or 'sxtw' with optional shift of #0 or #3
expected 'uxtw' or 'sxtw' with optional shift of #0 or #4
expected 'lsl' or 'sxtx' with optional shift of #0
expected 'lsl' or 'sxtx' with optional shift of #0 or #1
expected 'lsl' or 'sxtx' with optional shift of #0 or #2
expected 'lsl' or 'sxtx' with optional shift of #0 or #3
expected 'lsl' or 'sxtx' with optional shift of #0 or #4
index must be an integer in range [0, 4095].
index must be a multiple of 2 in range [0, 8190].
index must be a multiple of 4 in range [0, 16380].
index must be a multiple of 8 in range [0, 32760].
index must be a multiple of 16 in range [0, 65520].
immediate must be an integer in range [0, 1].
immediate must be an integer in range [0, 7].
immediate must be an integer in range [0, 15].
immediate must be an integer in range [0, 31].
immediate must be an integer in range [0, 63].
immediate must be an integer in range [0, 127].
immediate must be an integer in range [0, 65535].
immediate must be an integer in range [1, 8].
immediate must be an integer in range [1, 16].
immediate must be an integer in range [1, 32].
immediate must be an integer in range [1, 64].
expected lane specifier '[1]'
vector lane must be an integer in range [0, 15].
vector lane must be an integer in range [0, 7].
vector lane must be an integer in range [0, 3].
vector lane must be an integer in range [0, 1].
expected label or encodable integer pc offset
expected readable system register
expected writable system register or pstate
unrecognized instruction mnemonic
adcs
addhn
addhn2
addp
adds
addv
adrp
aesd
aese
aesimc
aesmc
ands
asrv
bics
casa
casab
casah
casal
casalb
casalh
casb
cash
casl
caslb
caslh
casp
caspa
caspal
caspl
cbnz
ccmn
ccmp
cinc
cinv
clrex
cmeq
cmge
cmgt
cmhi
cmhs
cmle
cmlo
cmls
cmlt
cmtst
cneg
crc32b
crc32cb
crc32ch
crc32cw
crc32cx
crc32h
crc32w
crc32x
csel
cset
csetm
csinc
csinv
csneg
dcps1
dcps2
dcps3
drps
eret
extr
fabd
fabs
facge
facgt
facle
faclt
fadd
faddp
fccmp
fccmpe
fcmeq
fcmge
fcmgt
fcmle
fcmlt
fcmp
fcmpe
fcsel
fcvt
fcvtas
fcvtau
fcvtl
fcvtl2
fcvtms
fcvtmu
fcvtn
fcvtn2
fcvtns
fcvtnu
fcvtps
fcvtpu
fcvtxn
fcvtxn2
fcvtzs
fcvtzu
fdiv
fmadd
fmax
fmaxnm
fmaxnmp
fmaxnmv
fmaxp
fmaxv
fmin
fminnm
fminnmp
fminnmv
fminp
fminv
fmla
fmls
fmov
fmsub
fmul
fmulx
fneg
fnmadd
fnmsub
fnmul
frecpe
frecps
frecpx
frinta
frinti
frintm
frintn
frintp
frintx
frintz
frsqrte
frsqrts
fsqrt
fsub
hint
ld1r
ld2r
ld3r
ld4r
ldadd
ldadda
ldaddab
ldaddah
ldaddal
ldaddalb
ldaddalh
ldaddb
ldaddh
ldaddl
ldaddlb
ldaddlh
ldar
ldarb
ldarh
ldaxp
ldaxr
ldaxrb
ldaxrh
ldclr
ldclra
ldclrab
ldclrah
ldclral
ldclralb
ldclralh
ldclrb
ldclrh
ldclrl
ldclrlb
ldclrlh
ldeor
ldeora
ldeorab
ldeorah
ldeoral
ldeoralb
ldeoralh
ldeorb
ldeorh
ldeorl
ldeorlb
ldeorlh
ldlar
ldlarb
ldlarh
ldnp
ldpsw
ldrb
ldrh
ldrsb
ldrsh
ldrsw
ldset
ldseta
ldsetab
ldsetah
ldsetal
ldsetalb
ldsetalh
ldsetb
ldseth
ldsetl
ldsetlb
ldsetlh
ldsmax
ldsmaxa
ldsmaxab
ldsmaxah
ldsmaxal
ldsmaxalb
ldsmaxalh
ldsmaxb
ldsmaxh
ldsmaxl
ldsmaxlb
ldsmaxlh
ldsmin
ldsmina
ldsminab
ldsminah
ldsminal
ldsminalb
ldsminalh
ldsminb
ldsminh
ldsminl
ldsminlb
ldsminlh
ldtr
ldtrb
ldtrh
ldtrsb
ldtrsh
ldtrsw
ldumax
ldumaxa
ldumaxab
ldumaxah
ldumaxal
ldumaxalb
ldumaxalh
ldumaxb
ldumaxh
ldumaxl
ldumaxlb
ldumaxlh
ldumin
ldumina
lduminab
lduminah
lduminal
lduminalb
lduminalh
lduminb
lduminh
lduminl
lduminlb
lduminlh
ldur
ldurb
ldurh
ldursb
ldursh
ldursw
ldxp
ldxr
ldxrb
ldxrh
lslv
lsrv
madd
mneg
movi
movk
movn
movz
msub
mvni
negs
ngcs
pmul
pmull
pmull2
prfm
prfum
raddhn
raddhn2
rbit
rev16
rev32
rev64
rorv
rshrn
rshrn2
rsubhn
rsubhn2
saba
sabal
sabal2
sabd
sabdl
sabdl2
sadalp
saddl
saddl2
saddlp
saddlv
saddw
saddw2
sbcs
sbfm
scvtf
sdiv
sevl
sha1c
sha1h
sha1m
sha1p
sha1su0
sha1su1
sha256h
sha256h2
sha256su0
sha256su1
shadd
shll
shll2
shrn
shrn2
shsub
smaddl
smax
smaxp
smaxv
smin
sminp
sminv
smlal
smlal2
smlsl
smlsl2
smnegl
smov
smsubl
smulh
smull
smull2
sqabs
sqadd
sqdmlal
sqdmlal2
sqdmlsl
sqdmlsl2
sqdmulh
sqdmull
sqdmull2
sqneg
sqrdmlah
sqrdmlsh
sqrdmulh
sqrshl
sqrshrn
sqrshrn2
sqrshrun
sqrshrun2
sqshl
sqshlu
sqshrn
sqshrn2
sqshrun
sqshrun2
sqsub
sqxtn
sqxtn2
sqxtun
sqxtun2
srhadd
srshl
srshr
srsra
sshl
sshll
sshll2
sshr
ssra
ssubl
ssubl2
ssubw
ssubw2
stadd
staddb
staddh
staddl
staddlb
staddlh
stclr
stclrb
stclrh
stclrl
stclrlb
stclrlh
steor
steorb
steorh
steorl
steorlb
steorlh
stllr
stllrb
stllrh
stlr
stlrb
stlrh
stlxp
stlxr
stlxrb
stlxrh
stnp
strb
strh
stset
stsetb
stseth
stsetl
stsetlb
stsetlh
stsmax
stsmaxb
stsmaxh
stsmaxl
stsmaxlb
stsmaxlh
stsmin
stsminb
stsminh
stsminl
stsminlb
stsminlh
sttr
sttrb
sttrh
stumax
stumaxb
stumaxh
stumaxl
stumaxlb
stumaxlh
stumin
stuminb
stuminh
stuminl
stuminlb
stuminlh
stur
sturb
sturh
stxp
stxr
stxrb
stxrh
subhn
subhn2
subs
suqadd
swpa
swpab
swpah
swpal
swpalb
swpalh
swpb
swph
swpl
swplb
swplh
sxtb
sxth
sxtl
sxtl2
sxtw
sysl
tbnz
trn1
trn2
uaba
uabal
uabal2
uabd
uabdl
uabdl2
uadalp
uaddl
uaddl2
uaddlp
uaddlv
uaddw
uaddw2
ubfm
ucvtf
udiv
uhadd
uhsub
umaddl
umax
umaxp
umaxv
umin
uminp
uminv
umlal
umlal2
umlsl
umlsl2
umnegl
umov
umsubl
umulh
umull
umull2
uqadd
uqrshl
uqrshrn
uqrshrn2
uqshl
uqshrn
uqshrn2
uqsub
uqxtn
uqxtn2
urecpe
urhadd
urshl
urshr
ursqrte
ursra
ushl
ushll
ushll2
ushr
usqadd
usra
usubl
usubl2
usubw
usubw2
uxtb
uxth
uxtl
uxtl2
uxtw
uzp1
uzp2
xtn2
yield
zip1
zip2
<fpimm 
<barrier 
<barrier invalid #
<shiftedimm 
<condcode 
<register 
<vectorlist 
<vectorindex 
<sysreg: 
<prfop 
<prfop invalid #
<imp>
.arch
unknown arch name
unsupported architectural extension: 
.cpu
unknown CPU name
.hword
.word
.xword
.tlsdesccall
expected symbol after directive
.ltorg
.pool
.unreq
unexpected input in .unreq directive.
in '.unreq' directive
.inst
expected expression following '.inst' directive
 in '.inst' directive
expected an identifier or a number in directive
invalid numeric identifier in directive
invalid identifier in directive
expected expression
expected constant expression
b.eq
b.ne
b.hs
b.cs
b.lo
b.cc
b.mi
b.pl
b.vs
b.vc
b.hi
b.ls
b.ge
b.lt
b.gt
b.le
b.al
b.nv
.req
vector register without type specifier expected
register name or alias expected
unexpected input in .req directive
ignoring redefinition of register alias '
tlbi
invalid condition code
ccmp
ccmn
fccmp
fccmpe
fcsel
csel
csinc
csinv
csneg
cset
cinc
csetm
cinv
cneg
unexpected token in argument list
gotpage label reference not allowed an addend
page or gotpage label reference expected
immediate value expected for barrier operand
barrier operand out of range
invalid barrier option name
'sy' or #imm operand expected
encoded floating point value out of range
invalid floating point immediate
index must be absent or #0
immediate value expected for prefetch operand
prefetch operand out of range, [0,31] expected
pre-fetch hint expected
Expected cN operand where 0 <= N <= 15
invalid operand
mismatched register size suffix
invalid number of vectors
registers must be sequential
'}' expected
immediate value expected for vector index
']' expected
condition codes AL and NV are invalid for this instruction
expected #imm after shift specifier
expected integer shift amount
expected constant '#imm' after shift specifier
fcmpe
fcmeq
fcmge
fcmgt
fcmle
fcmlt
unexpected floating point literal
expected floating-point constant #0.0
unexpected token in operand
Only valid when first operand is register
movz
Immediate too large for register
expected register
expected first even register of a consecutive same-size even/odd register pair
expected second odd register of a consecutive same-size even/odd register pair
nzcv
expect relocation specifier in operand after ':'
lo12
abs_g3
abs_g2
abs_g2_s
abs_g2_nc
abs_g1
abs_g1_s
abs_g1_nc
abs_g0
abs_g0_s
abs_g0_nc
dtprel_g2
dtprel_g1
dtprel_g1_nc
dtprel_g0
dtprel_g0_nc
dtprel_hi12
dtprel_lo12
dtprel_lo12_nc
tprel_g2
tprel_g1
tprel_g1_nc
tprel_g0
tprel_g0_nc
tprel_hi12
tprel_lo12
tprel_lo12_nc
tlsdesc_lo12
got_lo12
gottprel_lo12
gottprel_g1
gottprel_g0_nc
expect ':' after relocation specifier
only 'lsl #+N' valid after immediate
positive shift amount required
invalid operand for IC instruction
DC CVAP requires ARMv8.2a
invalid operand for DC instruction
AT S1E1RP requires ARMv8.2a
AT S1E1WP requires ARMv8.2a
invalid operand for AT instruction
vmalle1is
ipas2e1is
ipas2le1is
vmalls12e1
vmalls12e1is
invalid operand for TLBI instruction
expected register operand
specified 
 op requires a register
 op does not use a register
vector register expected
invalid vector kind qualifier
ilp32
fixup value out of range
fixup not sufficiently aligned
fixup must be 2-byte aligned
fixup must be 4-byte aligned
fixup must be 8-byte aligned
fixup must be 16-byte aligned
no resolvable MOVZ/MOVK fixups supported yet
fixup_aarch64_pcrel_adr_imm21
fixup_aarch64_pcrel_adrp_imm21
fixup_aarch64_add_imm12
fixup_aarch64_ldst_imm12_scale1
fixup_aarch64_ldst_imm12_scale2
fixup_aarch64_ldst_imm12_scale4
fixup_aarch64_ldst_imm12_scale8
fixup_aarch64_ldst_imm12_scale16
fixup_aarch64_ldr_pcrel_imm19
fixup_aarch64_movw
fixup_aarch64_pcrel_branch14
fixup_aarch64_pcrel_branch19
fixup_aarch64_pcrel_branch26
fixup_aarch64_pcrel_call26
fixup_aarch64_tlsdesc_call
1-byte data relocations not supported
ILP32 8 byte PC relative data relocation not supported (LP64 eqv: PREL64)
invalid symbol kind for ADRP relocation
Unsupported pc-relative fixup kind
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_UABS_G3)
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_UABS_G2)
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_SABS_G2)
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_UABS_G2_NC)
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_SABS_G1)
ILP32 absolute MOV relocation not supported (LP64 eqv: MOVW_UABS_G1_NC)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSLD_MOVW_DTPREL_G2)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSLD_MOVW_DTPREL_G1_NC)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSLE_MOVW_TPREL_G2)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSLE_MOVW_TPREL_G1_NC)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSIE_MOVW_GOTTPREL_G1)
ILP32 absolute MOV relocation not supported (LP64 eqv: TLSIE_MOVW_GOTTPREL_G0_NC)
ILP32 absolute MOV relocation not supported (LP64 eqv: ABS64)
invalid fixup for add (uimm12) instruction
invalid fixup for 8-bit load/store instruction
invalid fixup for 16-bit load/store instruction
invalid fixup for 32-bit load/store instruction
invalid fixup for 64-bit load/store instruction
invalid fixup for 128-bit load/store instruction
invalid fixup for movz/movk instruction
Unknown ELF relocation type
.inst
Emit generic NEON assembly
apple
Emit Apple-style NEON assembly
aarch64-neon-syntax
Choose style of NEON code to emit from AArch64 backend:
.code
.hword
.word
.xword
Not supported instr: 
:tlsdesc:
:gottprel_g0_nc:
:gottprel_g1:
:gottprel_lo12:
:gottprel:
:got_lo12:
:got:
:tlsdesc_lo12:
:tprel_lo12_nc:
:tprel_lo12:
:tprel_hi12:
:tprel_g0_nc:
:tprel_g0:
:tprel_g1_nc:
:tprel_g1:
:tprel_g2:
:dtprel_lo12_nc:
:dtprel_lo12:
:dtprel_hi12:
:dtprel_g0_nc:
:dtprel_g0:
:dtprel_g1_nc:
:dtprel_g1:
:dtprel_g2:
:abs_g0_nc:
:abs_g0_s:
:abs_g0:
:abs_g1_nc:
:abs_g1_s:
:abs_g1:
:abs_g2_nc:
:abs_g2_s:
:abs_g2:
:abs_g3:
:lo12:
cortex-a35
cortex-a53
cortex-a57
cortex-a72
cortex-a73
cyclone
exynos-m1
exynos-m2
exynos-m3
falkor
generic
kryo
vulcan
Cortex-A35 ARM processors
Cortex-A53 ARM processors
Cortex-A57 ARM processors
Cortex-A72 ARM processors
Cortex-A73 ARM processors
alternate-sextload-cvt-f32-pattern
Use alternative pattern for sextload convert to f32
arith-bcc-fusion
CPU fuses arithmetic+bcc operations
arith-cbz-fusion
CPU fuses arithmetic + cbz/cbnz operations
balance-fp-ops
balance mix of odd and even D-registers for fp multiply(-accumulate) ops
Enable ARMv8 CRC-32 checksum instructions
crypto
Enable cryptographic instructions
custom-cheap-as-move
Use custom code for TargetInstrInfo::isAsCheapAsAMove()
Cyclone
disable-latency-sched-heuristic
Disable latency scheduling heuristic
exynosm1
Samsung Exynos-M1 processors
exynosm2
Samsung Exynos-M2/M3 processors
Qualcomm Falkor processors
fix-16473581
Fix for radar://16473581.
fp-armv8
Enable ARMv8 FP
fullfp16
Full FP16
Qualcomm Kryo processors
Enable ARMv8.1 Large System Extension (LSE) atomic instructions
neon
Enable Advanced SIMD instructions
perfmon
Enable ARMv8 PMUv3 Performance Monitors extension
predictable-select-expensive
Prefer likely predicted branches over selects
Enable ARMv8 Reliability, Availability and Serviceability Extensions
reserve-x18
Reserve X18, making it unavailable as a GPR
slow-misaligned-128store
Misaligned 128 bit stores are slow
slow-paired-128
Paired 128 bit loads and stores are slow
Enable Statistical Profiling extension
strict-align
Disallow all unaligned memory access
use-aa
Use alias analysis during codegen
use-postra-scheduler
Schedule again after register allocation
use-reciprocal-square-root
Use the reciprocal square root approximation
v8.1a
Support ARM v8.1a instructions
v8.2a
Support ARM v8.2a instructions
Broadcom Vulcan processors
Has zero-cycle register moves
Has zero-cycle zeroing instructions
Select the cortex-a35 processor
Select the cortex-a53 processor
Select the cortex-a57 processor
Select the cortex-a72 processor
Select the cortex-a73 processor
Select the cyclone processor
Select the exynos-m1 processor
Select the exynos-m2 processor
Select the exynos-m3 processor
Select the falkor processor
Select the generic processor
Select the kryo processor
Select the vulcan processor
Only small and large code models are allowed on AArch64
conditional branch requires assembler-local label. '
' is external.
Invalid relocation on conditional branch!
ADR/ADRP relocations must be GOT relative
unknown AArch64 fixup kind!
PC relative absolute relocation!
unsupported relocation of modified symbol
unsupported pc-relative relocation of difference
unsupported relocation of local symbol '
'. Must have non-local symbol earlier in section.
unsupported relocation with identical base
unable to resolve variable '
unsupported relocation of variable '
#%#llx
, lsl #
uxtb
uxth
uxtw
uxtx
sxtb
sxth
sxtw
sxtx
adds
mov $
tst $
tst $
tst $
ands
tst $
bics
bic $
.2s, $
bic $
.4h, $
bic $
.4s, $
bic $
.8h, $
clrex
cset $
cinc $
csetm $
cinv $
cneg $
dcps1
dcps2
dcps3
ror $
yield
sevl
psb $
, [$
], #64
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #64
, [$
], #16
, [$
], #8
, [$
], #16
, [$
], #8
, [$
], #8
, [$
], #16
, [$
], #8
, [$
], #16
ld1r
, [$
], #1
ld1r
, [$
], #8
ld1r
, [$
], #8
ld1r
, [$
], #4
ld1r
, [$
], #2
ld1r
, [$
], #4
ld1r
, [$
], #1
ld1r
, [$
], #2
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #2
, [$
], #4
, [$
], #8
, [$
], #1
ld2r
, [$
], #2
ld2r
, [$
], #16
ld2r
, [$
], #16
ld2r
, [$
], #8
ld2r
, [$
], #4
ld2r
, [$
], #8
ld2r
, [$
], #2
ld2r
, [$
], #4
, [$
], #32
, [$
], #32
, [$
], #16
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #4
, [$
], #8
, [$
], #16
, [$
], #2
ld3r
, [$
], #3
ld3r
, [$
], #24
ld3r
, [$
], #24
ld3r
, [$
], #12
ld3r
, [$
], #6
ld3r
, [$
], #12
ld3r
, [$
], #3
ld3r
, [$
], #6
, [$
], #48
, [$
], #48
, [$
], #24
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #6
, [$
], #12
, [$
], #24
, [$
], #3
, [$
], #64
, [$
], #64
, [$
], #32
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #64
ld4r
, [$
], #4
ld4r
, [$
], #32
ld4r
, [$
], #32
ld4r
, [$
], #16
ld4r
, [$
], #8
ld4r
, [$
], #16
ld4r
, [$
], #4
ld4r
, [$
], #8
, [$
], #8
, [$
], #16
, [$
], #32
, [$
], #4
staddlb
, [$
staddl
, [$
staddlh
, [$
staddb
, [$
stadd
, [$
staddh
, [$
stclrlb
, [$
stclrl
, [$
stclrlh
, [$
stclrb
, [$
stclr
, [$
stclrh
, [$
steorlb
, [$
steorl
, [$
steorlh
, [$
steorb
, [$
steor
, [$
steorh
, [$
ldnp
, [$
, [$
ldpsw
, [$
ldrb
, [$
ldrb
, [$
, [$
, [$
ldrh
, [$
ldrh
, [$
ldrsb
, [$
ldrsb
, [$
ldrsh
, [$
ldrsh
, [$
ldrsw
, [$
ldrsw
, [$
stsetlb
, [$
stsetl
, [$
stsetlh
, [$
stsetb
, [$
stset
, [$
stseth
, [$
stsmaxlb
, [$
stsmaxl
, [$
stsmaxlh
, [$
stsmaxb
, [$
stsmax
, [$
stsmaxh
, [$
stsminlb
, [$
stsminl
, [$
stsminlh
, [$
stsminb
, [$
stsmin
, [$
stsminh
, [$
ldtrb
, [$
ldtrh
, [$
ldtrsb
, [$
ldtrsh
, [$
ldtrsw
, [$
ldtr
, [$
stumaxlb
, [$
stumaxl
, [$
stumaxlh
, [$
stumaxb
, [$
stumax
, [$
stumaxh
, [$
stuminlb
, [$
stuminl
, [$
stuminlh
, [$
stuminb
, [$
stumin
, [$
stuminh
, [$
ldurb
, [$
ldur
, [$
ldurh
, [$
ldursb
, [$
ldursh
, [$
ldursw
, [$
movk $
mneg
mvn $
.16b, $
.16b
mvn $
.8b, $
mvn $
mvn $
mov $
.16b, $
.16b
orr $
.2s, $
orr $
.4h, $
orr $
.4s, $
orr $
.8h, $
.8b, $
prfm $
, [$
prfm $
, [$
prfum
, [$
ngcs $
ngc $
asr $
sxtb $
sxth $
sxtw $
smull
smnegl
, [$
], #64
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #64
, [$
], #16
, [$
], #8
, [$
], #16
, [$
], #8
, [$
], #8
, [$
], #16
, [$
], #8
, [$
], #16
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #2
, [$
], #4
, [$
], #8
, [$
], #1
, [$
], #32
, [$
], #32
, [$
], #16
, [$
], #16
, [$
], #32
, [$
], #16
, [$
], #32
, [$
], #4
, [$
], #8
, [$
], #16
, [$
], #2
, [$
], #48
, [$
], #48
, [$
], #24
, [$
], #24
, [$
], #48
, [$
], #24
, [$
], #48
, [$
], #6
, [$
], #12
, [$
], #24
, [$
], #3
, [$
], #64
, [$
], #64
, [$
], #32
, [$
], #32
, [$
], #64
, [$
], #32
, [$
], #64
, [$
], #8
, [$
], #16
, [$
], #32
, [$
], #4
stnp
, [$
, [$
strb
, [$
strb
, [$
, [$
, [$
strh
, [$
strh
, [$
sttrb
, [$
sttrh
, [$
sttr
, [$
sturb
, [$
stur
, [$
sturh
, [$
negs $
negs $
subs
neg $
neg $
sys $
lsr $
uxtb $
uxth $
uxtw $
umull
umnegl
.16b, 
.2s, 
.2d, 
.4h, 
.4s, 
.8h, 
.8b, 
, #0.0
.1q, 
.1d, 
#%.8f
#%#016llx
.16b
.16b, #0
, #0
.2s, #0
.2d, #0
.4h, #0
.4s, #0
.8h, #0
.8b, #0
.2s, #0.0
.2d, #0.0
.4h, #0.0
.4s, #0.0
.8h, #0.0
.16b, #8
.2s, #32
.4h, #16
.4s, #32
.8h, #16
.8b, #8
sbfiz
ubfiz
sbfx
ubfx
bfxil
movz
movn
movk
 COMPILER BARRIER
ivac
s1e3w
s1e1wp
tlbi
ipas2le1is
tlbi
ipas2le1
civac
cvac
iallu
ialluis
ivau
cvau
cvap
cisw
s1e3r
s1e1rp
tlbi
ipas2e1is
tlbi
ipas2e1
tlbi
alle3
tlbi
vae3
tlbi
vale3
tlbi
alle2
tlbi
vae2
tlbi
alle1
tlbi
vale2
tlbi
vmalls12e1
tlbi
vmalle1
tlbi
vae1
tlbi
aside1
tlbi
vaae1
tlbi
vale1
tlbi
vaale1
tlbi
alle3is
tlbi
vae3is
tlbi
vale3is
tlbi
alle2is
tlbi
vae2is
tlbi
alle1is
tlbi
vale2is
tlbi
vmalls12e1is
tlbi
vmalle1is
tlbi
vae1is
tlbi
aside1is
tlbi
vaae1is
tlbi
vale1is
tlbi
vaale1is
s1e2r
s1e2w
s12e1r
s12e1w
s12e0r
s12e0w
s1e1r
s1e1w
s1e0r
s1e0w
mov.h
mov.h
mov.s
mov.s
mov.d
mov.d
mov.b
mov.b
mvn.16b $
mvn.8b $
mov.16b
mov.8b
mov.s
mov.d
, #8
, #32
, #16
ld1r
ld2r
ld3r
ld4r
arm64
ARM64 (little endian)
AArch64 (little endian)
aarch64_be
AArch64 (big endian)
ISHLD
ISHST
NSHLD
NSHST
OSHLD
OSHST
PLDL1KEEP
PLDL1STRM
PLDL2KEEP
PLDL2STRM
PLDL3KEEP
PLDL3STRM
PLIL1KEEP
PLIL1STRM
PLIL2KEEP
PLIL2STRM
PLIL3KEEP
PLIL3STRM
PSTL1KEEP
PSTL1STRM
PSTL2KEEP
PSTL2STRM
PSTL3KEEP
PSTL3STRM
SPSel
DAIFSet
DAIFClr
DAIFCLR
DAIFSET
SPSEL
CSYNC
ACTLR_EL1
ACTLR_EL2
ACTLR_EL3
AFSR0_EL1
AFSR0_EL12
AFSR0_EL2
AFSR0_EL3
AFSR1_EL1
AFSR1_EL12
AFSR1_EL2
AFSR1_EL3
AIDR_EL1
AMAIR_EL1
AMAIR_EL12
AMAIR_EL2
AMAIR_EL3
CCSIDR_EL1
CLIDR_EL1
CNTFRQ_EL0
CNTHCTL_EL2
CNTHP_CTL_EL2
CNTHP_CVAL_EL2
CNTHP_TVAL_EL2
CNTHV_CTL_EL2
CNTHV_CVAL_EL2
CNTHV_TVAL_EL2
CNTKCTL_EL1
CNTKCTL_EL12
CNTPCT_EL0
CNTPS_CTL_EL1
CNTPS_CVAL_EL1
CNTPS_TVAL_EL1
CNTP_CTL_EL0
CNTP_CTL_EL02
CNTP_CVAL_EL0
CNTP_CVAL_EL02
CNTP_TVAL_EL0
CNTP_TVAL_EL02
CNTVCT_EL0
CNTVOFF_EL2
CNTV_CTL_EL0
CNTV_CTL_EL02
CNTV_CVAL_EL0
CNTV_CVAL_EL02
CNTV_TVAL_EL0
CNTV_TVAL_EL02
CONTEXTIDR_EL1
CONTEXTIDR_EL12
CONTEXTIDR_EL2
CPACR_EL1
CPACR_EL12
CPM_IOACC_CTL_EL3
CPTR_EL2
CPTR_EL3
CSSELR_EL1
CTR_EL0
CURRENTEL
DACR32_EL2
DAIF
DBGAUTHSTATUS_EL1
DBGBCR0_EL1
DBGBCR10_EL1
DBGBCR11_EL1
DBGBCR12_EL1
DBGBCR13_EL1
DBGBCR14_EL1
DBGBCR15_EL1
DBGBCR1_EL1
DBGBCR2_EL1
DBGBCR3_EL1
DBGBCR4_EL1
DBGBCR5_EL1
DBGBCR6_EL1
DBGBCR7_EL1
DBGBCR8_EL1
DBGBCR9_EL1
DBGBVR0_EL1
DBGBVR10_EL1
DBGBVR11_EL1
DBGBVR12_EL1
DBGBVR13_EL1
DBGBVR14_EL1
DBGBVR15_EL1
DBGBVR1_EL1
DBGBVR2_EL1
DBGBVR3_EL1
DBGBVR4_EL1
DBGBVR5_EL1
DBGBVR6_EL1
DBGBVR7_EL1
DBGBVR8_EL1
DBGBVR9_EL1
DBGCLAIMCLR_EL1
DBGCLAIMSET_EL1
DBGDTRRX_EL0
DBGDTRTX_EL0
DBGDTR_EL0
DBGPRCR_EL1
DBGVCR32_EL2
DBGWCR0_EL1
DBGWCR10_EL1
DBGWCR11_EL1
DBGWCR12_EL1
DBGWCR13_EL1
DBGWCR14_EL1
DBGWCR15_EL1
DBGWCR1_EL1
DBGWCR2_EL1
DBGWCR3_EL1
DBGWCR4_EL1
DBGWCR5_EL1
DBGWCR6_EL1
DBGWCR7_EL1
DBGWCR8_EL1
DBGWCR9_EL1
DBGWVR0_EL1
DBGWVR10_EL1
DBGWVR11_EL1
DBGWVR12_EL1
DBGWVR13_EL1
DBGWVR14_EL1
DBGWVR15_EL1
DBGWVR1_EL1
DBGWVR2_EL1
DBGWVR3_EL1
DBGWVR4_EL1
DBGWVR5_EL1
DBGWVR6_EL1
DBGWVR7_EL1
DBGWVR8_EL1
DBGWVR9_EL1
DCZID_EL0
DISR_EL1
DLR_EL0
DSPSR_EL0
ELR_EL1
ELR_EL12
ELR_EL2
ELR_EL3
ERRIDR_EL1
ERRSELR_EL1
ERXADDR_EL1
ERXCTLR_EL1
ERXFR_EL1
ERXMISC0_EL1
ERXMISC1_EL1
ERXSTATUS_EL1
ESR_EL1
ESR_EL12
ESR_EL2
ESR_EL3
FAR_EL1
FAR_EL12
FAR_EL2
FAR_EL3
FPCR
FPEXC32_EL2
FPSR
HACR_EL2
HCR_EL2
HPFAR_EL2
HSTR_EL2
ICC_AP0R0_EL1
ICC_AP0R1_EL1
ICC_AP0R2_EL1
ICC_AP0R3_EL1
ICC_AP1R0_EL1
ICC_AP1R1_EL1
ICC_AP1R2_EL1
ICC_AP1R3_EL1
ICC_ASGI1R_EL1
ICC_BPR0_EL1
ICC_BPR1_EL1
ICC_CTLR_EL1
ICC_CTLR_EL3
ICC_DIR_EL1
ICC_EOIR0_EL1
ICC_EOIR1_EL1
ICC_HPPIR0_EL1
ICC_HPPIR1_EL1
ICC_IAR0_EL1
ICC_IAR1_EL1
ICC_IGRPEN0_EL1
ICC_IGRPEN1_EL1
ICC_IGRPEN1_EL3
ICC_PMR_EL1
ICC_RPR_EL1
ICC_SEIEN_EL1
ICC_SGI0R_EL1
ICC_SGI1R_EL1
ICC_SRE_EL1
ICC_SRE_EL2
ICC_SRE_EL3
ICH_AP0R0_EL2
ICH_AP0R1_EL2
ICH_AP0R2_EL2
ICH_AP0R3_EL2
ICH_AP1R0_EL2
ICH_AP1R1_EL2
ICH_AP1R2_EL2
ICH_AP1R3_EL2
ICH_EISR_EL2
ICH_ELSR_EL2
ICH_HCR_EL2
ICH_LR0_EL2
ICH_LR10_EL2
ICH_LR11_EL2
ICH_LR12_EL2
ICH_LR13_EL2
ICH_LR14_EL2
ICH_LR15_EL2
ICH_LR1_EL2
ICH_LR2_EL2
ICH_LR3_EL2
ICH_LR4_EL2
ICH_LR5_EL2
ICH_LR6_EL2
ICH_LR7_EL2
ICH_LR8_EL2
ICH_LR9_EL2
ICH_MISR_EL2
ICH_VMCR_EL2
ICH_VSEIR_EL2
ICH_VTR_EL2
ID_AA64AFR0_EL1
ID_AA64AFR1_EL1
ID_AA64DFR0_EL1
ID_AA64DFR1_EL1
ID_AA64ISAR0_EL1
ID_AA64ISAR1_EL1
ID_AA64MMFR0_EL1
ID_AA64MMFR1_EL1
ID_AA64MMFR2_EL1
ID_AA64PFR0_EL1
ID_AA64PFR1_EL1
ID_AFR0_EL1
ID_DFR0_EL1
ID_ISAR0_EL1
ID_ISAR1_EL1
ID_ISAR2_EL1
ID_ISAR3_EL1
ID_ISAR4_EL1
ID_ISAR5_EL1
ID_MMFR0_EL1
ID_MMFR1_EL1
ID_MMFR2_EL1
ID_MMFR3_EL1
ID_MMFR4_EL1
ID_PFR0_EL1
ID_PFR1_EL1
IFSR32_EL2
ISR_EL1
LORC_EL1
LOREA_EL1
LORID_EL1
LORN_EL1
LORSA_EL1
MAIR_EL1
MAIR_EL12
MAIR_EL2
MAIR_EL3
MDCCINT_EL1
MDCCSR_EL0
MDCR_EL2
MDCR_EL3
MDRAR_EL1
MDSCR_EL1
MIDR_EL1
MPIDR_EL1
MVFR0_EL1
MVFR1_EL1
MVFR2_EL1
NZCV
OSDLR_EL1
OSDTRRX_EL1
OSDTRTX_EL1
OSECCR_EL1
OSLAR_EL1
OSLSR_EL1
PAR_EL1
PMBIDR_EL1
PMBLIMITR_EL1
PMBPTR_EL1
PMBSR_EL1
PMCCFILTR_EL0
PMCCNTR_EL0
PMCEID0_EL0
PMCEID1_EL0
PMCNTENCLR_EL0
PMCNTENSET_EL0
PMCR_EL0
PMEVCNTR0_EL0
PMEVCNTR10_EL0
PMEVCNTR11_EL0
PMEVCNTR12_EL0
PMEVCNTR13_EL0
PMEVCNTR14_EL0
PMEVCNTR15_EL0
PMEVCNTR16_EL0
PMEVCNTR17_EL0
PMEVCNTR18_EL0
PMEVCNTR19_EL0
PMEVCNTR1_EL0
PMEVCNTR20_EL0
PMEVCNTR21_EL0
PMEVCNTR22_EL0
PMEVCNTR23_EL0
PMEVCNTR24_EL0
PMEVCNTR25_EL0
PMEVCNTR26_EL0
PMEVCNTR27_EL0
PMEVCNTR28_EL0
PMEVCNTR29_EL0
PMEVCNTR2_EL0
PMEVCNTR30_EL0
PMEVCNTR3_EL0
PMEVCNTR4_EL0
PMEVCNTR5_EL0
PMEVCNTR6_EL0
PMEVCNTR7_EL0
PMEVCNTR8_EL0
PMEVCNTR9_EL0
PMEVTYPER0_EL0
PMEVTYPER10_EL0
PMEVTYPER11_EL0
PMEVTYPER12_EL0
PMEVTYPER13_EL0
PMEVTYPER14_EL0
PMEVTYPER15_EL0
PMEVTYPER16_EL0
PMEVTYPER17_EL0
PMEVTYPER18_EL0
PMEVTYPER19_EL0
PMEVTYPER1_EL0
PMEVTYPER20_EL0
PMEVTYPER21_EL0
PMEVTYPER22_EL0
PMEVTYPER23_EL0
PMEVTYPER24_EL0
PMEVTYPER25_EL0
PMEVTYPER26_EL0
PMEVTYPER27_EL0
PMEVTYPER28_EL0
PMEVTYPER29_EL0
PMEVTYPER2_EL0
PMEVTYPER30_EL0
PMEVTYPER3_EL0
PMEVTYPER4_EL0
PMEVTYPER5_EL0
PMEVTYPER6_EL0
PMEVTYPER7_EL0
PMEVTYPER8_EL0
PMEVTYPER9_EL0
PMINTENCLR_EL1
PMINTENSET_EL1
PMOVSCLR_EL0
PMOVSSET_EL0
PMSCR_EL1
PMSCR_EL12
PMSCR_EL2
PMSELR_EL0
PMSEVFR_EL1
PMSFCR_EL1
PMSICR_EL1
PMSIDR_EL1
PMSIRR_EL1
PMSLATFR_EL1
PMSWINC_EL0
PMUSERENR_EL0
PMXEVCNTR_EL0
PMXEVTYPER_EL0
REVIDR_EL1
RMR_EL1
RMR_EL2
RMR_EL3
RVBAR_EL1
RVBAR_EL2
RVBAR_EL3
SCR_EL3
SCTLR_EL1
SCTLR_EL12
SCTLR_EL2
SCTLR_EL3
SDER32_EL3
SPSR_ABT
SPSR_EL1
SPSR_EL12
SPSR_EL2
SPSR_EL3
SPSR_FIQ
SPSR_IRQ
SPSR_UND
SP_EL0
SP_EL1
SP_EL2
TCR_EL1
TCR_EL12
TCR_EL2
TCR_EL3
TEECR32_EL1
TEEHBR32_EL1
TPIDRRO_EL0
TPIDR_EL0
TPIDR_EL1
TPIDR_EL2
TPIDR_EL3
TRCACATR0
TRCACATR1
TRCACATR10
TRCACATR11
TRCACATR12
TRCACATR13
TRCACATR14
TRCACATR15
TRCACATR2
TRCACATR3
TRCACATR4
TRCACATR5
TRCACATR6
TRCACATR7
TRCACATR8
TRCACATR9
TRCACVR0
TRCACVR1
TRCACVR10
TRCACVR11
TRCACVR12
TRCACVR13
TRCACVR14
TRCACVR15
TRCACVR2
TRCACVR3
TRCACVR4
TRCACVR5
TRCACVR6
TRCACVR7
TRCACVR8
TRCACVR9
TRCAUTHSTATUS
TRCAUXCTLR
TRCBBCTLR
TRCCCCTLR
TRCCIDCCTLR0
TRCCIDCCTLR1
TRCCIDCVR0
TRCCIDCVR1
TRCCIDCVR2
TRCCIDCVR3
TRCCIDCVR4
TRCCIDCVR5
TRCCIDCVR6
TRCCIDCVR7
TRCCIDR0
TRCCIDR1
TRCCIDR2
TRCCIDR3
TRCCLAIMCLR
TRCCLAIMSET
TRCCNTCTLR0
TRCCNTCTLR1
TRCCNTCTLR2
TRCCNTCTLR3
TRCCNTRLDVR0
TRCCNTRLDVR1
TRCCNTRLDVR2
TRCCNTRLDVR3
TRCCNTVR0
TRCCNTVR1
TRCCNTVR2
TRCCNTVR3
TRCCONFIGR
TRCDEVAFF0
TRCDEVAFF1
TRCDEVARCH
TRCDEVID
TRCDEVTYPE
TRCDVCMR0
TRCDVCMR1
TRCDVCMR2
TRCDVCMR3
TRCDVCMR4
TRCDVCMR5
TRCDVCMR6
TRCDVCMR7
TRCDVCVR0
TRCDVCVR1
TRCDVCVR2
TRCDVCVR3
TRCDVCVR4
TRCDVCVR5
TRCDVCVR6
TRCDVCVR7
TRCEVENTCTL0R
TRCEVENTCTL1R
TRCEXTINSELR
TRCIDR0
TRCIDR1
TRCIDR10
TRCIDR11
TRCIDR12
TRCIDR13
TRCIDR2
TRCIDR3
TRCIDR4
TRCIDR5
TRCIDR6
TRCIDR7
TRCIDR8
TRCIDR9
TRCIMSPEC0
TRCIMSPEC1
TRCIMSPEC2
TRCIMSPEC3
TRCIMSPEC4
TRCIMSPEC5
TRCIMSPEC6
TRCIMSPEC7
TRCITCTRL
TRCLAR
TRCLSR
TRCOSLAR
TRCOSLSR
TRCPDCR
TRCPDSR
TRCPIDR0
TRCPIDR1
TRCPIDR2
TRCPIDR3
TRCPIDR4
TRCPIDR5
TRCPIDR6
TRCPIDR7
TRCPRGCTLR
TRCPROCSELR
TRCQCTLR
TRCRSCTLR10
TRCRSCTLR11
TRCRSCTLR12
TRCRSCTLR13
TRCRSCTLR14
TRCRSCTLR15
TRCRSCTLR16
TRCRSCTLR17
TRCRSCTLR18
TRCRSCTLR19
TRCRSCTLR2
TRCRSCTLR20
TRCRSCTLR21
TRCRSCTLR22
TRCRSCTLR23
TRCRSCTLR24
TRCRSCTLR25
TRCRSCTLR26
TRCRSCTLR27
TRCRSCTLR28
TRCRSCTLR29
TRCRSCTLR3
TRCRSCTLR30
TRCRSCTLR31
TRCRSCTLR4
TRCRSCTLR5
TRCRSCTLR6
TRCRSCTLR7
TRCRSCTLR8
TRCRSCTLR9
TRCSEQEVR0
TRCSEQEVR1
TRCSEQEVR2
TRCSEQRSTEVR
TRCSEQSTR
TRCSSCCR0
TRCSSCCR1
TRCSSCCR2
TRCSSCCR3
TRCSSCCR4
TRCSSCCR5
TRCSSCCR6
TRCSSCCR7
TRCSSCSR0
TRCSSCSR1
TRCSSCSR2
TRCSSCSR3
TRCSSCSR4
TRCSSCSR5
TRCSSCSR6
TRCSSCSR7
TRCSSPCICR0
TRCSSPCICR1
TRCSSPCICR2
TRCSSPCICR3
TRCSSPCICR4
TRCSSPCICR5
TRCSSPCICR6
TRCSSPCICR7
TRCSTALLCTLR
TRCSTATR
TRCSYNCPR
TRCTRACEIDR
TRCTSCTLR
TRCVDARCCTLR
TRCVDCTLR
TRCVDSACCTLR
TRCVICTLR
TRCVIIECTLR
TRCVIPCSSCTLR
TRCVISSCTLR
TRCVMIDCCTLR0
TRCVMIDCCTLR1
TRCVMIDCVR0
TRCVMIDCVR1
TRCVMIDCVR2
TRCVMIDCVR3
TRCVMIDCVR4
TRCVMIDCVR5
TRCVMIDCVR6
TRCVMIDCVR7
TTBR0_EL1
TTBR0_EL12
TTBR0_EL2
TTBR0_EL3
TTBR1_EL1
TTBR1_EL12
TTBR1_EL2
VBAR_EL1
VBAR_EL12
VBAR_EL2
VBAR_EL3
VDISR_EL2
VMPIDR_EL2
VPIDR_EL2
VSESR_EL2
VTCR_EL2
VTTBR_EL2
CurrentEL
SPSR_irq
SPSR_abt
SPSR_und
SPSR_fiq
oshld
oshst
nshld
nshst
ishld
ishst
pldl1keep
pldl1strm
pldl2keep
pldl2strm
pldl3keep
pldl3strm
plil1keep
plil1strm
plil2keep
plil2strm
plil3keep
plil3strm
pstl1keep
pstl1strm
pstl2keep
pstl2strm
pstl3keep
pstl3strm
csync
^S([0-3])_([0-7])_C([0-9]|1[0-5])_C([0-9]|1[0-5])_([0-7])$
agg-antidep-debugdiv
Debug control for aggressive anti-dep breaker
agg-antidep-debugmod
llvm.eh.catch.all.value
Expand Atomic instructions
atomic-expand
partword.cmpxchg.end
partword.cmpxchg.failure
partword.cmpxchg.loop
cmpxchg.end
cmpxchg.failure
cmpxchg.nostore
cmpxchg.success
cmpxchg.releasedload
cmpxchg.trystore
cmpxchg.fencedstore
cmpxchg.start
should_store
success
AlignedAddr
PtrLSB
ShiftAmt
Inv_Mask
ValOperand_Shifted
atomicrmw.end
atomicrmw.start
loaded
newloaded
tryagain
partial-unrolling-threshold
Threshold for partial unrolling
enable-tail-merge
tail-merge-threshold
Max number of predecessors to consider tail merging
tail-merge-size
Min number of instructions to consider tail merging
Control Flow Optimizer
branch-folder
Branch relaxation pass
branch-relaxation
disable-cgp-branch-opts
Disable branch optimizations in CodeGenPrepare
disable-cgp-gc-opts
Disable GC optimizations in CodeGenPrepare
disable-cgp-select2branch
Disable select to branch conversion.
addr-sink-using-gep
Address sinking in CGP using GEPs.
enable-andcmp-sinking
Enable sinkinig and/cmp into branches.
disable-cgp-store-extract
Disable store(extract) optimizations in CodeGenPrepare
stress-cgp-store-extract
Stress test store(extract) optimizations in CodeGenPrepare
disable-cgp-ext-ld-promotion
Disable ext(promotable(ld)) -> promoted(ext(ld)) optimization in CodeGenPrepare
stress-cgp-ext-ld-promotion
Stress test ext(promotable(ld)) -> promoted(ext(ld)) optimization in CodeGenPrepare
disable-preheader-prot
Disable protection against removing loop preheaders
profile-guided-section-prefix
Use profile info to add section prefix for hot/cold functions
cgp-freq-ratio-to-skip-merge
Skip merging empty blocks if (frequency of empty block) / (frequency of destination block) is greater than this ratio
force-split-store
Force store splitting no matter what the target query says.
Optimize for code generation
codegenprepare
.hot
.cold
.cond.split
uadd.overflow
uadd
overflow
select.end
select.true.sink
select.false.sink
select.false
res.phi.select
res.phi.else
cond.load
else
cond.store
Load
Mask
ToLoad
ToStore
cond.false
cond.end
cmpz
sunkaddr
promoted
CodeGen Prepare
Inserts calls to mcount-like functions
cfinserter
counting-function
Remove dead machine instructions
dead-mi-elimination
Detect Dead Lanes
detect-dead-lanes
dfa-instr-limit
If present, stops packetizing after N instructions
Prepare DWARF exceptions
dwarfehprepare
unwind_resume
exn.obj
Exception handling preparation
early-ifcvt-limit
Maximum number of instructions per speculated block.
stress-early-ifcvt
Turn all knobs to 11
Early If Converter
early-ifcvt
Early If-Conversion
EdgeBundles
error opening file '
' for writing!
 done. 
digraph {
"BB#
" [ shape=box ]
 -> "BB#
" -> 
" -> "BB#
" [ color=lightgray ]
view-edge-bundles
Pop up a window to show edge bundle graphs
Bundle Machine CFG Edges
edge-bundles
Execution dependency fix
Expand ISel Pseudo-instructions
expand-isel-pseudos
Post-RA pseudo instruction expansion pass
postrapseudos
__LLVM_FaultMaps
Contiguously Lay Out Funclets
funclet-layout
Create Garbage Collector Module Metadata
collector-metadata
unsupported GC: 
 (did you remember to link and initialize the CodeGen library?)
GC roots for 
GC safe points for 
[sp]
pre-call
post-call
, live = {
Print Garbage Collector Information
GC Lowering
gc-lowering
Lower Garbage Collection Instructions
Analyze Machine Code For Garbage Collection
gc-analysis
enable-global-merge
Enable the global merge pass
global-merge-max-offset
Set maximum offset for global merge pass
global-merge-group-by-use
Improve global merge pass to look at uses
global-merge-ignore-single-use
Improve global merge pass to ignore globals only used alone
global-merge-on-const
Enable global merge pass on constants
global-merge-on-external
Enable global merge pass on external linkage
Merge global variables
global-merge
.llvm.
_MergedGlobals_
_MergedGlobals
Merge internal globals
ifcvt-fn-start
ifcvt-fn-stop
ifcvt-limit
disable-ifcvt-simple
disable-ifcvt-simple-false
disable-ifcvt-triangle
disable-ifcvt-triangle-rev
disable-ifcvt-triangle-false
disable-ifcvt-triangle-false-rev
disable-ifcvt-diamond
disable-ifcvt-forked-diamond
ifcvt-branch-fold
If Converter
if-converter
imp-null-check-page-size
The page size of the target in bytes
imp-null-max-insts-to-consider
The max number of instructions to consider hoisting loads over (the algorithm is quadratic over this number)
Implicit null checks
implicit-null-checks
disable-spill-hoist
Disable inline spill hoisting
lower-interleaved-accesses
Enable lowering interleaved accesses to intrinsics
Lower interleaved memory accesses to target specific intrinsics
interleaved-access
Interleaved Access Pass
Lazy Machine Block Frequency Analysis
lazy-machine-block-freq
Live DEBUG_VALUE analysis
livedebugvalues
live-debug-variables
Enable the live debug variables pass
Debug Variable Analysis
livedebugvars
RegMasks:
********** MACHINEINSTRS **********
use-segment-set-for-physregs
Use segment set for the computation of the live ranges of physregs.
Live Interval Analysis
liveintervals
EMPTY
-phi
Live Register Matrix
liveregmatrix
********** INTERVALS **********
 [Unknown]
Live Stack Slot Analysis
livestacks
regalloc=... not currently supported with -O0
Live Variable Analysis
livevars
fast-isel
Enable the "fast" instruction selector
global-isel
Enable the "global" instruction selector
Local Stack Slot Allocation
localstackalloc
Add __emutls_[vt]. variables for emultated TLS model
loweremutls
__emutls_v.
__emutls_t.
Can't print out MachineBasicBlock because parent MachineFunction
 is null
derived from LLVM BB 
EH LANDING PAD
ADDRESS TAKEN
Align 
 bytes)
    Live Ins:
    Predecessors according to CFG:
  * 
    Successors according to CFG:
(null)
Machine Block Frequency Analysis
machine-block-freq
align-all-blocks
Force the alignment of all blocks in the function.
align-all-nofallthru-blocks
Force the alignment of all blocks that have no fall-through predecessors (i.e. don't add nops that are executed).
block-placement-exit-block-bias
Block frequency percentage a loop exit block needs over the original exit to be considered the new exit.
outline-optional-branches
Outlining optional branches will place blocks that are optional branches, i.e. branches with a common post dominator, outside the hot path or chain
outline-optional-threshold
Don't outline optional branches that are a single block with an instruction count below this threshold
loop-to-cold-block-ratio
Outline loop blocks from loop chain if (frequency of loop) / (frequency of block) is greater than this ratio
precise-rotation-cost
Model the cost of loop rotation more precisely by using profile data.
force-precise-rotation-cost
Force the use of precise cost loop rotation strategy.
misfetch-cost
Cost that models the probabilistic risk of an instruction misfetch due to a jump comparing to falling through, whose cost is zero.
jump-inst-cost
Cost of jump instructions.
tail-dup-placement
Perform tail duplication during placement. Creates more fallthrough opportunites in outline branches.
branch-fold-placement
Perform branch folding during placement. Reduces code size.
tail-dup-placement-threshold
Instruction cutoff for tail duplication during layout. Tail merging during layout is forced to have a threshold that won't conflict.
Branch Probability Basic Block Placement
block-placement
Basic Block Placement Stats
block-placement-stats
static-likely-prob
branch probability threshold in percentageto be considered very likely
profile-likely-prob
branch probability threshold in percentage to be considered very likely when profile is available
Machine Branch Probability Analysis
machine-branch-prob
Machine InstCombiner
machine-combiner
Machine Copy Propagation Pass
machine-cp
Machine Common Subexpression Elimination
machine-cse
MachineDominatorTree is not up to date!
Computed:
MachineDominator Tree Construction
machinedomtree
Verify machine dominator info (time consuming)
verify-machine-dom-info
Frame Objects:
  fi#
dead
variable sized
size=
, fixed
, at location [SP
align-all-functions
Force the alignment of all functions.
IsSSA
NoPHIs
TracksLiveness
NoVRegs
FailedISel
Legalized
RegBankSelected
Selected
split-stack
# Machine code for function 
Function Live Ins: 
# End machine code for function 
Constant Pool:
  cp#
, align=
Jump Tables:
  jt#
 BB#
Machine Function Printer
MachineFunction Printer
Unpack machine instruction bundles
unpack-mi-bundles
Finalize machine instruction bundles
finalize-mi-bundles
print-whole-regmask
Print the full contents of regmask operands in IR dumps
earlyclobber,
imp-
,read-undef
imp-use
kill
dead
internal
tied
half 
quad 
<BB#
<fi#
<cp#
<ti#
<jt#
<ga:
<es:
<regmask
 and 
 more...
<regliveout>
<MCSym=
<call frame instruction>
<intrinsic:@
<intrinsic:
intpred
floatpred
[TF=
Volatile 
(addrspace=
(align=
(tbaa=
(alias.scope=
(noalias=
(nontemporal)
(dereferenceable)
(invariant)
UNKNOWN
 [sideeffect]
 [mayload]
 [maystore]
 [isconvergent]
 [alignstack]
 [attdialect]
 [inteldialect]
pred:
opt:
:[reguse
:[regdef
:[regdef-ec
:[clobber
:[imm
:[mem
:[??
 tiedto:$
 ...
 flags: 
FrameSetup
FrameDestroy
 mem:
 line no:
 inlined @[ 
 indirect
 dbg:
avoid-speculation
MachineLICM should avoid speculation
hoist-cheap-insts
MachineLICM should hoist even cheap instructions
sink-insts-to-avoid-spills
MachineLICM should sink instructions into loops to avoid register spills
Machine Loop Invariant Code Motion
machinelicm
Machine Natural Loop Construction
machine-loops
Machine Module Information
machinemoduleinfo
Unable to initialize machine function
machine-opt-remark-emitter
Machine Function Outliner
machine-outliner
OUTLINED_FUNCTION
entry
Instruction mapping overflow!
Machine Outliner
enable-pipeliner
Enable Software Pipelining
enable-pipeliner-opt-size
Enable SWP at Os.
pipeliner-max-mii
Size limit for the the MII.
pipeliner-max-stages
Maximum stages allowed in the generated scheduled.
pipeliner-prune-deps
Prune dependences between unrelated Phi nodes.
pipeliner-prune-loop-carried
Prune loop carried order dependences.
pipeliner-ignore-recmii
Ignore RecMII
Modulo Software Pipelining
pipeliner
MachinePostDominator Tree Construction
machinepostdomtree
enable-subreg-liveness
Enable subregister liveness tracking.
ScheduleDAGMI::viewGraph is only available in debug builds on 
Critical Path(GS-RR ): 
Critical Path(PGS-RR ): 
misched-topdown
Force top-down list scheduling
misched-bottomup
Force bottom-up list scheduling
misched-dcpl
Print critical path length to stdout
misched-limit
Limit ready list to N instructions
misched-regpressure
Enable register pressure scheduling.
misched-cyclicpath
Enable cyclic critical path analysis.
misched-cluster
Enable memop clustering.
misched-fusion
Enable scheduling for macro fusion.
verify-misched
Verify machine instrs before and after machine scheduling
Machine instruction scheduler to use
Use the target's default scheduler choice.
enable-misched
Enable the machine instruction scheduling pass.
enable-post-misched
Enable the post-ra machine instruction scheduling pass.
converge
Standard converging scheduler.
ilpmax
Schedule bottom-up for max ILP
ilpmin
Schedule bottom-up for min ILP
TopQ
BotQ
Machine Instruction Scheduler
machine-scheduler
Before machine scheduling.
After machine scheduling.
:BB# 
PostRA Machine Instruction Scheduler
postmisched
Before post machine scheduling.
After post machine scheduling.
machine-sink-split
Split critical edges during machine sinking
machine-sink-bfi
Use block frequency info to find successors to sink
machine-sink-split-probability-threshold
Percentage threshold for splitting single-instruction critical edge. If the branch threshold is higher than this threshold, we allow speculative execution of up to 1 instruction to avoid branching to splitted critical edge
Machine code sinking
machine-sink
Machine Trace Metrics
machine-trace-metrics
MinInstr
machineverifier
Found 
 machine code errors.
Function has NoVRegs property but there are VReg operands
FrameSetup is after another FrameSetup
FrameDestroy is not after a FrameSetup
FrameDestroy <n> is after FrameSetup <m>
FrameDestroy <
> is after FrameSetup <
The exit stack state of a predecessor is inconsistent.
Predecessor BB#
 has exit state (
), while BB#
 has entry state (
The entry stack state of a successor is inconsistent.
Successor BB#
A return block ends with a FrameSetup.
A return block ends with a nonzero stack adjustment.
MBB has duplicate entries in its predecessor list.
MBB has duplicate entries in its successor list.
PHI operand is not live-out from predecessor
Missing PHI operand
 is a predecessor according to the CFG.
Virtual register killed in block, but needed live out.
Virtual register 
 is used after the block.
Virtual register defs don't dominate all uses.
LiveVariables: Block missing from AliveBlocks
 must be live through the block.
LiveVariables: Block should not be in AliveBlocks
 is not needed live through the block.
Missing live interval for virtual register
 still has defs or uses
Lane masks of sub ranges overlap in live interval
- interval:    
Subrange lanemask is invalid
Subrange must not be empty
- liverange:   
A Subrange is not covered by the main range
Multiple connected components in live interval
: valnos
MBB has allocable live-in, but isn't entry or landing-pad.
MBB has successor that isn't part of the function.
Inconsistent CFG
MBB is not in the predecessor list of the successor BB#
MBB has predecessor that isn't part of the function.
MBB is not in the successor list of the predecessor BB#
MBB has more than one landing pad successor
MBB exits via unconditional fall-through but doesn't have exactly one CFG successor!
MBB exits via unconditional fall-through but its successor differs from its CFG successor!
MBB exits via unconditional fall-through but ends with a barrier instruction!
MBB exits via unconditional fall-through but has a condition!
MBB exits via unconditional branch but doesn't have exactly one CFG successor!
MBB exits via unconditional branch but the CFG successor doesn't match the actual successor!
MBB exits via unconditional branch but doesn't contain any instructions!
MBB exits via unconditional branch but doesn't end with a barrier instruction!
MBB exits via unconditional branch but the branch isn't a terminator instruction!
MBB conditionally falls through out of function!
MBB exits via conditional branch/fall-through but only has one CFG successor!
MBB exits via conditional branch/fall-through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/fall-through but doesn't have exactly two CFG successors!
MBB exits via conditional branch/fall-through but the CFG successors don't match the actual successors!
MBB exits via conditional branch/fall-through but doesn't contain any instructions!
MBB exits via conditional branch/fall-through but ends with a barrier instruction!
MBB exits via conditional branch/fall-through but the branch isn't a terminator instruction!
MBB exits via conditional branch/branch through but only has one CFG successor!
MBB exits via conditional branch/branch through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/branch but doesn't have exactly two CFG successors!
MBB exits via conditional branch/branch but the CFG successors don't match the actual successors!
MBB exits via conditional branch/branch but doesn't contain any instructions!
MBB exits via conditional branch/branch but doesn't end with a barrier instruction!
MBB exits via conditional branch/branch but the branch isn't a terminator instruction!
MBB exits via conditinal branch/branch but there's no condition!
AnalyzeBranch returned invalid data!
MBB live-in list contains non-physical register
Bad instruction parent pointer
Instruction: 
Missing BundledPred flag, BundledSucc was set on predecessor
BundledPred flag is set, but BundledSucc not set on predecessor
Instruction index out of order
Last instruction was at 
Non-terminator instruction after the first terminator
First terminator was:
No bundle header
Too few operands
 operands expected, but 
 given.
Found PHI instruction with NoPHIs property set
Too few operands on inline asm
Asm string must be an external symbol
Asm flags must be an immediate
Unknown asm flags
Missing operands in last group
Expected implicit register after groups
Missing mayLoad flag
Missing mayStore flag
Debug instruction has a slot index
Instruction inside bundle has a slot index
Missing slot index
Unexpected generic instruction in a Selected function
type mismatch in generic instruction
Generic instruction cannot have physical register
Generic instruction accessing memory must have one mem operand
Instruction has operand with wrong parent set
Explicit definition must be a register
Explicit definition marked as use
Explicit definition marked as implicit
Explicit operand marked as def
Explicit operand marked as implicit
Tied use must be a register
Operand should be tied
Tied def doesn't match MCInstrDesc
Explicit operand should not be tied
Extra explicit operand on non-variadic instruction
Kill missing from LiveVariables
No live subrange at use
Virtual register has no live interval
Using an undefined physical register
Reading virtual register without a def
Using a killed virtual register
Multiple virtual register defs in SSA form
Virtual register has no Live interval
Must be tied to a register
Missing tie flags on tied operand
Inconsistent tie links
Explicit def tied to explicit use without tie constraint
Explicit def should be tied to implicit use
Two-address instruction operands must be identical
Illegal subregister index for physical register
Illegal physical register for instruction
 is not a 
 register.
Generic virtual register invalid in a Selected function
Generic virtual register must have a valid type
Generic virtual register must have a bank in a RegBankSelected function
Register bank is too small for virtual register
Register bank 
 too small(
) to fit 
-bits
Generic virtual register does not subregister index
Virtual register does not match instruction constraint
Expect register class 
 but got nothing
Invalid subregister index for virtual register
Register class 
 does not support subreg index 
Invalid register class for subregister index
 does not fully support subreg index 
No largest legal super class exists.
No matching super-reg register class.
Illegal virtual register for instruction
Expected a 
 register, but got a 
 register
PHI operand is not in the CFG
Missing fixed stack memoperand.
Instruction loads from dead spill slot
Live stack: 
Instruction stores to dead spill slot
BundledSucc flag set on last instruction in block
Block ends before last instruction index
Block ends at 
 last instruction was at 
Inconsistent valno->def
No live segment at def
Live range continues after dead def flag
- ValNo:       
 (def 
- at:          
No live segment at use
Live range continues after kill flag
- lanemask:    
- regunit:     
Value not live at VNInfo def and not marked unused
Live segment at def has different VNInfo
Invalid VNInfo definition index
PHIDef VNInfo is not defined at MBB start
No instruction at VNInfo def index
Defining instruction does not modify register
Early clobber def must be at an early-clobber slot
Non-PHI, non-early clobber def must be at a register slot
Foreign valno in live segment
- segment:     
Live segment valno is marked unused
Bad start of live segment, no basic block
Live segment must begin at MBB entry or valno def
Bad end of live segment, no basic block
Live segment doesn't end at a valid instruction
Live segment ends at B slot of an instruction
Live segment ending at dead slot spans instructions
Live segment ending at early clobber slot must be redefined by an EC def in the same instruction
Instruction ending live segment on dead slot has no dead flag
Instruction ending live segment doesn't read the register
Register not marked live out of predecessor
 live into BB#
, not live before 
Different value live out of predecessor
Valno #
 live out of BB#
Valno #
- v. register: 
- operand 
:   
- basic block: BB#
- instruction: 
*** Bad machine code: 
 ***
- function:    
Implement the 'patchable-function' attribute
patchable-function
<ir-block badref>
%ir-block.
address-taken
landing-pad
align 
successors: 
0x%08x
liveins: 
%08X
frame-setup 
 debug-location 
 :: 
volatile 
non-temporal 
dereferenceable 
invariant 
load 
store 
singlethread 
 into 
stack
jump-table
constant-pool
call-entry 
call-entry $
, !tbaa 
, !alias.scope 
, !noalias 
, !range 
%fixed-stack.
%stack.
%ir.
implicit-def 
implicit 
def 
dead 
killed 
undef 
early-clobber 
debug-use 
(tied-def 
%const.
target-index(
%jump-table.
liveout(
<mcsymbol 
intrinsic(@
pred(
<placeholder>
same_value 
<mcsymbol> 
<badreg>
offset 
def_cfa_register 
def_cfa_offset 
def_cfa 
<unserializable cfi operation>
target-flags(
<unknown>) 
<unknown target flag>
<unknown bitmask target flag>
%bb.
alignment
exposesReturnsTwice
noVRegs
legalized
regBankSelected
selected
tracksRegLiveness
registers
liveins
calleeSavedRegisters
frameInfo
fixedStack
constants
jumpTable
body
kind
entries
blocks
block-address
gp-rel64-block-address
gp-rel32-block-address
label-difference32
inline
custom32
callee-saved-register
local-offset
di-variable
di-expression
di-location
spill-slot
variable-sized
isImmutable
isAliased
isFrameAddressTaken
isReturnAddressTaken
hasStackMap
hasPatchPoint
stackSize
offsetAdjustment
maxAlignment
adjustsStack
hasCalls
stackProtector
maxCallFrameSize
hasOpaqueSPAdjustment
hasVAStart
hasMustTailInVarArgFunc
savePoint
restorePoint
virtual-reg
class
preferred-register
<unnamed alloca>
MIR Printing Pass
obfuscation-symbol-map
Specify the symbol_map output
filename.bcsymbolmap
obfuscate-preserve
<sym name>
__ir_hidden#
__hidden#
could not open obfuscation symbol map: 
__obfs_tmp#
clang.arc
___dtrace
section$start$
section$end$
segment$start$
segment$end$
_CurrentVNode
_DynamicBufferIOBuffer
_EndVNode
_FreeHook
_VPBufferSize
_VPMaxNumValsPerSite
_VPMergeHook
____chkstk
____chkstk_ms
____gesf2
____lesf2
____ltsf2
____nesf2
___absvdi2
___absvsi2
___absvti2
___adddf3
___adddf3vfp
___addsf3
___addsf3vfp
___addvdi3
___addvsi3
___addvti3
___aeabi_drsub
___aeabi_frsub
___alloca
___ashldi3
___ashlti3
___ashrdi3
___ashrti3
___atomic_compare_exchange
___atomic_compare_exchange_1
___atomic_compare_exchange_16
___atomic_compare_exchange_2
___atomic_compare_exchange_4
___atomic_compare_exchange_8
___atomic_exchange
___atomic_exchange_1
___atomic_exchange_16
___atomic_exchange_2
___atomic_exchange_4
___atomic_exchange_8
___atomic_fetch_add_1
___atomic_fetch_add_16
___atomic_fetch_add_2
___atomic_fetch_add_4
___atomic_fetch_add_8
___atomic_fetch_and_1
___atomic_fetch_and_16
___atomic_fetch_and_2
___atomic_fetch_and_4
___atomic_fetch_and_8
___atomic_fetch_or_1
___atomic_fetch_or_16
___atomic_fetch_or_2
___atomic_fetch_or_4
___atomic_fetch_or_8
___atomic_fetch_sub_1
___atomic_fetch_sub_16
___atomic_fetch_sub_2
___atomic_fetch_sub_4
___atomic_fetch_sub_8
___atomic_fetch_xor_1
___atomic_fetch_xor_16
___atomic_fetch_xor_2
___atomic_fetch_xor_4
___atomic_fetch_xor_8
___atomic_load
___atomic_load_1
___atomic_load_16
___atomic_load_2
___atomic_load_4
___atomic_load_8
___atomic_store
___atomic_store_1
___atomic_store_16
___atomic_store_2
___atomic_store_4
___atomic_store_8
___bswapdi2
___bswapsi2
___chkstk
___chkstk_ms
___clzdi2
___clzsi2
___clzti2
___cmpdi2
___cmpti2
___cpu_indicator_init
___cpu_model
___ctzdi2
___ctzsi2
___ctzti2
___divdc3
___divdf3
___divdf3vfp
___divdi3
___divmodsi4
___divsc3
___divsf3
___divsf3vfp
___divsi3
___divtc3
___divti3
___divxc3
___emutls_get_address
___eprintf
___eqdf2
___eqdf2vfp
___eqsf2
___eqsf2vfp
___extendhfsf2
___extendsfdf2
___extendsfdf2vfp
___ffsdi2
___ffsti2
___fixdfdi
___fixdfsi
___fixdfsivfp
___fixdfti
___fixsfdi
___fixsfsi
___fixsfsivfp
___fixsfti
___fixunsdfdi
___fixunsdfsi
___fixunsdfsivfp
___fixunsdfti
___fixunssfdi
___fixunssfsi
___fixunssfsivfp
___fixunssfti
___fixunsxfdi
___fixunsxfsi
___fixunsxfti
___fixxfdi
___fixxfti
___floatdidf
___floatdisf
___floatdixf
___floatsidf
___floatsidfvfp
___floatsisf
___floatsisfvfp
___floattidf
___floattisf
___floattixf
___floatundidf
___floatundisf
___floatundixf
___floatunsidf
___floatunsisf
___floatunssidfvfp
___floatunssisfvfp
___floatuntidf
___floatuntisf
___floatuntixf
___gcov_flush
___gedf2
___gedf2vfp
___gesf2
___gesf2vfp
___gnu_f2h_ieee
___gnu_h2f_ieee
___gtdf2
___gtdf2vfp
___gtsf2
___gtsf2vfp
___ledf2
___ledf2vfp
___lesf2
___lesf2vfp
___llvm_get_function_addr
___llvm_profile_begin_counters
___llvm_profile_begin_data
___llvm_profile_begin_names
___llvm_profile_begin_vnodes
___llvm_profile_check_compatibility
___llvm_profile_dump
___llvm_profile_end_counters
___llvm_profile_end_data
___llvm_profile_end_names
___llvm_profile_end_vnodes
___llvm_profile_filename
___llvm_profile_get_data_size
___llvm_profile_get_magic
___llvm_profile_get_num_padding_bytes
___llvm_profile_get_path_prefix
___llvm_profile_get_size_for_buffer
___llvm_profile_get_size_for_buffer_internal
___llvm_profile_get_version
___llvm_profile_initialize_file
___llvm_profile_instrument_target
___llvm_profile_iterate_data
___llvm_profile_merge_from_buffer
___llvm_profile_raw_version
___llvm_profile_recursive_mkdir
___llvm_profile_register_write_file_atexit
___llvm_profile_reset_counters
___llvm_profile_runtime
___llvm_profile_set_filename
___llvm_profile_set_num_value_sites
___llvm_profile_write_buffer
___llvm_profile_write_buffer_internal
___llvm_profile_write_file
___lshrdi3
___lshrti3
___ltdf2
___ltdf2vfp
___ltsf2
___ltsf2vfp
___moddi3
___modsi3
___modti3
___muldc3
___muldf3
___muldf3vfp
___muldi3
___mulodi4
___mulosi4
___muloti4
___mulsc3
___mulsf3
___mulsf3vfp
___multc3
___multi3
___mulvdi3
___mulvsi3
___mulvti3
___mulxc3
___nedf2
___nedf2vfp
___negdf2
___negdi2
___negsf2
___negti2
___negvdi2
___negvsi2
___negvti2
___nesf2
___nesf2vfp
___paritydi2
___paritysi2
___parityti2
___popcountdi2
___popcountsi2
___popcountti2
___powidf2
___powisf2
___powixf2
___subdf3
___subdf3vfp
___subsf3
___subsf3vfp
___subvdi3
___subvsi3
___subvti3
___switch16
___switch32
___switch8
___switchu8
___sync_fetch_and_add_4
___sync_fetch_and_add_8
___sync_fetch_and_and_4
___sync_fetch_and_and_8
___sync_fetch_and_max_4
___sync_fetch_and_max_8
___sync_fetch_and_min_4
___sync_fetch_and_min_8
___sync_fetch_and_nand_4
___sync_fetch_and_nand_8
___sync_fetch_and_or_4
___sync_fetch_and_or_8
___sync_fetch_and_sub_4
___sync_fetch_and_sub_8
___sync_fetch_and_umax_4
___sync_fetch_and_umax_8
___sync_fetch_and_umin_4
___sync_fetch_and_umin_8
___sync_fetch_and_xor_4
___sync_fetch_and_xor_8
___truncdfhf2
___truncdfsf2
___truncdfsf2vfp
___truncsfhf2
___ucmpdi2
___ucmpti2
___udivdi3
___udivmoddi4
___udivmodsi4
___udivmodti4
___udivsi3
___udivti3
___umoddi3
___umodsi3
___umodti3
___unorddf2
___unorddf2vfp
___unordsf2
___unordsf2vfp
__alloca
_atomic_flag_clear
_atomic_flag_clear_explicit
_atomic_flag_test_and_set
_atomic_flag_test_and_set_explicit
_atomic_signal_fence
_atomic_thread_fence
_compilerrt_abort_impl
_getFirstValueProfRecord
_getValueProfDataSize
_getValueProfRecordHeaderSize
_getValueProfRecordNext
_getValueProfRecordNumValueData
_getValueProfRecordSize
_getValueProfRecordValueData
_llvm_delete_flush_function_list
_llvm_delete_writeout_function_list
_llvm_gcda_emit_arcs
_llvm_gcda_emit_function
_llvm_gcda_end_file
_llvm_gcda_increment_indirect_counter
_llvm_gcda_start_file
_llvm_gcda_summary_info
_llvm_gcov_init
_llvm_register_flush_function
_llvm_register_writeout_function
_llvm_writeout_files
_lprofApplyPathPrefix
_lprofBufferIOFlush
_lprofBufferIOWrite
_lprofBufferWriter
_lprofCreateBufferIO
_lprofCreateBufferIOInternal
_lprofCurFilename
_lprofDeleteBufferIO
_lprofFindFirstDirSeparator
_lprofFindLastDirSeparator
_lprofGetHostName
_lprofGetLoadModuleSignature
_lprofGetPathPrefix
_lprofGetVPDataReader
_lprofMergeValueProfData
_lprofOpenFileEx
_lprofProfileDumped
_lprofSetMaxValsPerSite
_lprofSetProfileDumped
_lprofSetupValueProfiler
_lprofValueProfNodes
_lprofWriteData
_lprofWriteDataImpl
_serializeValueProfDataFrom
_serializeValueProfRecordFrom
_objc_retain
_objc_release
_objc_autorelease
_objc_retainAutoreleasedReturnValue
_objc_retainBlock
_objc_autoreleaseReturnValue
_objc_autoreleasePoolPush
_objc_loadWeakRetained
_objc_loadWeak
_objc_destroyWeak
_objc_storeWeak
_objc_initWeak
_objc_moveWeak
_objc_copyWeak
_objc_retainedObject
_objc_unretainedObject
_objc_unretainedPointer
_objc_unsafeClaimAutoreleasedReturnValue
_objc_autoreleasePoolPop
_objc_retain_autorelease
_objc_retainAutorelease
_objc_retainAutoreleaseReturnValue
_objc_sync_enter
_objc_sync_exit
_objc_storeStrong
___gnat_eh_personality
___gxx_personality_v0
___gxx_personality_sj0
___gcc_personality_v0
___gcc_personality_sj0
___objc_personality_v0
__except_handler3
__except_handler4
___C_specific_handler
___CxxFrameHandler3
_ProcessCLRException
_rust_eh_personality
___stack_chk_fail
___stack_chk_guard
Obfuscate all strings in the module
obfuscate-module
Optimize machine instruction PHIs
opt-phis
aggressive-ext-opt
Aggressive extension optimization
disable-peephole
Disable the peephole optimizer
disable-adv-copy-opt
Disable advanced copy optimization
disable-non-allocatable-phys-copy-opt
Disable non-allocatable physical register copy optimization
rewrite-phi-limit
Limit the length of PHI chains to lookup
Peephole Optimizations
peephole-opt
disable-phi-elim-edge-splitting
Disable critical edge splitting during PHI elimination
phi-elim-split-all-critical-edges
Split all critical edges during PHI elimination
no-phi-elim-live-out-early-exit
Do not use an early exit if isLiveOutPastPHIs returns true.
Eliminate PHI nodes for register allocation
phi-node-elimination
Post RA hazard recognizer
post-RA-hazard-rec
post-RA-scheduler
Enable scheduling after register allocation
break-anti-dependencies
Break post-RA scheduling anti-dependencies: "critical", "all", or "none"
postra-sched-debugdiv
Debug control MBBs that are scheduled
postra-sched-debugmod
Post RA top-down list latency scheduler
critical
Pre-ISel Intrinsic Lowering
pre-isel-intrinsic-lowering
llvm.load.relative.
Process Implicit Definitions
processimpdefs
warn-stack-size
Warn for stack size bigger than the given number
Prologue/Epilogue Insertion & Frame Finalization
prologepilog
stack size
Stack
JumpTable
ConstantPool
FixedStack
GlobalValueCallEntry
ExternalSymbolCallEntry
Verify during register allocation
verify-regalloc
seed
Seed Live Regs
fast
fast register allocator
inline assembly requires more registers than available
ran out of registers during register allocation
Fast Register Allocator
Default
Optimize for size
speed
Optimize for speed
split-spill-mode
Spill mode for splitting live ranges
lcr-max-depth
Last chance recoloring max depth
lcr-max-interf
Last chance recoloring maximum number of considered interference at a time
exhaustive-register-search
Exhaustive Search for registers bypassing the depth and interference cutoffs of last chance recoloring
enable-local-reassign
Local reassignment can yield better allocation decisions, but may be compile time intensive
enable-deferred-spilling
Instead of spilling a variable right away, defer the actual code insertion to the end of the allocation. That way the allocator might still find a suitable coloring for this variable because of other evicted variables.
regalloc-csr-first-time-cost
Cost for first time use of callee-saved register.
greedy
greedy register allocator
register allocation failed: maximum depth for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
register allocation failed: maximum interference for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
register allocation failed: maximum interference and depth for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
local_split
Local Splitting
global_split
Global Splitting
After splitting live range around basic blocks
spill
Spiller
After spilling
evict
Evict
After splitting live range around region
Before greedy register allocator
LoopSpillReload
NumSpills
NumFoldedSpills
 folded spills 
NumReloads
 reloads 
NumFoldedReloads
 folded reloads 
generated in loop
Greedy Register Allocator
pbqp
PBQP register allocator
pbqp-coalescing
Attempt coalescing during PBQP register allocation.
PBQP Register Allocator
stress-regalloc
Limit all regclasses to N registers
join-liveintervals
Coalesce copies (default=true)
terminal-rule
Apply the terminal rule
join-splitedges
Coalesce copies on split edges (default=subtarget)
join-globalcopies
Coalesce copies that span blocks (default=subtarget)
verify-coalescing
Verify machine instrs before and after register coalescing
Simple Register Coalescing
simple-register-coalescing
Before register coalescing
After register coalescing
Error while trying to spill 
 from class 
: Cannot scavenge register without an emergency spill slot!
Rename Independent Subregisters
rename-independent-subregs
Rename Disconnected Subregister Components
Clobbered Registers: 
print-regusage
print register usage details collected for analysis.
Register Usage Informartion Stroage
reg-usage-info
Register Usage Information Collector
RegUsageInfoCollector
Register Usage Information Collector Pass
Register Usage Information Propagation
reg-usage-propagation
ResetMachineFunction
Safe Stack instrumentation pass
safe-stack
Target machine is required
TargetLowering instance is required
gcroot intrinsic not compatible with safestack attribute
unsafe_stack_ptr
.unsafe-byval
unsafe_stack_static_top
.unsafe
unsafe_stack_dynamic_ptr
safe-stack-coloring
enable safe stack coloring
safe-stack-layout
enable safe stack layout
dag.
<entry>
<exit>
enable-aa-sched-mi
Enable use of AA during MI DAG construction
use-tbaa-in-sched-mi
Enable use of TBAA during MI DAG construction
dag-maps-huge-region
The limit to use while constructing the DAG prior to scheduling, at which point a trade-off is made to avoid excessive compile time.
dag-maps-reduction-size
A huge scheduling region will have maps reduced by this many nodes at a time. Defaults to HugeRegion / 2.
ScheduleDAG::viewGraph is only available in debug builds on 
systems with Graphviz or gv!
Scheduling-Units Graph for 
Shadow Stack GC Lowering
shadow-stack-gc-lowering
shadow-stack
gc_map.
__gc_
gc_stackentry.
gc_frame
gc_currhead
gc_frame.map
gc_root
gc_frame.next
gc_newhead
gc_cleanup
gc_savedhead
gc_map
gc_stackentry
llvm_gc_root_chain
enable-shrink-wrap
enable the shrink-wrapping pass
Shrink Wrap Pass
shrink-wrap
Shrink Wrapping analysis
_Unwind_SjLj_Register
_Unwind_SjLj_Unregister
.tmp
fn_context
pers_fn_gep
lsda_addr
lsda_gep
exception_gep
exn_val
exn_selector_gep
exn_selector_val
lpad.val
jbuf_gep
jbuf_fp_gep
jbuf_sp_gep
call_site
SJLJ Exception Handling preparation
Slot index numbering
slotindexes
Berd
invalid
Spill Code Placement Analysis
spill-code-placement
no-stack-coloring
Disable stack coloring
protect-from-escaped-allocas
Do not optimize lifetime zones that are broken
stackcoloring-lifetime-start-on-first-use
Treat stack lifetimes as starting on first use, not on START marker.
Merge disjoint stack slots
stack-coloring
enable-patchpoint-liveness
Enable PatchPoint Liveness Analysis Pass
StackMap Liveness Analysis
stackmap-liveness
stackmap-version
Specify the stackmap encoding version (default = 2)
__LLVM_StackMaps
stack-protector-buffer-size
StackGuardSlot
Guard
SP_return
CallStackCheckFailBlk
__stack_smash_handler
StackGuard
enable-selectiondag-sp
Insert stack protectors
stack-protector
no-stack-slot-sharing
Suppress slot sharing during stack coloring
ssc-dce-limit
Stack Slot Coloring
stack-slot-coloring
Tail Duplication
tailduplication
tail-dup-size
Maximum instructions to consider tail duplicating
tail-dup-indirect-size
Maximum instructions to consider tail duplicating blocks that end with indirect branches.
tail-dup-verify
Verify sanity of PHI instructions during taildup
tail-dup-limit
Malformed PHI in BB#
  missing input from predecessor BB#
Warning: malformed PHI in BB#
  extra input from predecessor BB#
  non-existing BB#
no-frame-pointer-elim
post-RA-sched
misched
disable-sched-hazard
Disable hazard detection during preRA scheduling
cannot spill patchpoint subregister operand
__safestack_pointer_address
__safestack_unsafe_stack_ptr
 must have void* type
 must 
not 
be thread-local
__stack_chk_guard
__guard_local
jump-is-expensive
Do not create extra branches to split comparison logic.
min-jump-table-entries
Set minimum number of entries to use a jump table.
max-jump-table-size
Set maximum size of jump tables; zero for no limit.
min-predictable-branch
Minimum percentage (0-100) that a condition must be either true or false to assume that the condition is predictable
__ashlhi3
__ashlsi3
__ashldi3
__ashlti3
__lshrhi3
__lshrsi3
__lshrdi3
__lshrti3
__ashrhi3
__ashrsi3
__ashrdi3
__ashrti3
__mulqi3
__mulhi3
__mulsi3
__muldi3
__multi3
__mulosi4
__mulodi4
__muloti4
__divqi3
__divhi3
__divsi3
__divdi3
__divti3
__udivqi3
__udivhi3
__udivsi3
__udivdi3
__udivti3
__modqi3
__modhi3
__modsi3
__moddi3
__modti3
__umodqi3
__umodhi3
__umodsi3
__umoddi3
__umodti3
__negsi2
__negdi2
__addsf3
__adddf3
__addxf3
__addtf3
__gcc_qadd
__subsf3
__subdf3
__subxf3
__subtf3
__gcc_qsub
__mulsf3
__muldf3
__mulxf3
__multf3
__gcc_qmul
__divsf3
__divdf3
__divxf3
__divtf3
__gcc_qdiv
fmaf
fmal
__powisf2
__powidf2
__powixf2
__powitf2
__gcc_stoq
__gcc_dtoq
__extenddftf2
__extendsftf2
__extendsfdf2
__extendhfsf2
__truncsfhf2
__gnu_h2f_ieee
__gnu_f2h_ieee
__truncdfhf2
__truncxfhf2
__trunctfhf2
__truncdfsf2
__truncxfsf2
__trunctfsf2
__gcc_qtos
__truncxfdf2
__trunctfdf2
__gcc_qtod
__fixsfsi
__fixsfdi
__fixsfti
__fixdfsi
__fixdfdi
__fixdfti
__fixxfsi
__fixxfdi
__fixxfti
__fixtfsi
__fixtfdi
__fixtfti
__gcc_qtou
__fixunssfsi
__fixunssfdi
__fixunssfti
__fixunsdfsi
__fixunsdfdi
__fixunsdfti
__fixunsxfsi
__fixunsxfdi
__fixunsxfti
__fixunstfsi
__fixunstfdi
__fixunstfti
__floatsisf
__floatsidf
__floatsixf
__floatsitf
__gcc_itoq
__floatdisf
__floatdidf
__floatdixf
__floatditf
__floattisf
__floattidf
__floattixf
__floattitf
__floatunsisf
__floatunsidf
__floatunsixf
__floatunsitf
__gcc_utoq
__floatundisf
__floatundidf
__floatundixf
__floatunditf
__floatuntisf
__floatuntidf
__floatuntixf
__floatuntitf
__eqsf2
__eqdf2
__eqtf2
__gcc_qeq
__nesf2
__nedf2
__netf2
__gcc_qne
__gesf2
__gedf2
__getf2
__gcc_qge
__ltsf2
__ltdf2
__lttf2
__gcc_qlt
__lesf2
__ledf2
__letf2
__gcc_qle
__gtsf2
__gtdf2
__gttf2
__gcc_qgt
__unordsf2
__unorddf2
__unordtf2
__gcc_qunord
__llvm_memcpy_element_atomic_1
__llvm_memcpy_element_atomic_2
__llvm_memcpy_element_atomic_4
__llvm_memcpy_element_atomic_8
__llvm_memcpy_element_atomic_16
_Unwind_Resume
__sync_val_compare_and_swap_1
__sync_val_compare_and_swap_2
__sync_val_compare_and_swap_4
__sync_val_compare_and_swap_8
__sync_val_compare_and_swap_16
__sync_lock_test_and_set_1
__sync_lock_test_and_set_2
__sync_lock_test_and_set_4
__sync_lock_test_and_set_8
__sync_lock_test_and_set_16
__sync_fetch_and_add_1
__sync_fetch_and_add_2
__sync_fetch_and_add_4
__sync_fetch_and_add_8
__sync_fetch_and_add_16
__sync_fetch_and_sub_1
__sync_fetch_and_sub_2
__sync_fetch_and_sub_4
__sync_fetch_and_sub_8
__sync_fetch_and_sub_16
__sync_fetch_and_and_1
__sync_fetch_and_and_2
__sync_fetch_and_and_4
__sync_fetch_and_and_8
__sync_fetch_and_and_16
__sync_fetch_and_or_1
__sync_fetch_and_or_2
__sync_fetch_and_or_4
__sync_fetch_and_or_8
__sync_fetch_and_or_16
__sync_fetch_and_xor_1
__sync_fetch_and_xor_2
__sync_fetch_and_xor_4
__sync_fetch_and_xor_8
__sync_fetch_and_xor_16
__sync_fetch_and_nand_1
__sync_fetch_and_nand_2
__sync_fetch_and_nand_4
__sync_fetch_and_nand_8
__sync_fetch_and_nand_16
__sync_fetch_and_max_1
__sync_fetch_and_max_2
__sync_fetch_and_max_4
__sync_fetch_and_max_8
__sync_fetch_and_max_16
__sync_fetch_and_umax_1
__sync_fetch_and_umax_2
__sync_fetch_and_umax_4
__sync_fetch_and_umax_8
__sync_fetch_and_umax_16
__sync_fetch_and_min_1
__sync_fetch_and_min_2
__sync_fetch_and_min_4
__sync_fetch_and_min_8
__sync_fetch_and_min_16
__sync_fetch_and_umin_1
__sync_fetch_and_umin_2
__sync_fetch_and_umin_4
__sync_fetch_and_umin_8
__sync_fetch_and_umin_16
__atomic_load
__atomic_load_1
__atomic_load_2
__atomic_load_4
__atomic_load_8
__atomic_load_16
__atomic_store
__atomic_store_1
__atomic_store_2
__atomic_store_4
__atomic_store_8
__atomic_store_16
__atomic_exchange
__atomic_exchange_1
__atomic_exchange_2
__atomic_exchange_4
__atomic_exchange_8
__atomic_exchange_16
__atomic_compare_exchange
__atomic_compare_exchange_1
__atomic_compare_exchange_2
__atomic_compare_exchange_4
__atomic_compare_exchange_8
__atomic_compare_exchange_16
__atomic_fetch_add_1
__atomic_fetch_add_2
__atomic_fetch_add_4
__atomic_fetch_add_8
__atomic_fetch_add_16
__atomic_fetch_sub_1
__atomic_fetch_sub_2
__atomic_fetch_sub_4
__atomic_fetch_sub_8
__atomic_fetch_sub_16
__atomic_fetch_and_1
__atomic_fetch_and_2
__atomic_fetch_and_4
__atomic_fetch_and_8
__atomic_fetch_and_16
__atomic_fetch_or_1
__atomic_fetch_or_2
__atomic_fetch_or_4
__atomic_fetch_or_8
__atomic_fetch_or_16
__atomic_fetch_xor_1
__atomic_fetch_xor_2
__atomic_fetch_xor_4
__atomic_fetch_xor_8
__atomic_fetch_xor_16
__atomic_fetch_nand_1
__atomic_fetch_nand_2
__atomic_fetch_nand_4
__atomic_fetch_nand_8
__atomic_fetch_nand_16
sincosf
sincos
sincosl
__stack_chk_fail
__llvm_deoptimize
reciprocal-estimates
Invalid refinement step for -recip.
MachO doesn't support COMDATs, '
' cannot be lowered.
$non_lazy_ptr
Global variable '
' has an invalid section specifier '
' section type or attributes does not match previous section specifier
Objective-C Image Info Version
Objective-C Garbage Collection
Objective-C GC Only
Objective-C Is Simulated
Objective-C Class Properties
Objective-C Image Swift Version
Objective-C Image Info Section
Linker Options
Invalid section specifier '
L_OBJC_IMAGE_INFO
.rodata.str
.rodata.cst
ELF COMDATs only support SelectionKind::Any, '
.ctors
.dtors
DW.ref.
.DW.stub
__llvm_covmap
.bss.
.gnu.linkonce.b.
.llvm.linkonce.b.
.sbss
.sbss.
.gnu.linkonce.sb.
.llvm.linkonce.sb.
.tdata.
.gnu.linkonce.td.
.llvm.linkonce.td.
.tbss.
.gnu.linkonce.tb.
.llvm.linkonce.tb.
Associative COMDAT symbol '
' does not exist.
' is not a key for its COMDAT.
 /EXPORT:
 -export:
,DATA
,data
.CRT$XCU
.CRT$XTX
no-frame-pointer-elim-non-leaf
After 
Cannot stop compilation after pass that is not run
option-unspecified
machineinstr-printer
After Instruction Selection
*** Final LLVM Code input to ISel ***
*** Code after LSR ***
disable-post-ra
Disable Post Regalloc Scheduler
disable-branch-fold
Disable branch folding
disable-tail-duplicate
Disable tail duplication
disable-early-taildup
Disable pre-register allocation tail duplication
disable-block-placement
Disable probability-driven block placement
enable-block-placement-stats
Collect probability-driven block placement stats
disable-ssc
Disable Stack Slot Coloring
disable-machine-dce
Disable Machine Dead Code Elimination
disable-early-ifcvt
Disable Early If-conversion
disable-machine-licm
Disable Machine LICM
disable-machine-cse
Disable Machine Common Subexpression Elimination
optimize-regalloc
Enable optimized register allocation compilation path.
disable-postra-machine-licm
disable-machine-sink
Disable Machine Sinking
disable-lsr
Disable Loop Strength Reduction Pass
disable-constant-hoisting
Disable ConstantHoisting
disable-cgp
Disable Codegen Prepare
disable-copyprop
Disable Copy Propagation pass
disable-partial-libcall-inlining
Disable Partial Libcall Inlining
enable-implicit-null-checks
Fold null checks into faulting memory operations
print-lsr-output
Print LLVM IR produced by the loop-reduce pass
print-isel-input
Print LLVM IR input to isel pass
print-gc
Dump garbage collector data
verify-machineinstrs
Verify generated machine code
enable-machine-outliner
Enable machine outliner
print-machineinstrs
Print machine instrs
pass-name
global-isel-abort
Enable abort calls when "global" instruction selection fails to lower/select an instruction: 0 disable the abort, 1 enable the abort, and 2 disable the abort but emit a diagnostic on failure
misched-postra
Run MachineScheduler post regalloc (independent of preRA sched)
early-live-intervals
Run live interval analysis earlier in the pipeline
Enable the new, experimental CFL alias analysis in CodeGen
Disable CFL-AA
steens
Enable unification-based CFL-AA
anders
Enable inclusion-based CFL-AA
both
Enable both variants of CFL-AA
use-cfl-aa-in-codegen
default
pick register allocator based on -O option
Register allocator to use
Target Pass Configuration
targetpassconfig
no-realign-stack
%noreg
%vreg
%physreg
:sub(
Unit~
BadUnit~
stackrealign
schedmodel
Use TargetSchedModel for latency lookup
scheditins
Use InstrItineraryData for latency lookup
twoaddr-reschedule
Coalesce copies by rescheduling (default=true)
Two-Address instruction pass
twoaddressinstruction
After two-address instruction pass
Remove unreachable blocks from the CFG
unreachableblockelim
Remove unreachable machine basic blocks
unreachable-mbb-elimination
********** REGISTER MAP **********
 -> fi#
Virtual Register Map
virtregmap
Virtual Register Rewriter
virtregrewriter
disable-demotion
Clone multicolor basic blocks but do not demote cross funclet values
disable-cleanups
Do not remove implausible terminators or other similar cleanups
Prepare Windows exceptions
winehprepare
.for.
.wineh.spillslot
.wineh.reload
Windows exception handling preparation
Cleanup funclets for the SEH personality cannot contain exceptional actions
Cleanup funclets for the MSVC++ personality cannot contain exceptional actions
Insert XRay ops
xray-instrumentation
function-instrument
xray-always
xray-instruction-threshold
An attempt to perform XRay instrumentation for an unsupported target.
We do not support this DWARF encoding yet!
enable-ipra
Enable interprocedural register allocation to reduce load/store at procedure calls.
less-precise-fpmad
unsafe-fp-math
no-infs-fp-math
no-nans-fp-math
no-trapping-math
denormal-fp-math
ieee
preserve-sign
positive-zero
Constant Hoisting
consthoist
const
const_mat
early-cse
Early CSE
disable-licm-promotion
Disable memory promotion in LICM pass
licm
PromoteLoopAccessesToScalar
Moving accesses to memory location out of the loop
.promoted
LoadWithLoopInvariantAddressCondExecuted
failed to hoist load with loop-invariant address because load is conditionally executed
Hoisted
Inst
LoadWithLoopInvariantAddressInvalidated
failed to move load with loop-invariant address because the loop may invalidate its value
InstSunk
funclet
Loop Invariant Code Motion
loop-prefetch-writes
Prefetch write addresses
prefetch-distance
Number of instructions to prefetch ahead
min-prefetch-stride
Min stride to add prefetches
max-prefetch-iters-ahead
Max number of iterations to prefetch ahead
Loop Data Prefetch
loop-data-prefetch
prefaddr
Prefetched
prefetched memory access
enable-lsr-phielim
Enable LSR phi elimination
IV.S.
IV.S.next.
scmp
.termcond
lsr.chain
Loop Strength Reduction
loop-reduce
Lower atomic intrinsics to non-atomic form
loweratomic
call.sqrt
Partially inline calls to library functions
partially-inline-libcalls
disable-separate-const-offset-from-gep
Do not separate the constant offset from a GEP instruction
reassociate-geps-verify-no-dead-code
Verify this pass produces no dead code
Split GEPs to a variadic base and a constant offset for better CSE
separate-const-offset-from-gep
idxprom
Dead instruction detected!
bonus-inst-threshold
Control the number of bonus instructions (default = 1)
merge
Simplify the CFG
simplifycfg
.split
.split-lp
lpad
lpad.phi
_crit_edge
split
cstr
.reg2mem
.reload
Funclet EH not supported
cleanup.lpad
Verify loop lcssa form (time consuming)
verify-loop-lcssa
.lcssa
Loop-Closed SSA Form Pass
lcssa
cond
.noexc
.preheader
.outer
.backedge
llvm.loop
.loopexit
Canonicalize natural loops
loop-simplify
Lower invoke and unwind, for unwindless code generators
lowerinvoke
memssa-check-limit
The maximum number of stores/phis MemorySSAwill consider trying to walk past (default = 100)
verify-memoryssa
Verify MemorySSA in legacy printer pass.
phi-node-folding-threshold
Control the amount of phi node folding to perform (default = 2)
simplifycfg-dup-ret
Duplicate return instructions into unconditional branches
simplifycfg-sink-common
Sink common instructions down to the end block
simplifycfg-hoist-cond-stores
Hoist conditional stores if an unconditional store precedes
simplifycfg-merge-cond-stores
Hoist conditional stores even if an unconditional store does not precede - hoist multiple conditional stores into a single predicated store
simplifycfg-merge-cond-stores-aggressively
When merging conditional stores, do so even if the resultant basic blocks are unlikely to be if-converted as a result
speculate-one-expensive-inst
Allow exactly one expensive instruction to be speculatively executed
max-speculation-depth
Limit maximum recursion depth when calculating costs of speculatively executed instructions
.not
.old
or.cond
not.cond
and.cond
.sink.split
.sink
switch.edge
retval
.off
switch.selectcmp
switch.select
switch.lookup
switch.tableidx
switch.hole_check
switch.maskindex
switch.shifted
switch.lobit
switch.table
switch.idx.cast
switch.idx.mult
switch.offset
switch.cast
switch.shiftamt
switch.downshift
switch.masked
switch.tableidx.zext
switch.gep
switch.load
inverted.cmp
.fold.split
magicptr
infloop
switch.early.test
brmerge
.mux
simplifycfg.merge
.critedge
error-reporting-is-cold
Treat error-reporting calls as cold
enable-double-float-shrink
Enable unsafe double to float shrinking for math lib calls
rewrite-map-file
Symbol Rewrite Map
unable to read rewrite map '
unable to parse rewrite map '
DescriptorList node must be a map
rewrite type must be a scalar
rewrite descriptor must be a map
global variable
global alias
unknown rewrite type
descriptor key must be a scalar
descriptor value must be a scalar
source
invalid regex: 
target
transform
unknown key for Global Alias
exactly one of transform or target must be specified
unable to transforn 
 in 
descriptor Key must be a scalar
unknown Key for Global Variable
unknown key for function
Rewrite Symbols
rewrite-symbols
disable-basicaa
External Alias Analysis
external-aa
Function Alias Analysis Results
No (conservative) Function Alias Analysis Results
noaa
alias-set-saturation-threshold
The maximum number of pointers may-alias sets may contain before degradation
Assumption Cache Tracker
assumption-cache-tracker
basicaa-recphi
Basic Alias Analysis (stateless AA impl)
basicaa
block-frequency-info: 
: float = 
, int = 
---- Branch Probabilities ----
edge 
 -> 
 probability is 
 [HOT edge]
Branch Probability Analysis
branch-prob
Inclusion-Based CFL Alias Analysis
cfl-anders-aa
Unification-Based CFL Alias Analysis
cfl-steens-aa
main
No call graph has been built!
CallGraph Root is: 
<<null function: 0x
Call graph node for function: '
Call graph node <<null function>>
>>  #uses=
  CS<
> calls 
function '
external node
CallGraph Construction
basiccg
Call Graph SCC Pass Manager
CallGraph Pass Manager
Printing <null> Function
max-cg-scc-iterations
DummyCGSCCPass
da-delinearize
Try to delinearize array references.
__gnat_eh_personality
__gxx_personality_v0
__gxx_personality_sj0
__gcc_personality_v0
__gcc_personality_sj0
__objc_personality_v0
_except_handler3
_except_handler4
__C_specific_handler
__CxxFrameHandler3
ProcessCLRException
rust_eh_personality
enable-unsafe-globalsmodref-alias-results
Globals Alias Analysis
globals-aa
IV Users for loop 
 with backedge-taken count 
 in  
 (post-inc with loop 
Printing <null> User
Induction Variable Users
iv-users
Lazy Branch Probability Analysis
lazy-branch-prob
Lazy Block Frequency Analysis
lazy-block-freq
undefined
overdefined
notconstant<
constantrange<
constant<
available-load-scan-limit
Use this to specify the default maximum number of instructions to scan backward from a given instruction, when searching for available loaded value
Loop at depth 
 containing: 
<header>
<latch>
<exiting>
Verify loop info (time consuming)
verify-loop-info
Printing <null> block
Natural Loop Information
loops
<deleted>
Loop Pass Manager
Loop Pass Manager
LCSSA Verifier
lcssa-verification
memdep-block-scan-limit
The number of instructions to scan in a block in memory dependency analysis (default = 100)
memdep-block-number-limit
The number of blocks to scan during memory dependency analysis (default = 1000)
ObjC-ARC-Based Alias Analysis
objc-arc-aa
enable-objc-arc-opts
enable/disable all ARC Optimizations
objc_autoreleasePoolPush
clang.arc.use
objc_retain
objc_retainAutoreleasedReturnValue
objc_unsafeClaimAutoreleasedReturnValue
objc_retainBlock
objc_release
objc_autorelease
objc_autoreleaseReturnValue
objc_autoreleasePoolPop
objc_retainedObject
objc_unretainedObject
objc_unretainedPointer
objc_retain_autorelease
objc_retainAutorelease
objc_retainAutoreleaseReturnValue
objc_sync_enter
objc_sync_exit
objc_loadWeakRetained
objc_loadWeak
objc_destroyWeak
objc_storeWeak
objc_initWeak
objc_storeStrong
objc_moveWeak
objc_copyWeak
llvm.arc.annotation.topdown.bbstart
llvm.arc.annotation.topdown.bbend
llvm.arc.annotation.bottomup.bbstart
llvm.arc.annotation.bottomup.bbend
!Passed
!Missed
!Analysis
!AnalysisFPCommute
!AnalysisAliasing
!Failure
Pass
Name
DebugLoc
Function
Hotness
Args
File
Line
Column
opt-remark-emitter
profile-summary-cutoff-hot
A count is hot if it exceeds the minimum count to reach this percentile of total counts.
profile-summary-cutoff-cold
A count is cold if it is below the minimum count to reach this percentile of total counts.
Desired percentile exceeds the maximum cutoff
Profile summary info
profile-summary-info
***COULDNOTCOMPUTE***
SCEVValidator: SCEV for loop '
' changed from '
' to '
<nw>
<nsw>
<nuw>
(trunc 
(zext 
(sext 
nuw><
nsw><
nw><
 /u 
sizeof(
alignof(
offsetof(
 umax 
 smax 
 Added Flags: 
<nusw>
<nssw>
Classifying expressions for: 
Determining loop execution counts for: 
  -->  
 U: 
 S: 
Exits: 
<<Unknown>>
LoopDispositions: { 
Loop 
<multiple exits> 
backedge-taken count is 
Unpredictable backedge-taken count. 
Loop 
max backedge-taken count is 
, actual taken count either this or zero.
Unpredictable max backedge-taken count. 
Predicated backedge-taken count is 
 Predicates:
Unpredictable predicated backedge-taken count. 
Variant
Invariant
Computable
scalar-evolution-max-iterations
Maximum number of iterations SCEV will symbolically execute a constant derived loop
verify-scev
Verify ScalarEvolution's backedge taken counts (slow)
verify-scev-maps
Verify no dangling value in ScalarEvolution's ExprValueMap (slow)
scev-mulops-inline-threshold
Threshold for inlining multiplication operands into a SCEV
scalar-evolution-max-scev-compare-depth
Maximum depth of recursive SCEV complexity comparisons
scalar-evolution-max-value-compare-depth
Maximum depth of recursive value complexity comparisons
Scalar Evolution Analysis
scalar-evolution
ScalarEvolution-based Alias Analysis
scev-aa
uglygep
scevgep
umax
smax
indvar
indvar.next
.iv.next
No vector functions library
Accelerate
Accelerate framework
SVML
Intel SVML library
vector-library
Vector functions library
??2@YAPAXI@Z
??2@YAPAXIABUnothrow_t@std@@@Z
??2@YAPEAX_K@Z
??2@YAPEAX_KAEBUnothrow_t@std@@@Z
??3@YAXPAX@Z
??3@YAXPAXABUnothrow_t@std@@@Z
??3@YAXPAXI@Z
??3@YAXPEAX@Z
??3@YAXPEAXAEBUnothrow_t@std@@@Z
??3@YAXPEAX_K@Z
??_U@YAPAXI@Z
??_U@YAPAXIABUnothrow_t@std@@@Z
??_U@YAPEAX_K@Z
??_U@YAPEAX_KAEBUnothrow_t@std@@@Z
??_V@YAXPAX@Z
??_V@YAXPAXABUnothrow_t@std@@@Z
??_V@YAXPAXI@Z
??_V@YAXPEAX@Z
??_V@YAXPEAXAEBUnothrow_t@std@@@Z
??_V@YAXPEAX_K@Z
_IO_getc
_IO_putc
_ZdaPv
_ZdaPvRKSt9nothrow_t
_ZdaPvj
_ZdaPvm
_ZdlPv
_ZdlPvRKSt9nothrow_t
_ZdlPvj
_ZdlPvm
_Znaj
_ZnajRKSt9nothrow_t
_Znam
_ZnamRKSt9nothrow_t
_Znwj
_ZnwjRKSt9nothrow_t
_Znwm
_ZnwmRKSt9nothrow_t
__cospi
__cospif
__cxa_atexit
__cxa_guard_abort
__cxa_guard_acquire
__cxa_guard_release
__isoc99_scanf
__isoc99_sscanf
__memcpy_chk
__memmove_chk
__memset_chk
__nvvm_reflect
__sincospi_stret
__sincospif_stret
__sinpi
__sinpif
__sqrt_finite
__sqrtf_finite
__sqrtl_finite
__stpcpy_chk
__stpncpy_chk
__strcpy_chk
__strdup
__strncpy_chk
__strndup
__strtok_r
access
acos
acosf
acosh
acoshf
acoshl
acosl
asin
asinf
asinh
asinhf
asinhl
asinl
atan
atan2
atan2f
atan2l
atanf
atanh
atanhf
atanhl
atanl
atof
atoi
atol
atoll
bcmp
bcopy
bzero
calloc
cbrt
cbrtf
cbrtl
ceil
ceilf
ceill
chmod
chown
clearerr
closedir
copysign
copysignf
copysignl
cosf
cosh
coshf
coshl
cosl
ctermid
exp10
exp10f
exp10l
exp2
exp2f
exp2l
expf
expl
expm1
expm1f
expm1l
fabs
fabsf
fabsl
fclose
fdopen
feof
ferror
fflush
ffsl
ffsll
fgetc
fgetpos
fgets
fileno
fiprintf
flockfile
floor
floorf
floorl
flsl
flsll
fmax
fmaxf
fmaxl
fmin
fminf
fminl
fmod
fmodf
fmodl
fopen
fopen64
fprintf
fputc
fputs
fread
free
frexp
frexpf
frexpl
fscanf
fseek
fseeko
fseeko64
fsetpos
fstat
fstat64
fstatvfs
fstatvfs64
ftell
ftello
ftello64
ftrylockfile
funlockfile
fwrite
getc
getc_unlocked
getchar
getenv
getitimer
getlogin_r
getpwnam
gets
gettimeofday
htonl
htons
iprintf
isascii
isdigit
labs
lchown
ldexp
ldexpf
ldexpl
llabs
log10
log10f
log10l
log1p
log1pf
log1pl
log2
log2f
log2l
logb
logbf
logbl
logf
logl
lstat
lstat64
malloc
memalign
memccpy
memchr
memcmp
memcpy
memmove
mempcpy
memrchr
memset
memset_pattern16
mkdir
mktime
modf
modff
modfl
nearbyint
nearbyintf
nearbyintl
ntohl
ntohs
open
open64
opendir
pclose
perror
popen
posix_memalign
powf
powl
pread
printf
putc
putchar
puts
pwrite
qsort
read
readlink
realloc
reallocf
realpath
remove
rename
rewind
rint
rintf
rintl
rmdir
round
roundf
roundl
scanf
setbuf
setitimer
setvbuf
sinf
sinh
sinhf
sinhl
sinl
siprintf
snprintf
sprintf
sqrt
sqrtf
sqrtl
sscanf
stat
stat64
statvfs
statvfs64
stpcpy
stpncpy
strcasecmp
strcat
strchr
strcmp
strcoll
strcpy
strcspn
strdup
strlen
strncasecmp
strncat
strncmp
strncpy
strndup
strnlen
strpbrk
strrchr
strspn
strstr
strtod
strtof
strtok
strtok_r
strtol
strtold
strtoll
strtoul
strtoull
strxfrm
system
tanf
tanh
tanhf
tanhl
tanl
times
tmpfile
tmpfile64
toascii
truncf
truncl
uname
ungetc
unlink
unsetenv
utime
utimes
valloc
vfprintf
vfscanf
vprintf
vscanf
vsnprintf
vsprintf
vsscanf
fwrite$UNIX2003
fputs$UNIX2003
_copysign
__exp10
__exp10f
vceilf
vfabsf
llvm.fabs.f32
vfloorf
vsqrtf
llvm.sqrt.f32
vexpf
llvm.exp.f32
vexpm1f
vlogf
llvm.log.f32
vlog1pf
vlog10f
llvm.log10.f32
vlogbf
vsinf
llvm.sin.f32
vcosf
llvm.cos.f32
vtanf
vasinf
vacosf
vatanf
vsinhf
vcoshf
vtanhf
vasinhf
vacoshf
vatanhf
__svml_sin2
__svml_sin4
__svml_sin8
__svml_sinf4
__svml_sinf8
__svml_sinf16
__svml_cos2
__svml_cos4
__svml_cos8
__svml_cosf4
__svml_cosf8
__svml_cosf16
__svml_pow2
__svml_pow4
__svml_pow8
__svml_powf4
__svml_powf8
__svml_powf16
llvm.pow.f64
llvm.pow.f32
__svml_exp2
__svml_exp4
__svml_exp8
__svml_expf4
__svml_expf8
__svml_expf16
llvm.exp.f64
__svml_log2
__svml_log4
__svml_log8
__svml_logf4
__svml_logf8
__svml_logf16
llvm.log.f64
Target Library Information
targetlibinfo
target-cpu
target-features
Target Transform Information
enable-tbaa
Cycle found in TBAA metadata.
Type-Based Alias Analysis
tbaa
enable-scoped-noalias
Scoped NoAlias Alias Analysis
scoped-noalias
dom-conditions-max-uses
dont-improve-non-negative-phi-bits
invalid character in input
call16
call_hi
call_lo
dtprel_hi
dtprel_lo
got_disp
got_hi
got_lo
got_ofst
got_page
gottprel
gp_rel
pcrel_hi
pcrel_lo
tprel_hi
tprel_lo
invalid binary number
invalid hexdecimal number
invalid decimal number
invalid hexadecimal number
invalid octal number
invalid hexadecimal floating-point constant: expected at least one significand digit
invalid hexadecimal floating-point constant: expected exponent part 'p'
invalid hexadecimal floating-point constant: expected at least one exponent digit
unterminated string constant
unterminated single quote
single quote way too long
unterminated comment
asm-macro-max-nesting-depth
The maximum nesting depth allowed for assembly macros.
missing expression
Recursive use of '
redefinition of '
invalid assignment to '
invalid reassignment of non-absolute variable '
.set
.equ
.equiv
.ascii
.asciz
.string
.byte
.short
.value
.2byte
.long
.int
.4byte
.quad
.8byte
.octa
.single
.float
.double
.align
.align32
.p2align
.p2alignw
.p2alignl
.org
.fill
.zero
.extern
.globl
.global
.lazy_reference
.no_dead_strip
.symbol_resolver
.private_extern
.reference
.weak_definition
.weak_reference
.weak_def_can_be_hidden
.comm
.common
.lcomm
.abort
.include
.incbin
.code16gcc
.rept
.rep
.irp
.irpc
.endr
.bundle_align_mode
.bundle_lock
.bundle_unlock
.ifeq
.ifge
.ifgt
.ifle
.iflt
.ifne
.ifb
.ifnb
.ifc
.ifeqs
.ifnc
.ifnes
.ifdef
.ifndef
.ifnotdef
.elseif
.else
.end
.endif
.skip
.space
.line
.loc
.stabs
.cv_file
.cv_func_id
.cv_loc
.cv_linetable
.cv_inline_linetable
.cv_inline_site_id
.cv_def_range
.cv_stringtable
.cv_filechecksums
.sleb128
.uleb128
.cfi_sections
.cfi_startproc
.cfi_endproc
.cfi_def_cfa
.cfi_def_cfa_offset
.cfi_adjust_cfa_offset
.cfi_def_cfa_register
.cfi_offset
.cfi_rel_offset
.cfi_personality
.cfi_lsda
.cfi_remember_state
.cfi_restore_state
.cfi_same_value
.cfi_restore
.cfi_escape
.cfi_signal_frame
.cfi_undefined
.cfi_register
.cfi_window_save
.macros_on
.macros_off
.macro
.exitm
.endm
.endmacro
.purgem
.err
.error
.warning
.reloc
.dc.a
.dc.b
.dc.d
.dc.l
.dc.s
.dc.w
.dc.x
.dcb
.dcb.b
.dcb.d
.dcb.l
.dcb.s
.dcb.w
.dcb.x
.ds.b
.ds.d
.ds.l
.ds.p
.ds.s
.ds.w
.ds.x
expected ')' in parentheses expression
expected section directive before assembly directive
unknown token in expression
invalid token in expression
expected symbol variant after '@'
unexpected token in variant, expected ')'
invalid variant '
unexpected modifier on variable reference
literal value out of range for directive
directional label undefined
brackets expression not supported on this target
expected ']' in brackets expression
expected '(' after operator
expected ')'
unexpected symbol modifier following '@'
invalid modifier '
' (no symbols present)
invalid variant on expression '
' (already modified)
expected string
unexpected backslash at end of string
invalid octal escape sequence (out of range)
invalid escape sequence (unrecognized character)
while in macro instantiation
byte ptr 
word ptr 
dword ptr 
qword ptr 
xword ptr 
xmmword ptr 
ymmword ptr 
.even
unexpected token at start of statement
unexpected token in '.if' directive
Encountered a .elseif that doesn't follow an .if or  an .elseif
unexpected token in '.elseif' directive
unexpected token in '.else' directive
Encountered a .else that doesn't follow  an .if or an .elseif
unexpected token in '.endif' directive
Encountered a .endif that doesn't follow an .if or .else
invalid use of pseudo-symbol '.' as a label
macros cannot be nested more than 
 levels deep.
 Use -asm-macro-max-nesting-depth to increase this limit.
.endmacro
<instantiation>
 in '
 in '.org' directive
unexpected token in '.fill' directive
'.fill' directive with negative size has no effect
'.fill' directive with size greater than 8 has been truncated to 8
'.fill' directive pattern has been truncated to 32-bits
unexpected token in '.zero' directive
 in directive
unexpected token in '.abort' directive
.abort detected. Assembly stopping.
.abort '
' detected. Assembly stopping.
expected string in '.include' directive
unexpected token in '.include' directive
Could not find include file '
expected string in '.incbin' directive
unexpected token in '.incbin' directive
skip is negative
negative count has no effect
Could not find incbin file '
 not currently supported for this target
Count is negative
expected identifier in '.irp' directive
expected comma in '.irp' directive
expected End of Statement
expected identifier in '.irpc' directive
expected comma in '.irpc' directive
unexpected token in '.irpc' directive
expected end of statement
unmatched '.endr' directive
unexpected token after expression in '.bundle_align_mode' directive
invalid bundle alignment size (expected between 0 and 30)
invalid option for '.bundle_lock' directive
align_to_end
unexpected token after '.bundle_lock' directive option
unexpected token in '.bundle_unlock' directive
in '
file number less than one
unexpected token in '.file' directive
explicit path specified, but no file number
file number already allocated
unexpected token in '.line' directive
unexpected token in '.loc' directive
file number less than one in '.loc' directive
unassigned file number in '.loc' directive
line number less than zero in '.loc' directive
column position less than zero in '.loc' directive
unsupported directive '.stabs'
expected file number in '.cv_file' directive
unexpected token in '.cv_file' directive
unexpected token in '.cv_func_id' directive
function id already allocated
within
expected 'within' identifier in '.cv_inline_site_id' directive
inlined_at
expected 'inlined_at' identifier in '.cv_inline_site_id' directive
expected line number after 'inlined_at'
unexpected token in '.cv_inline_site_id' directive
line number less than zero in '.cv_loc' directive
column position less than zero in '.cv_loc' directive
unexpected token in '.cv_linetable' directive
expected SourceField in '.cv_inline_linetable' directive
File id less than zero in '.cv_inline_linetable' directive
expected SourceLineNum in '.cv_inline_linetable' directive
Line number less than zero in '.cv_inline_linetable' directive
Expected End of Statement
Expected an identifier
simple
 in '.cfi_startproc' directive
unexpected token in '.cfi_signal_frame'
expected identifier in '.macro' directive
Vararg parameter '
' should be last one in the list of parameters.
missing parameter qualifier for '
' in macro '
 is not a valid parameter qualifier for '
pointless default value for required parameter '
no matching '.endmacro' in definition
macro '
' is already defined
macro defined with named parameters which are not used in macro body, possible positional parameter found in body which will have no effect
unexpected '
' in file, no current macro definition
expected identifier in '.purgem' directive
unexpected token in '.purgem' directive
' is not defined
unexpected token in '.end' directive
.err encountered
.error directive invoked in source file
.error argument must be a string
.warning directive invoked in source file
.warning argument must be a string
expected end of statement in '.warning' directive
expression is not a constant value
expression is negative
expected comma
expected relocation name
expression must be relocatable
unexpected token in .reloc directive
unknown relocation name
unknown directive
_emit
__emit
_EMIT
__EMIT
unexpected expression in _emit
ALIGN
unexpected expression in align
literal value not a power of two greater then zero
even
parsed instruction: [
' directive with negative repeat count has no effect
invalid floating point literal
unexpected token in macro instantiation
unbalanced parentheses in macro argument
unsupported encoding.
unexpected token in '.cv_loc' directive
prologue_end
is_stmt
is_stmt value not 0 or 1
unknown sub-directive in '.cv_loc' directive
expected integer in '
file number less than one in '
unassigned file number in '
expected function id in '
expected function id within range [0, UINT_MAX)
basic_block
epilogue_begin
is_stmt value not the constant value of 0 or 1
isa number not a constant value
isa number less than zero
unknown sub-directive in '.loc' directive
.endr
no matching '.endr' in definition
unexpected token in '.endr' directive
alignment not supported on this target
alignment must be a power of 2
unexpected token in '.comm' or '.lcomm' directive
invalid '.comm' or '.lcomm' directive size, can't be less than zero
invalid '.comm' or '.lcomm' directive alignment, can't be less than zero
expected identifier
non-local symbol required
invalid alignment value
alignment directive can never be satisfied in this many bytes, ignoring maximum bytes expression
maximum bytes expression exceeds alignment and has no effect
out of range literal value
Wrong number of arguments
invalid argument identifier for formal argument
expected '=' after formal parameter identifier
cannot mix positional and keyword arguments
parameter named '
' does not exist for macro '
missing value for required parameter '
too many positional arguments
expected identifier after '.ifdef'
unexpected token in '.ifdef'
expected string parameter for '.ifeqs' directive
expected string parameter for '.ifnes' directive
expected comma after first string for '.ifeqs' directive
expected comma after first string for '.ifnes' directive
unexpected token in '.ifc' directive
unexpected token in '.ifb' directive
unmatched .ifs or .elses
unassigned file number: 
 for .file directives
assembler local symbol '
' not defined
.def
.scl
.endef
.secrel32
.secidx
.safeseh
.linkonce
.seh_proc
.seh_endproc
.seh_startchained
.seh_endchained
.seh_handler
.seh_handlerdata
.seh_pushreg
.seh_setframe
.seh_stackalloc
.seh_savereg
.seh_savexmm
.seh_pushframe
.seh_endprologue
code
expected @code
you must specify an offset on the stack
offset is not a multiple of 16
register can't be represented in SEH unwind info
register number is too high
size is not a multiple of 8
you must specify a stack pointer offset
you must specify one or both of @unwind or @except
a handler attribute must begin with '@'
expected @unwind or @except
except
cannot make section associative with .linkonce
section '
' is already linkonce
one_only
discard
same_size
same_contents
associative
newest
unrecognized COMDAT type '
invalid '.secrel32' directive offset, can't be less than zero or greater than UINT32_MAX
conflicting section flags 'b' and 'd'.
expected comdat type such as 'discard' or 'largest' after protection bits
expected comma in directive
.alt_entry
.indirect_symbol
.lsym
.dump
.load
.secure_log_unique
.secure_log_reset
.zerofill
.data_region
.end_data_region
.const
.const_data
.constructor
.cstring
.destructor
.dyld
.fvmlib_init0
.fvmlib_init1
.lazy_symbol_pointer
.linker_option
.literal16
.literal4
.literal8
.mod_init_func
.mod_term_func
.non_lazy_symbol_pointer
.thread_local_variable_pointer
.objc_cat_cls_meth
.objc_cat_inst_meth
.objc_category
.objc_class
.objc_class_names
.objc_class_vars
.objc_cls_meth
.objc_cls_refs
.objc_inst_meth
.objc_instance_vars
.objc_message_refs
.objc_meta_class
.objc_meth_var_names
.objc_meth_var_types
.objc_module_info
.objc_protocol
.objc_selector_strs
.objc_string_object
.objc_symbols
.picsymbol_stub
.static_const
.static_data
.symbol_stub
.thread_init_func
.tlv
.bridgeos_version_min
.watchos_version_min
.tvos_version_min
.ios_version_min
.macosx_version_min
invalid OS major version number
minor OS version number required, comma expected
invalid OS minor version number
invalid update specifier, comma expected
invalid OS update number
 should only be used for 
 targets
overriding previous version_min directive
previous definition is here
unexpected token in section switching directive
__symbol_stub
__static_data
__static_const
__picsymbol_stub
__OBJC
__symbols
__string_object
__selector_strs
__protocol
__module_info
__meta_class
__message_refs
__instance_vars
__inst_meth
__cls_refs
__cls_meth
__class_vars
__class
__category
__cat_inst_meth
__cat_cls_meth
__mod_term_func
__mod_init_func
expected string in '
' directive
unexpected token in '
__fvmlib_init1
__fvmlib_init0
__dyld
__destructor
__constructor
unexpected token in '.end_data_region' directive
expected region type after '.data_region' directive
jt16
jt32
unknown region type in '.data_region' directive
expected segment name after '.zerofill' directive
expected section name after comma in '.zerofill' directive
unexpected token in '.zerofill' directive
invalid '.zerofill' directive size, can't be less than zero
invalid '.zerofill' directive alignment, can't be less than zero
unexpected token in '.tbss' directive
invalid '.tbss' directive size, can't be less thanzero
invalid '.tbss' alignment, can't be lessthan zero
unexpected token in '.secure_log_reset' directive
unexpected token in '.secure_log_unique' directive
.secure_log_unique specified multiple times
.secure_log_unique used but AS_SECURE_LOG_FILE environment variable unset.
can't open secure log file: 
expected identifier after '.section' directive
unexpected token in '.section' directive
section "
" is deprecated
change section name to "
expected string in '.dump' or '.load' directive
unexpected token in '.dump' or '.load' directive
ignoring directive .dump for now
ignoring directive .load for now
unexpected token in '.subsections_via_symbols' directive
unexpected token in '.lsym' directive
directive '.lsym' is unsupported
indirect symbol not in a symbol pointer or stub section
expected identifier in .indirect_symbol directive
non-local symbol required in directive
unable to emit indirect symbol attribute for: 
unexpected token in '.indirect_symbol' directive
unexpected token in '.desc' directive
.alt_entry must preceed symbol definition
unable to emit symbol attribute
.data.rel
.section
.pushsection
.popsection
.size
.previous
.type
.ident
.symver
.version
.weakref
.weak
.local
.protected
.internal
.hidden
.subsection
unexpected token in directive
expected identifier in directive
expected a comma
unexpected token in '.version' directive
.note
expected a '@' in the name
unexpected token in '.ident' directive
expected STT_<TYPE_IN_UPPER_CASE>, '#<type>', '%<type>' or "<type>"
expected STT_<TYPE_IN_UPPER_CASE>, '#<type>', '@<type>', '%<type>' or "<type>"
expected symbol type in directive
STT_FUNC
STT_OBJECT
STT_TLS
STT_COMMON
STT_NOTYPE
notype
STT_GNU_IFUNC
unsupported attribute in '.type' directive
unexpected token in '.type' directive
.previous without corresponding .section
.popsection without corresponding .pushsection
.fini
.init
expected string in directive
alloc
execinstr
write
unknown flag
Section cannot specifiy a group name while also acting as a member of the last group
Mergeable section must specify the type
Group section must specify the type
expected '@<type>', '%<type>' or "<type>"
expected the entry size
entry size must be positive
expected group name
comdat
Linkage must be 'comdat'
unique
expected 'unique'
expected commma
unique id must be positive
unique id is too large
.init_array
.fini_array
.preinit_array
unknown section type
DWARF2 only supports one section per compilation unit
unexpected token
.strtab
.debug_
.rela
.rel
.symtab
Undefined temporary symbol
__imp_?
__imp_@?
.symtab_shndxr
Size expression must be absolute.
No relocation available to represent this relative expression
Cannot represent a difference across sections
A @@ version cannot be undefined
FK_Data_1
FK_Data_2
FK_Data_4
FK_Data_8
FK_PCRel_1
FK_PCRel_2
FK_PCRel_4
FK_PCRel_8
FK_GPRel_1
FK_GPRel_2
FK_GPRel_4
FK_GPRel_8
FK_DTPRel_4
FK_DTPRel_8
FK_TPRel_4
FK_TPRel_8
FK_SecRel_1
FK_SecRel_2
FK_SecRel_4
FK_SecRel_8
NO_APP
.code16
.code32
.code64
.zero
.ascii
.asciz
.byte
.short
.long
.quad
.globl
__cfstring
__objc_classrefs
 InlineAsm Start
 InlineAsm End
.weak_reference 
.space
.note.GNU-stack
.weak
.bundle_unlock
.bundle_lock
 align_to_end
.bundle_align_mode 
encoding: [
0x%02x
  fixup 
offset: 
, value: 
, kind: 
.reloc 
.intel_syntax noprefix
.seh_handlerdata
.seh_handler 
, @unwind
, @except
.seh_endprologue
.seh_pushframe
 @code
.seh_savexmm 
.seh_savereg 
.seh_stackalloc 
.seh_setframe 
.seh_pushreg 
.seh_endchained
.seh_startchained
.seh_endproc
.seh_proc 
.cfi_window_save
.cfi_register 
.cfi_undefined 
.cfi_signal_frame
.cfi_escape 
.cfi_adjust_cfa_offset 
.cfi_rel_offset 
.cfi_same_value 
.cfi_restore_state
.cfi_remember_state
.cfi_lsda 
.cfi_personality 
.cfi_offset 
.cfi_def_cfa_register 
.cfi_def_cfa_offset 
.cfi_def_cfa 
.cfi_sections 
, .debug_frame
.cv_filechecksums
.cv_stringtable
.cv_def_range
.cv_inline_linetable
.cv_linetable
.cv_loc
 prologue_end
 is_stmt 
.cv_inline_site_id 
 inlined_at 
.cv_func_id 
.cv_file
.loc
 basic_block
 epilogue_begin
 isa 
 discriminator 
.file
.ident
.org 
.p2align
.p2alignw 
.p2alignl 
, 0x
.balign
.balignw
.balignl
.fill
.sleb128 
.uleb128 
Don't know how to emit this value.
.tbss 
.zerofill 
.lcomm
.comm
.loh
AdrpAdrp
AdrpLdr
AdrpAddLdr
AdrpLdrGotLdr
AdrpAddStr
AdrpLdrGotStr
AdrpAdd
AdrpLdrGot
.size
.secrel32
.secidx
.safeseh
.endef
.type
.scl
.def
.desc
gnu_indirect_function
object
tls_object
common
no_type
gnu_unique_object
.hidden
.indirect_symbol
.internal
.lazy_reference
.local
.no_dead_strip
.symbol_resolver
.alt_entry
.private_extern
.protected
.reference
.weak_definition
.weak_def_can_be_hidden
.weakref 
.thumb_func
.bridgeos_version_min
.watchos_version_min
.tvos_version_min
.ios_version_min
.macosx_version_min
.data_region
.data_region jt8
.data_region jt16
.data_region jt32
.end_data_region
.linker_option "
.syntax unified
.subsections_via_symbols
.cfi_endproc
.cfi_startproc
 simple
expected relocatable expression
expected assembly-time absolute expression
invalid .org offset '
' (at offset '
unable to write NOP sequence of 
 bytes
cannot have fixups in virtual section!
non-zero initializer found in section '
non-zero initializer found in virtual section
undefined .align directive, value size '
' is not a divisor of padding size '
unable to write nop sequence of 
sleb128 and uleb128 expressions must be absolute
strtab_begin
strtab_end
filechecksums_begin
filechecksums_end
linetable_begin
linetable_end
Segment for file '
' begins
AS_SECURE_LOG_FILE
as-secure-log-file-name
As secure log file name (initialized from AS_SECURE_LOG_FILE env variable)
$frame_escape_
$parent_frame_offset
__ehtable$
.group
<stdin>
llvm-mc (based on LLVM 9.0.0)
Fragment can't be larger than a bundle size
Padding cannot exceed 255 bytes
.bundle_unlock forbidden when bundling is disabled
.bundle_unlock without matching lock
Empty bundle-locked group is forbidden
.bundle_lock forbidden when bundling is disabled
.bundle_align_mode cannot be changed once set
.comment
Emitting values inside a locked bundle is forbidden
Symbol: 
 redeclared as different type
Unterminated .bundle_lock when changing a section
<<none>>
<<invalid>>
GOTOFF
GOTREL
GOTPCREL
GOTTPOFF
INDNTPOFF
NTPOFF
GOTNTPOFF
TLSGD
TLSLD
TLSLDM
TPOFF
DTPOFF
tlscall
tlsdesc
TLVP
TLVPPAGE
TLVPPAGEOFF
PAGE
PAGEOFF
GOTPAGE
GOTPAGEOFF
SECREL32
SIZE
WEAKREF
GOT_PREL
target1
target2
prel31
sbrel
tlsldo
tlsdescseq
higher
highera
highest
highesta
got@l
got@h
got@ha
tocbase
toc@l
toc@h
toc@ha
dtpmod
tprel@l
tprel@h
tprel@ha
tprel@higher
tprel@highera
tprel@highest
tprel@highesta
dtprel@l
dtprel@h
dtprel@ha
dtprel@higher
dtprel@highera
dtprel@highest
dtprel@highesta
got@tprel
got@tprel@l
got@tprel@h
got@tprel@ha
got@dtprel
got@dtprel@l
got@dtprel@h
got@dtprel@ha
got@tlsgd
got@tlsgd@l
got@tlsgd@h
got@tlsgd@ha
tlsgd
got@tlsld
got@tlsld@l
got@tlsld@h
got@tlsld@ha
tlsld
local
IMGREL
PCREL
LO16
HI16
GPREL
GDGOT
LDGOT
GDPLT
LDPLT
IEGOT
FUNCTION
gotpcrel32@lo
gotpcrel32@hi
rel32@lo
rel32@hi
TPREL
DTPREL
dtprel
dtpoff
gotoff
gotrel
gotpcrel
gottpoff
indntpoff
ntpoff
gotntpoff
tlsldm
tpoff
tprel
tlvp
tlvppage
tlvppageoff
page
pageoff
gotpage
gotpageoff
imgrel
secrel32
gdgot
gdplt
iegot
ldgot
ldplt
pcrel
got_prel
expression could not be evaluated
' could not be evaluated in a subtraction expression
Common symbol '
' cannot be used in assignment expr
<MCOperand 
INVALID
Reg:
Imm:
FPImm:
Expr:(
Inst:(
UNDEFINED
<MCInst 
<MCInst #
%lld
-0x%llx
0x%llx
-0%llxh
-%llxh
0%llxh
%llxh
deprecated
__TEXT
__eh_frame
__text
__DATA
__data
__thread_data
__thread_bss
__thread_vars
__thread_init
__cstring
__ustring
__literal4
__literal8
__literal16
__const
__textcoal_nt
__const_coal
__datacoal_nt
__common
__bss
__la_symbol_ptr
__nl_symbol_ptr
__thread_ptr
__gcc_except_tab
__LD
__compact_unwind
__DWARF
__apple_names
names_begin
__apple_objc
objc_begin
__apple_namespac
namespac_begin
__apple_types
types_begin
__debug_abbrev
section_abbrev
__debug_info
section_info
__debug_line
section_line
__debug_frame
__debug_pubnames
__debug_pubtypes
__debug_gnu_pubn
__debug_gnu_pubt
__debug_str
info_string
__debug_loc
section_debug_loc
__debug_aranges
__debug_ranges
debug_range
__debug_macinfo
debug_macinfo
__debug_inlined
__debug_cu_index
__debug_tu_index
__LLVM_STACKMAPS
__llvm_stackmaps
__LLVM_FAULTMAPS
__llvm_faultmaps
.rodata
.tdata
.tbss
.data.rel.ro
.rodata.cst4
.rodata.cst8
.rodata.cst16
.rodata.cst32
.gcc_except_table
.debug_abbrev
.debug_info
.debug_line
.debug_frame
.debug_pubnames
.debug_pubtypes
.debug_gnu_pubnames
.debug_gnu_pubtypes
.debug_str
.debug_loc
.debug_aranges
.debug_ranges
.debug_macinfo
.apple_names
.apple_objc
.apple_namespaces
.apple_types
.debug_info.dwo
.debug_types.dwo
.debug_abbrev.dwo
.debug_str.dwo
.debug_line.dwo
.debug_loc.dwo
.debug_str_offsets.dwo
.debug_addr
.debug_cu_index
.debug_tu_index
.llvm_stackmaps
.llvm_faultmaps
.eh_frame
.rdata
.debug$S
.debug$T
section_info_dwo
section_types_dwo
section_abbrev_dwo
skel_string
skel_loc
addr_sec
.drectve
.pdata
.xdata
.sxdata
.tls$
Cannot initialize MC for non-Windows COFF object files.
Cannot initialize MC for wasm object file format yet.
Cannot initialize MC for unknown object file format.
.debug_types
expected absolute expression
'.fill' directive with negative repeat count has no effect
invalid number of bytes
This file format doesn't support weak aliases.
Cannot evaluate subsection number
Subsection number out of range
target does not implement codeview register mapping
unknown codeview register
sec_end
Mismatched bundle_lock/unlock directives
.text
.data
.bss
.debug
one_only,
discard,
same_size,
same_contents,
associative,
largest,
newest,
,#alloc
,#execinstr
,#write
,#exclude
,#tls
init_array
fini_array
preinit_array
nobits
progbits
unwind
,comdat
,unique,
.subsection
0123456789_.abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ
.section
,none,
regular
S_REGULAR
S_ZEROFILL
cstring_literals
S_CSTRING_LITERALS
4byte_literals
S_4BYTE_LITERALS
8byte_literals
S_8BYTE_LITERALS
literal_pointers
S_LITERAL_POINTERS
non_lazy_symbol_pointers
S_NON_LAZY_SYMBOL_POINTERS
lazy_symbol_pointers
S_LAZY_SYMBOL_POINTERS
symbol_stubs
S_SYMBOL_STUBS
mod_init_funcs
S_MOD_INIT_FUNC_POINTERS
mod_term_funcs
S_MOD_TERM_FUNC_POINTERS
coalesced
S_COALESCED
S_GB_ZEROFILL
interposing
S_INTERPOSING
16byte_literals
S_16BYTE_LITERALS
S_DTRACE_DOF
S_LAZY_DYLIB_SYMBOL_POINTERS
thread_local_regular
S_THREAD_LOCAL_REGULAR
thread_local_zerofill
S_THREAD_LOCAL_ZEROFILL
thread_local_variables
S_THREAD_LOCAL_VARIABLES
thread_local_variable_pointers
S_THREAD_LOCAL_VARIABLE_POINTERS
thread_local_init_function_pointers
S_THREAD_LOCAL_INIT_FUNCTION_POINTERS
pure_instructions
S_ATTR_PURE_INSTRUCTIONS
no_toc
S_ATTR_NO_TOC
strip_static_syms
S_ATTR_STRIP_STATIC_SYMS
no_dead_strip
S_ATTR_NO_DEAD_STRIP
live_support
S_ATTR_LIVE_SUPPORT
self_modifying_code
S_ATTR_SELF_MODIFYING_CODE
debug
S_ATTR_DEBUG
S_ATTR_SOME_INSTRUCTIONS
S_ATTR_EXT_RELOC
S_ATTR_LOC_RELOC
mach-o section specifier requires a segment whose length is between 1 and 16 characters
mach-o section specifier requires a segment and section separated by a comma
mach-o section specifier requires a section whose length is between 1 and 16 characters
mach-o section specifier uses an unknown section type
mach-o section specifier of type 'symbol_stubs' requires a size specifier
mach-o section specifier has invalid attribute
mach-o section specifier cannot have a stub size specified because it does not have type 'symbol_stubs'
mach-o section specifier has a malformed stub size
.seh_* directives are not supported on this target
No open Win64 EH frame function!
Chained unwind areas can't have handlers!
Don't know what kind of handler this is!
If present, PushMachFrame must be the first UOP
Misaligned saved vector register offset!
Misaligned saved register offset!
Allocation size must be non-zero!
Misaligned stack allocation!
Frame register and offset already specified!
Misaligned frame pointer offset!
Frame offset must be less than or equal to 240!
End of a chained region outside a chained region!
Not all chained regions terminated!
Starting a function before ending the previous one!
No open frame
line_table_start
function id not introduced by .cv_func_id or .cv_inline_site_id
all .cv_loc directives for a function must be in the same section
parent function id not introduced by .cv_func_id or .cv_inline_site_id
unsupported directive in streamer
invalid symbol redefinition
EmitRawText called on an MCStreamer that doesn't support it,  something must not be fully mc'ized
Starting a frame before finishing the previous one!
Unfinished frame!
Symbol name with unsupported characters
invalid 'common' alignment '
' for '
unable to evaluate offset for variable '
unable to evaluate offset to undefined symbol '
indirect symbol '
' not in a symbol pointer or stub section
' is not a recognized feature for this target
 (ignoring feature)
help
' is not a recognized processor for this target
 (ignoring processor)
+help
Available CPUs for this target:
Available features for this target:
  %-*s - %s.
Use +feature to enable a feature, or -feature to disable it.
For example, llc -mcpu=mycpu -mattr=+feature1,-feature2
PE COFF object files can't have more than 2147483647 sections
.file
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/
COFF string table is greater than 64 GB.
Missing associated COMDAT section for section 
symbol '
' can not be undefined
assembler label '
' can not be undefined in a subtraction expression
two sections have the same comdat
conflicting sections for symbol
.weak.
.default
alignment is limited to 32-bytes
 -aligncomm:"
ending symbol definition without starting one
symbol type specified outside of a symbol definition
type value '
' out of range
storage class specified outside of symbol definition
storage class value '
starting a new symbol definition without completing the previous one
; Materializable
; Function Attrs: 
define 
hidden 
protected 
dllimport 
dllexport 
 section "
 align 
 gc "
 prefix 
 prologue 
 personality 
; <label>:
<badref>
; Error: Block without parent!
 No predecessors!
 preds = 
<null operand!>
<badref> = 
musttail 
tail 
notail 
 atomic
 weak
 volatile
 <unknown operation 
 xchg
 add
 sub
 and
 nand
 xor
 max
 min
 umax
 umin
    
          cleanup
          catch 
          filter 
 within 
] unwind 
to caller
 void
 from 
 to 
 unwind 
, ...
          to 
inalloca 
swifterror 
, align 
 singlethread
 ; (
not_atomic
unordered
monotonic
consume
acquire
release
acq_rel
seq_cst
 fast
 nnan
 ninf
 nsz
 arcp
 contract
 nuw
 nsw
 exact
 inbounds
; uselistorder directives
uselistorder
_bb 
, { 
 comdat
local_unnamed_addr
unnamed_addr
asm 
sideeffect 
alignstack 
inteldialect 
", "
zeroinitializer
blockaddress(
null
none
undef
inrange 
<placeholder or erroneous Constant>
void
half
float
double
x86_fp80
fp128
ppc_fp128
label
metadata
x86_mmx
token
%"type 
 addrspace(
opaque
fastcc
coldcc
webkit_jscc
anyregcc
preserve_mostcc
preserve_allcc
cxx_fast_tlscc
ghccc
x86_stdcallcc
x86_fastcallcc
x86_thiscallcc
x86_regcallcc
x86_vectorcallcc
intel_ocl_bicc
arm_apcscc
arm_aapcscc
arm_aapcs_vfpcc
msp430_intrcc
avr_intrcc 
avr_signalcc 
ptx_kernel
ptx_device
x86_64_sysvcc
x86_64_win64cc
spir_func
spir_kernel
swiftcc
x86_intrcc
hhvmcc
hhvm_ccc
amdgpu_vs
amdgpu_gs
amdgpu_ps
amdgpu_cs
amdgpu_kernel
available_externally 
linkonce 
linkonce_odr 
weak 
weak_odr 
appending 
internal 
private 
extern_weak 
common 
!<unknown kind #
<empty name> 
source_filename = "
target datalayout = "
target triple = "
module asm "
 = type 
attributes #
 = { 
distinct 
<temporary!> 
!DILocation(
line
column
scope
inlinedAt
!DIExpression(
!DIGlobalVariableExpression(
expr
!GenericDINode(
header
operands: {
!DISubrange(
count
lowerBound
!DIEnumerator(
name
!DIBasicType(
size
encoding
!DIDerivedType(
file
baseType
offset
flags
extraData
dwarfAddressSpace
!DICompositeType(
elements
runtimeLang
vtableHolder
templateParams
identifier
!DISubroutineType(
types
!DIFile(
filename
directory
checksumkind: 
checksum
!DICompileUnit(
language
producer
isOptimized
runtimeVersion
splitDebugFilename
emissionKind
enums
retainedTypes
globals
imports
macros
dwoId
splitDebugInlining
debugInfoForProfiling
!DISubprogram(
linkageName
type
isLocal
isDefinition
scopeLine
containingType
virtuality
virtualIndex
thisAdjustment
unit
declaration
variables
thrownTypes
!DILexicalBlock(
!DILexicalBlockFile(
discriminator
!DINamespace(
exportSymbols
!DIModule(
configMacros
includePath
isysroot
!DITemplateTypeParameter(
!DITemplateValueParameter(
!DIGlobalVariable(
!DILocalVariable(
!DIObjCProperty(
setter
getter
attributes
!DIImportedEntity(
entity
!DIMacro(
type: 
!DIMacroFile(
nodes
tag: 
 = !{
thread_local 
thread_local(localdynamic) 
thread_local(initialexec) 
thread_local(localexec) 
alias 
ifunc 
 <<NULL ALIASEE>>
external 
addrspace(
externally_initialized 
constant 
global 
, section "
 = comdat 
exactmatch
largest
noduplicates
samesize
sanitize_address
alwaysinline
argmemonly
builtin
byval
convergent
swifterror
swiftself
inaccessiblememonly
inaccessiblemem_or_argmemonly
inlinehint
inreg
jumptable
minsize
naked
noalias
nobuiltin
nocapture
noduplicate
noimplicitfloat
nonlazybind
nonnull
noredzone
norecurse
optnone
optsize
writeonly
returns_twice
signext
sspreq
sspstrong
safestack
sanitize_thread
sanitize_memory
uwtable
zeroext
align
alignstack
dereferenceable
dereferenceable_or_null
allocsize(
full-set
empty-set
-m:x
-m:w
-m:o
-m:e
Invalid bit width, must be a 24bit integer
Invalid ABI alignment, must be a 16bit integer
Invalid preferred alignment, must be a 16bit integer
Invalid ABI alignment, must be a power of 2
Invalid preferred alignment, must be a power of 2
Preferred alignment cannot be less than the ABI alignment
Trailing separator in datalayout string
Expected token before separator in datalayout string
not a number, or does not fit in an unsigned int
Address space 0 can never be non-integral
Invalid address space, must be a 24bit integer
Missing size specification for pointer in datalayout string
number of bits must be a byte width multiple
Invalid pointer size of 0 bytes
Missing alignment specification for pointer in datalayout string
Pointer ABI alignment must be a power of 2
Pointer preferred alignment must be a power of 2
Sized aggregate specification in datalayout string
Missing alignment specification in datalayout string
ABI alignment specification must be >0 for non-aggregate types
Zero width native integer type in datalayout string
Unexpected trailing characters after mangling specifier in datalayout string
Expected mangling specifier in datalayout string
Unknown mangling specifier in datalayout string
Unknown mangling in datalayout string
Unknown specifier in datalayout string
llvm.gcov
DIFlagZero
DIFlagPrivate
DIFlagProtected
DIFlagPublic
DIFlagFwdDecl
DIFlagAppleBlock
DIFlagBlockByrefStruct
DIFlagVirtual
DIFlagArtificial
DIFlagExplicit
DIFlagPrototyped
DIFlagObjcClassComplete
DIFlagObjectPointer
DIFlagVector
DIFlagStaticMember
DIFlagLValueReference
DIFlagRValueReference
DIFlagExternalTypeRef
DIFlagSingleInheritance
DIFlagMultipleInheritance
DIFlagVirtualInheritance
DIFlagIntroducedVirtual
DIFlagBitField
DIFlagNoReturn
DIFlagMainSubprogram
DIFlagIndirectVirtualBase
CSK_MD5
CSK_SHA1
CSK_None
NoDebug
FullDebug
LineTablesOnly
 @[ 
 at line 
 (hotness: 
<unknown>
 limit
 of 
 exceeded (
) in 
ignoring invalid debug info in 
Instruction selection used fallback path for 
pass-remarks
pattern
Enable optimization remarks from passes whose name match the given regular expression
pass-remarks-missed
Enable missed optimization remarks from passes whose name match the given regular expression
pass-remarks-analysis
Enable optimization analysis remarks from passes whose name match the given regular expression
Invalid regular expression '
' in -pass-remarks: 
srcloc
String
DominatorTree is not up to date!
Computed:
Actual:
=============================--------------------------------
Inorder PostDominator Tree: 
Inorder Dominator Tree: 
DFSNumbers invalid: 
 slow queries.
 <<exit node>>
Verify dominator info (time consuming)
verify-dom-info
Dominator Tree Construction
domtree
aarch64
amdgcn
hexagon
mips
nvvm
r600
s390
wasm
xcore
not_intrinsic
llvm.addressofreturnaddress
llvm.adjust.trampoline
llvm.annotation
llvm.assume
llvm.bitreverse
llvm.bswap
llvm.canonicalize
llvm.ceil
llvm.clear_cache
llvm.convert.from.fp16
llvm.convert.to.fp16
llvm.copysign
llvm.coro.alloc
llvm.coro.begin
llvm.coro.destroy
llvm.coro.done
llvm.coro.end
llvm.coro.frame
llvm.coro.free
llvm.coro.id
llvm.coro.param
llvm.coro.promise
llvm.coro.resume
llvm.coro.save
llvm.coro.size
llvm.coro.subfn.addr
llvm.coro.suspend
llvm.cos
llvm.ctlz
llvm.ctpop
llvm.cttz
llvm.dbg.declare
llvm.dbg.value
llvm.debugtrap
llvm.donothing
llvm.eh.dwarf.cfa
llvm.eh.exceptioncode
llvm.eh.exceptionpointer
llvm.eh.return.i32
llvm.eh.return.i64
llvm.eh.sjlj.callsite
llvm.eh.sjlj.functioncontext
llvm.eh.sjlj.longjmp
llvm.eh.sjlj.lsda
llvm.eh.sjlj.setjmp
llvm.eh.sjlj.setup.dispatch
llvm.eh.typeid.for
llvm.eh.unwind.init
llvm.exp
llvm.exp2
llvm.expect
llvm.experimental.deoptimize
llvm.experimental.gc.relocate
llvm.experimental.gc.result
llvm.experimental.gc.statepoint
llvm.experimental.guard
llvm.experimental.patchpoint.i64
llvm.experimental.patchpoint.void
llvm.experimental.stackmap
llvm.fabs
llvm.floor
llvm.flt.rounds
llvm.fma
llvm.fmuladd
llvm.frameaddress
llvm.gcread
llvm.gcroot
llvm.gcwrite
llvm.get.dynamic.area.offset
llvm.init.trampoline
llvm.instrprof.increment
llvm.instrprof.increment.step
llvm.instrprof.value.profile
llvm.invariant.end
llvm.invariant.group.barrier
llvm.invariant.start
llvm.lifetime.end
llvm.lifetime.start
llvm.load.relative
llvm.localaddress
llvm.localescape
llvm.localrecover
llvm.log
llvm.log10
llvm.log2
llvm.longjmp
llvm.masked.compressstore
llvm.masked.expandload
llvm.masked.gather
llvm.masked.load
llvm.masked.scatter
llvm.masked.store
llvm.maxnum
llvm.memcpy
llvm.memcpy.element.atomic
llvm.memmove
llvm.memset
llvm.minnum
llvm.nearbyint
llvm.objectsize
llvm.pcmarker
llvm.pow
llvm.powi
llvm.prefetch
llvm.ptr.annotation
llvm.read_register
llvm.readcyclecounter
llvm.returnaddress
llvm.rint
llvm.round
llvm.sadd.with.overflow
llvm.setjmp
llvm.siglongjmp
llvm.sigsetjmp
llvm.sin
llvm.smul.with.overflow
llvm.sqrt
llvm.ssub.with.overflow
llvm.stackguard
llvm.stackprotector
llvm.stackrestore
llvm.stacksave
llvm.thread.pointer
llvm.trap
llvm.trunc
llvm.type.checked.load
llvm.type.test
llvm.uadd.with.overflow
llvm.umul.with.overflow
llvm.usub.with.overflow
llvm.va_copy
llvm.va_end
llvm.va_start
llvm.var.annotation
llvm.write_register
llvm.aarch64.clrex
llvm.aarch64.crc32b
llvm.aarch64.crc32cb
llvm.aarch64.crc32ch
llvm.aarch64.crc32cw
llvm.aarch64.crc32cx
llvm.aarch64.crc32h
llvm.aarch64.crc32w
llvm.aarch64.crc32x
llvm.aarch64.crypto.aesd
llvm.aarch64.crypto.aese
llvm.aarch64.crypto.aesimc
llvm.aarch64.crypto.aesmc
llvm.aarch64.crypto.sha1c
llvm.aarch64.crypto.sha1h
llvm.aarch64.crypto.sha1m
llvm.aarch64.crypto.sha1p
llvm.aarch64.crypto.sha1su0
llvm.aarch64.crypto.sha1su1
llvm.aarch64.crypto.sha256h
llvm.aarch64.crypto.sha256h2
llvm.aarch64.crypto.sha256su0
llvm.aarch64.crypto.sha256su1
llvm.aarch64.dmb
llvm.aarch64.dsb
llvm.aarch64.hint
llvm.aarch64.isb
llvm.aarch64.ldaxp
llvm.aarch64.ldaxr
llvm.aarch64.ldxp
llvm.aarch64.ldxr
llvm.aarch64.neon.abs
llvm.aarch64.neon.addhn
llvm.aarch64.neon.addp
llvm.aarch64.neon.cls
llvm.aarch64.neon.fabd
llvm.aarch64.neon.facge
llvm.aarch64.neon.facgt
llvm.aarch64.neon.faddv
llvm.aarch64.neon.fcvtas
llvm.aarch64.neon.fcvtau
llvm.aarch64.neon.fcvtms
llvm.aarch64.neon.fcvtmu
llvm.aarch64.neon.fcvtns
llvm.aarch64.neon.fcvtnu
llvm.aarch64.neon.fcvtps
llvm.aarch64.neon.fcvtpu
llvm.aarch64.neon.fcvtxn
llvm.aarch64.neon.fcvtzs
llvm.aarch64.neon.fcvtzu
llvm.aarch64.neon.fmax
llvm.aarch64.neon.fmaxnm
llvm.aarch64.neon.fmaxnmp
llvm.aarch64.neon.fmaxnmv
llvm.aarch64.neon.fmaxp
llvm.aarch64.neon.fmaxv
llvm.aarch64.neon.fmin
llvm.aarch64.neon.fminnm
llvm.aarch64.neon.fminnmp
llvm.aarch64.neon.fminnmv
llvm.aarch64.neon.fminp
llvm.aarch64.neon.fminv
llvm.aarch64.neon.fmulx
llvm.aarch64.neon.frecpe
llvm.aarch64.neon.frecps
llvm.aarch64.neon.frecpx
llvm.aarch64.neon.frintn
llvm.aarch64.neon.frsqrte
llvm.aarch64.neon.frsqrts
llvm.aarch64.neon.ld1x2
llvm.aarch64.neon.ld1x3
llvm.aarch64.neon.ld1x4
llvm.aarch64.neon.ld2
llvm.aarch64.neon.ld2lane
llvm.aarch64.neon.ld2r
llvm.aarch64.neon.ld3
llvm.aarch64.neon.ld3lane
llvm.aarch64.neon.ld3r
llvm.aarch64.neon.ld4
llvm.aarch64.neon.ld4lane
llvm.aarch64.neon.ld4r
llvm.aarch64.neon.pmul
llvm.aarch64.neon.pmull
llvm.aarch64.neon.pmull64
llvm.aarch64.neon.raddhn
llvm.aarch64.neon.rbit
llvm.aarch64.neon.rshrn
llvm.aarch64.neon.rsubhn
llvm.aarch64.neon.sabd
llvm.aarch64.neon.saddlp
llvm.aarch64.neon.saddlv
llvm.aarch64.neon.saddv
llvm.aarch64.neon.scalar.sqxtn
llvm.aarch64.neon.scalar.sqxtun
llvm.aarch64.neon.scalar.uqxtn
llvm.aarch64.neon.shadd
llvm.aarch64.neon.shll
llvm.aarch64.neon.shsub
llvm.aarch64.neon.smax
llvm.aarch64.neon.smaxp
llvm.aarch64.neon.smaxv
llvm.aarch64.neon.smin
llvm.aarch64.neon.sminp
llvm.aarch64.neon.sminv
llvm.aarch64.neon.smull
llvm.aarch64.neon.sqabs
llvm.aarch64.neon.sqadd
llvm.aarch64.neon.sqdmulh
llvm.aarch64.neon.sqdmull
llvm.aarch64.neon.sqdmulls.scalar
llvm.aarch64.neon.sqneg
llvm.aarch64.neon.sqrdmulh
llvm.aarch64.neon.sqrshl
llvm.aarch64.neon.sqrshrn
llvm.aarch64.neon.sqrshrun
llvm.aarch64.neon.sqshl
llvm.aarch64.neon.sqshlu
llvm.aarch64.neon.sqshrn
llvm.aarch64.neon.sqshrun
llvm.aarch64.neon.sqsub
llvm.aarch64.neon.sqxtn
llvm.aarch64.neon.sqxtun
llvm.aarch64.neon.srhadd
llvm.aarch64.neon.srshl
llvm.aarch64.neon.sshl
llvm.aarch64.neon.sshll
llvm.aarch64.neon.st1x2
llvm.aarch64.neon.st1x3
llvm.aarch64.neon.st1x4
llvm.aarch64.neon.st2
llvm.aarch64.neon.st2lane
llvm.aarch64.neon.st3
llvm.aarch64.neon.st3lane
llvm.aarch64.neon.st4
llvm.aarch64.neon.st4lane
llvm.aarch64.neon.subhn
llvm.aarch64.neon.suqadd
llvm.aarch64.neon.tbl1
llvm.aarch64.neon.tbl2
llvm.aarch64.neon.tbl3
llvm.aarch64.neon.tbl4
llvm.aarch64.neon.tbx1
llvm.aarch64.neon.tbx2
llvm.aarch64.neon.tbx3
llvm.aarch64.neon.tbx4
llvm.aarch64.neon.uabd
llvm.aarch64.neon.uaddlp
llvm.aarch64.neon.uaddlv
llvm.aarch64.neon.uaddv
llvm.aarch64.neon.uhadd
llvm.aarch64.neon.uhsub
llvm.aarch64.neon.umax
llvm.aarch64.neon.umaxp
llvm.aarch64.neon.umaxv
llvm.aarch64.neon.umin
llvm.aarch64.neon.uminp
llvm.aarch64.neon.uminv
llvm.aarch64.neon.umull
llvm.aarch64.neon.uqadd
llvm.aarch64.neon.uqrshl
llvm.aarch64.neon.uqrshrn
llvm.aarch64.neon.uqshl
llvm.aarch64.neon.uqshrn
llvm.aarch64.neon.uqsub
llvm.aarch64.neon.uqxtn
llvm.aarch64.neon.urecpe
llvm.aarch64.neon.urhadd
llvm.aarch64.neon.urshl
llvm.aarch64.neon.ursqrte
llvm.aarch64.neon.ushl
llvm.aarch64.neon.ushll
llvm.aarch64.neon.usqadd
llvm.aarch64.neon.vcopy.lane
llvm.aarch64.neon.vcvtfp2fxs
llvm.aarch64.neon.vcvtfp2fxu
llvm.aarch64.neon.vcvtfp2hf
llvm.aarch64.neon.vcvtfxs2fp
llvm.aarch64.neon.vcvtfxu2fp
llvm.aarch64.neon.vcvthf2fp
llvm.aarch64.neon.vsli
llvm.aarch64.neon.vsri
llvm.aarch64.sdiv
llvm.aarch64.sisd.fabd
llvm.aarch64.sisd.fcvtxn
llvm.aarch64.stlxp
llvm.aarch64.stlxr
llvm.aarch64.stxp
llvm.aarch64.stxr
llvm.aarch64.udiv
llvm.amdgcn.atomic.dec
llvm.amdgcn.atomic.inc
llvm.amdgcn.buffer.atomic.add
llvm.amdgcn.buffer.atomic.and
llvm.amdgcn.buffer.atomic.cmpswap
llvm.amdgcn.buffer.atomic.or
llvm.amdgcn.buffer.atomic.smax
llvm.amdgcn.buffer.atomic.smin
llvm.amdgcn.buffer.atomic.sub
llvm.amdgcn.buffer.atomic.swap
llvm.amdgcn.buffer.atomic.umax
llvm.amdgcn.buffer.atomic.umin
llvm.amdgcn.buffer.atomic.xor
llvm.amdgcn.buffer.load
llvm.amdgcn.buffer.load.format
llvm.amdgcn.buffer.store
llvm.amdgcn.buffer.store.format
llvm.amdgcn.buffer.wbinvl1
llvm.amdgcn.buffer.wbinvl1.sc
llvm.amdgcn.buffer.wbinvl1.vol
llvm.amdgcn.class
llvm.amdgcn.cos
llvm.amdgcn.cubeid
llvm.amdgcn.cubema
llvm.amdgcn.cubesc
llvm.amdgcn.cubetc
llvm.amdgcn.cvt.pk.u8.f32
llvm.amdgcn.dispatch.id
llvm.amdgcn.dispatch.ptr
llvm.amdgcn.div.fixup
llvm.amdgcn.div.fmas
llvm.amdgcn.div.scale
llvm.amdgcn.ds.bpermute
llvm.amdgcn.ds.permute
llvm.amdgcn.ds.swizzle
llvm.amdgcn.fcmp
llvm.amdgcn.fmul.legacy
llvm.amdgcn.fract
llvm.amdgcn.frexp.exp
llvm.amdgcn.frexp.mant
llvm.amdgcn.groupstaticsize
llvm.amdgcn.icmp
llvm.amdgcn.image.atomic.add
llvm.amdgcn.image.atomic.and
llvm.amdgcn.image.atomic.cmpswap
llvm.amdgcn.image.atomic.dec
llvm.amdgcn.image.atomic.inc
llvm.amdgcn.image.atomic.or
llvm.amdgcn.image.atomic.smax
llvm.amdgcn.image.atomic.smin
llvm.amdgcn.image.atomic.sub
llvm.amdgcn.image.atomic.swap
llvm.amdgcn.image.atomic.umax
llvm.amdgcn.image.atomic.umin
llvm.amdgcn.image.atomic.xor
llvm.amdgcn.image.gather4
llvm.amdgcn.image.gather4.b
llvm.amdgcn.image.gather4.b.cl
llvm.amdgcn.image.gather4.b.cl.o
llvm.amdgcn.image.gather4.b.o
llvm.amdgcn.image.gather4.c
llvm.amdgcn.image.gather4.c.b
llvm.amdgcn.image.gather4.c.b.cl
llvm.amdgcn.image.gather4.c.b.cl.o
llvm.amdgcn.image.gather4.c.b.o
llvm.amdgcn.image.gather4.c.cl
llvm.amdgcn.image.gather4.c.cl.o
llvm.amdgcn.image.gather4.c.l
llvm.amdgcn.image.gather4.c.l.o
llvm.amdgcn.image.gather4.c.lz
llvm.amdgcn.image.gather4.c.lz.o
llvm.amdgcn.image.gather4.c.o
llvm.amdgcn.image.gather4.cl
llvm.amdgcn.image.gather4.cl.o
llvm.amdgcn.image.gather4.l
llvm.amdgcn.image.gather4.l.o
llvm.amdgcn.image.gather4.lz
llvm.amdgcn.image.gather4.lz.o
llvm.amdgcn.image.gather4.o
llvm.amdgcn.image.getlod
llvm.amdgcn.image.getresinfo
llvm.amdgcn.image.load
llvm.amdgcn.image.load.mip
llvm.amdgcn.image.sample
llvm.amdgcn.image.sample.b
llvm.amdgcn.image.sample.b.cl
llvm.amdgcn.image.sample.b.cl.o
llvm.amdgcn.image.sample.b.o
llvm.amdgcn.image.sample.c
llvm.amdgcn.image.sample.c.b
llvm.amdgcn.image.sample.c.b.cl
llvm.amdgcn.image.sample.c.b.cl.o
llvm.amdgcn.image.sample.c.b.o
llvm.amdgcn.image.sample.c.cd
llvm.amdgcn.image.sample.c.cd.cl
llvm.amdgcn.image.sample.c.cd.cl.o
llvm.amdgcn.image.sample.c.cd.o
llvm.amdgcn.image.sample.c.cl
llvm.amdgcn.image.sample.c.cl.o
llvm.amdgcn.image.sample.c.d
llvm.amdgcn.image.sample.c.d.cl
llvm.amdgcn.image.sample.c.d.cl.o
llvm.amdgcn.image.sample.c.d.o
llvm.amdgcn.image.sample.c.l
llvm.amdgcn.image.sample.c.l.o
llvm.amdgcn.image.sample.c.lz
llvm.amdgcn.image.sample.c.lz.o
llvm.amdgcn.image.sample.c.o
llvm.amdgcn.image.sample.cd
llvm.amdgcn.image.sample.cd.cl
llvm.amdgcn.image.sample.cd.cl.o
llvm.amdgcn.image.sample.cd.o
llvm.amdgcn.image.sample.cl
llvm.amdgcn.image.sample.cl.o
llvm.amdgcn.image.sample.d
llvm.amdgcn.image.sample.d.cl
llvm.amdgcn.image.sample.d.cl.o
llvm.amdgcn.image.sample.d.o
llvm.amdgcn.image.sample.l
llvm.amdgcn.image.sample.l.o
llvm.amdgcn.image.sample.lz
llvm.amdgcn.image.sample.lz.o
llvm.amdgcn.image.sample.o
llvm.amdgcn.image.store
llvm.amdgcn.image.store.mip
llvm.amdgcn.implicit.buffer.ptr
llvm.amdgcn.implicitarg.ptr
llvm.amdgcn.interp.mov
llvm.amdgcn.interp.p1
llvm.amdgcn.interp.p2
llvm.amdgcn.kernarg.segment.ptr
llvm.amdgcn.ldexp
llvm.amdgcn.lerp
llvm.amdgcn.log.clamp
llvm.amdgcn.mbcnt.hi
llvm.amdgcn.mbcnt.lo
llvm.amdgcn.mov.dpp
llvm.amdgcn.mqsad.pk.u16.u8
llvm.amdgcn.mqsad.u32.u8
llvm.amdgcn.msad.u8
llvm.amdgcn.ps.live
llvm.amdgcn.qsad.pk.u16.u8
llvm.amdgcn.queue.ptr
llvm.amdgcn.rcp
llvm.amdgcn.rcp.legacy
llvm.amdgcn.readfirstlane
llvm.amdgcn.readlane
llvm.amdgcn.rsq
llvm.amdgcn.rsq.clamp
llvm.amdgcn.rsq.legacy
llvm.amdgcn.s.barrier
llvm.amdgcn.s.dcache.inv
llvm.amdgcn.s.dcache.inv.vol
llvm.amdgcn.s.dcache.wb
llvm.amdgcn.s.dcache.wb.vol
llvm.amdgcn.s.decperflevel
llvm.amdgcn.s.getreg
llvm.amdgcn.s.incperflevel
llvm.amdgcn.s.memrealtime
llvm.amdgcn.s.memtime
llvm.amdgcn.s.sendmsg
llvm.amdgcn.s.sendmsghalt
llvm.amdgcn.s.sleep
llvm.amdgcn.s.waitcnt
llvm.amdgcn.sad.hi.u8
llvm.amdgcn.sad.u16
llvm.amdgcn.sad.u8
llvm.amdgcn.sffbh
llvm.amdgcn.sin
llvm.amdgcn.trig.preop
llvm.amdgcn.wave.barrier
llvm.amdgcn.workgroup.id.x
llvm.amdgcn.workgroup.id.y
llvm.amdgcn.workgroup.id.z
llvm.amdgcn.workitem.id.x
llvm.amdgcn.workitem.id.y
llvm.amdgcn.workitem.id.z
llvm.arm.cdp
llvm.arm.cdp2
llvm.arm.clrex
llvm.arm.crc32b
llvm.arm.crc32cb
llvm.arm.crc32ch
llvm.arm.crc32cw
llvm.arm.crc32h
llvm.arm.crc32w
llvm.arm.dbg
llvm.arm.dmb
llvm.arm.dsb
llvm.arm.get.fpscr
llvm.arm.hint
llvm.arm.isb
llvm.arm.ldaex
llvm.arm.ldaexd
llvm.arm.ldc
llvm.arm.ldc2
llvm.arm.ldc2l
llvm.arm.ldcl
llvm.arm.ldrex
llvm.arm.ldrexd
llvm.arm.mcr
llvm.arm.mcr2
llvm.arm.mcrr
llvm.arm.mcrr2
llvm.arm.mrc
llvm.arm.mrc2
llvm.arm.mrrc
llvm.arm.mrrc2
llvm.arm.neon.aesd
llvm.arm.neon.aese
llvm.arm.neon.aesimc
llvm.arm.neon.aesmc
llvm.arm.neon.sha1c
llvm.arm.neon.sha1h
llvm.arm.neon.sha1m
llvm.arm.neon.sha1p
llvm.arm.neon.sha1su0
llvm.arm.neon.sha1su1
llvm.arm.neon.sha256h
llvm.arm.neon.sha256h2
llvm.arm.neon.sha256su0
llvm.arm.neon.sha256su1
llvm.arm.neon.vabds
llvm.arm.neon.vabdu
llvm.arm.neon.vabs
llvm.arm.neon.vacge
llvm.arm.neon.vacgt
llvm.arm.neon.vbsl
llvm.arm.neon.vcls
llvm.arm.neon.vcvtas
llvm.arm.neon.vcvtau
llvm.arm.neon.vcvtfp2fxs
llvm.arm.neon.vcvtfp2fxu
llvm.arm.neon.vcvtfp2hf
llvm.arm.neon.vcvtfxs2fp
llvm.arm.neon.vcvtfxu2fp
llvm.arm.neon.vcvthf2fp
llvm.arm.neon.vcvtms
llvm.arm.neon.vcvtmu
llvm.arm.neon.vcvtns
llvm.arm.neon.vcvtnu
llvm.arm.neon.vcvtps
llvm.arm.neon.vcvtpu
llvm.arm.neon.vhadds
llvm.arm.neon.vhaddu
llvm.arm.neon.vhsubs
llvm.arm.neon.vhsubu
llvm.arm.neon.vld1
llvm.arm.neon.vld2
llvm.arm.neon.vld2lane
llvm.arm.neon.vld3
llvm.arm.neon.vld3lane
llvm.arm.neon.vld4
llvm.arm.neon.vld4lane
llvm.arm.neon.vmaxnm
llvm.arm.neon.vmaxs
llvm.arm.neon.vmaxu
llvm.arm.neon.vminnm
llvm.arm.neon.vmins
llvm.arm.neon.vminu
llvm.arm.neon.vmullp
llvm.arm.neon.vmulls
llvm.arm.neon.vmullu
llvm.arm.neon.vmulp
llvm.arm.neon.vpadals
llvm.arm.neon.vpadalu
llvm.arm.neon.vpadd
llvm.arm.neon.vpaddls
llvm.arm.neon.vpaddlu
llvm.arm.neon.vpmaxs
llvm.arm.neon.vpmaxu
llvm.arm.neon.vpmins
llvm.arm.neon.vpminu
llvm.arm.neon.vqabs
llvm.arm.neon.vqadds
llvm.arm.neon.vqaddu
llvm.arm.neon.vqdmulh
llvm.arm.neon.vqdmull
llvm.arm.neon.vqmovns
llvm.arm.neon.vqmovnsu
llvm.arm.neon.vqmovnu
llvm.arm.neon.vqneg
llvm.arm.neon.vqrdmulh
llvm.arm.neon.vqrshiftns
llvm.arm.neon.vqrshiftnsu
llvm.arm.neon.vqrshiftnu
llvm.arm.neon.vqrshifts
llvm.arm.neon.vqrshiftu
llvm.arm.neon.vqshiftns
llvm.arm.neon.vqshiftnsu
llvm.arm.neon.vqshiftnu
llvm.arm.neon.vqshifts
llvm.arm.neon.vqshiftsu
llvm.arm.neon.vqshiftu
llvm.arm.neon.vqsubs
llvm.arm.neon.vqsubu
llvm.arm.neon.vraddhn
llvm.arm.neon.vrecpe
llvm.arm.neon.vrecps
llvm.arm.neon.vrhadds
llvm.arm.neon.vrhaddu
llvm.arm.neon.vrinta
llvm.arm.neon.vrintm
llvm.arm.neon.vrintn
llvm.arm.neon.vrintp
llvm.arm.neon.vrintx
llvm.arm.neon.vrintz
llvm.arm.neon.vrshiftn
llvm.arm.neon.vrshifts
llvm.arm.neon.vrshiftu
llvm.arm.neon.vrsqrte
llvm.arm.neon.vrsqrts
llvm.arm.neon.vrsubhn
llvm.arm.neon.vshiftins
llvm.arm.neon.vshifts
llvm.arm.neon.vshiftu
llvm.arm.neon.vst1
llvm.arm.neon.vst2
llvm.arm.neon.vst2lane
llvm.arm.neon.vst3
llvm.arm.neon.vst3lane
llvm.arm.neon.vst4
llvm.arm.neon.vst4lane
llvm.arm.neon.vtbl1
llvm.arm.neon.vtbl2
llvm.arm.neon.vtbl3
llvm.arm.neon.vtbl4
llvm.arm.neon.vtbx1
llvm.arm.neon.vtbx2
llvm.arm.neon.vtbx3
llvm.arm.neon.vtbx4
llvm.arm.qadd
llvm.arm.qsub
llvm.arm.set.fpscr
llvm.arm.space
llvm.arm.ssat
llvm.arm.stc
llvm.arm.stc2
llvm.arm.stc2l
llvm.arm.stcl
llvm.arm.stlex
llvm.arm.stlexd
llvm.arm.strex
llvm.arm.strexd
llvm.arm.undefined
llvm.arm.usat
llvm.arm.vcvtr
llvm.arm.vcvtru
llvm.bpf.load.byte
llvm.bpf.load.half
llvm.bpf.load.word
llvm.bpf.pseudo
llvm.hexagon.A2.abs
llvm.hexagon.A2.absp
llvm.hexagon.A2.abssat
llvm.hexagon.A2.add
llvm.hexagon.A2.addh.h16.hh
llvm.hexagon.A2.addh.h16.hl
llvm.hexagon.A2.addh.h16.lh
llvm.hexagon.A2.addh.h16.ll
llvm.hexagon.A2.addh.h16.sat.hh
llvm.hexagon.A2.addh.h16.sat.hl
llvm.hexagon.A2.addh.h16.sat.lh
llvm.hexagon.A2.addh.h16.sat.ll
llvm.hexagon.A2.addh.l16.hl
llvm.hexagon.A2.addh.l16.ll
llvm.hexagon.A2.addh.l16.sat.hl
llvm.hexagon.A2.addh.l16.sat.ll
llvm.hexagon.A2.addi
llvm.hexagon.A2.addp
llvm.hexagon.A2.addpsat
llvm.hexagon.A2.addsat
llvm.hexagon.A2.addsp
llvm.hexagon.A2.and
llvm.hexagon.A2.andir
llvm.hexagon.A2.andp
llvm.hexagon.A2.aslh
llvm.hexagon.A2.asrh
llvm.hexagon.A2.combine.hh
llvm.hexagon.A2.combine.hl
llvm.hexagon.A2.combine.lh
llvm.hexagon.A2.combine.ll
llvm.hexagon.A2.combineii
llvm.hexagon.A2.combinew
llvm.hexagon.A2.max
llvm.hexagon.A2.maxp
llvm.hexagon.A2.maxu
llvm.hexagon.A2.maxup
llvm.hexagon.A2.min
llvm.hexagon.A2.minp
llvm.hexagon.A2.minu
llvm.hexagon.A2.minup
llvm.hexagon.A2.neg
llvm.hexagon.A2.negp
llvm.hexagon.A2.negsat
llvm.hexagon.A2.not
llvm.hexagon.A2.notp
llvm.hexagon.A2.or
llvm.hexagon.A2.orir
llvm.hexagon.A2.orp
llvm.hexagon.A2.roundsat
llvm.hexagon.A2.sat
llvm.hexagon.A2.satb
llvm.hexagon.A2.sath
llvm.hexagon.A2.satub
llvm.hexagon.A2.satuh
llvm.hexagon.A2.sub
llvm.hexagon.A2.subh.h16.hh
llvm.hexagon.A2.subh.h16.hl
llvm.hexagon.A2.subh.h16.lh
llvm.hexagon.A2.subh.h16.ll
llvm.hexagon.A2.subh.h16.sat.hh
llvm.hexagon.A2.subh.h16.sat.hl
llvm.hexagon.A2.subh.h16.sat.lh
llvm.hexagon.A2.subh.h16.sat.ll
llvm.hexagon.A2.subh.l16.hl
llvm.hexagon.A2.subh.l16.ll
llvm.hexagon.A2.subh.l16.sat.hl
llvm.hexagon.A2.subh.l16.sat.ll
llvm.hexagon.A2.subp
llvm.hexagon.A2.subri
llvm.hexagon.A2.subsat
llvm.hexagon.A2.svaddh
llvm.hexagon.A2.svaddhs
llvm.hexagon.A2.svadduhs
llvm.hexagon.A2.svavgh
llvm.hexagon.A2.svavghs
llvm.hexagon.A2.svnavgh
llvm.hexagon.A2.svsubh
llvm.hexagon.A2.svsubhs
llvm.hexagon.A2.svsubuhs
llvm.hexagon.A2.swiz
llvm.hexagon.A2.sxtb
llvm.hexagon.A2.sxth
llvm.hexagon.A2.sxtw
llvm.hexagon.A2.tfr
llvm.hexagon.A2.tfrih
llvm.hexagon.A2.tfril
llvm.hexagon.A2.tfrp
llvm.hexagon.A2.tfrpi
llvm.hexagon.A2.tfrsi
llvm.hexagon.A2.vabsh
llvm.hexagon.A2.vabshsat
llvm.hexagon.A2.vabsw
llvm.hexagon.A2.vabswsat
llvm.hexagon.A2.vaddb.map
llvm.hexagon.A2.vaddh
llvm.hexagon.A2.vaddhs
llvm.hexagon.A2.vaddub
llvm.hexagon.A2.vaddubs
llvm.hexagon.A2.vadduhs
llvm.hexagon.A2.vaddw
llvm.hexagon.A2.vaddws
llvm.hexagon.A2.vavgh
llvm.hexagon.A2.vavghcr
llvm.hexagon.A2.vavghr
llvm.hexagon.A2.vavgub
llvm.hexagon.A2.vavgubr
llvm.hexagon.A2.vavguh
llvm.hexagon.A2.vavguhr
llvm.hexagon.A2.vavguw
llvm.hexagon.A2.vavguwr
llvm.hexagon.A2.vavgw
llvm.hexagon.A2.vavgwcr
llvm.hexagon.A2.vavgwr
llvm.hexagon.A2.vcmpbeq
llvm.hexagon.A2.vcmpbgtu
llvm.hexagon.A2.vcmpheq
llvm.hexagon.A2.vcmphgt
llvm.hexagon.A2.vcmphgtu
llvm.hexagon.A2.vcmpweq
llvm.hexagon.A2.vcmpwgt
llvm.hexagon.A2.vcmpwgtu
llvm.hexagon.A2.vconj
llvm.hexagon.A2.vmaxb
llvm.hexagon.A2.vmaxh
llvm.hexagon.A2.vmaxub
llvm.hexagon.A2.vmaxuh
llvm.hexagon.A2.vmaxuw
llvm.hexagon.A2.vmaxw
llvm.hexagon.A2.vminb
llvm.hexagon.A2.vminh
llvm.hexagon.A2.vminub
llvm.hexagon.A2.vminuh
llvm.hexagon.A2.vminuw
llvm.hexagon.A2.vminw
llvm.hexagon.A2.vnavgh
llvm.hexagon.A2.vnavghcr
llvm.hexagon.A2.vnavghr
llvm.hexagon.A2.vnavgw
llvm.hexagon.A2.vnavgwcr
llvm.hexagon.A2.vnavgwr
llvm.hexagon.A2.vraddub
llvm.hexagon.A2.vraddub.acc
llvm.hexagon.A2.vrsadub
llvm.hexagon.A2.vrsadub.acc
llvm.hexagon.A2.vsubb.map
llvm.hexagon.A2.vsubh
llvm.hexagon.A2.vsubhs
llvm.hexagon.A2.vsubub
llvm.hexagon.A2.vsububs
llvm.hexagon.A2.vsubuhs
llvm.hexagon.A2.vsubw
llvm.hexagon.A2.vsubws
llvm.hexagon.A2.xor
llvm.hexagon.A2.xorp
llvm.hexagon.A2.zxtb
llvm.hexagon.A2.zxth
llvm.hexagon.A4.andn
llvm.hexagon.A4.andnp
llvm.hexagon.A4.bitsplit
llvm.hexagon.A4.bitspliti
llvm.hexagon.A4.boundscheck
llvm.hexagon.A4.cmpbeq
llvm.hexagon.A4.cmpbeqi
llvm.hexagon.A4.cmpbgt
llvm.hexagon.A4.cmpbgti
llvm.hexagon.A4.cmpbgtu
llvm.hexagon.A4.cmpbgtui
llvm.hexagon.A4.cmpheq
llvm.hexagon.A4.cmpheqi
llvm.hexagon.A4.cmphgt
llvm.hexagon.A4.cmphgti
llvm.hexagon.A4.cmphgtu
llvm.hexagon.A4.cmphgtui
llvm.hexagon.A4.combineir
llvm.hexagon.A4.combineri
llvm.hexagon.A4.cround.ri
llvm.hexagon.A4.cround.rr
llvm.hexagon.A4.modwrapu
llvm.hexagon.A4.orn
llvm.hexagon.A4.ornp
llvm.hexagon.A4.rcmpeq
llvm.hexagon.A4.rcmpeqi
llvm.hexagon.A4.rcmpneq
llvm.hexagon.A4.rcmpneqi
llvm.hexagon.A4.round.ri
llvm.hexagon.A4.round.ri.sat
llvm.hexagon.A4.round.rr
llvm.hexagon.A4.round.rr.sat
llvm.hexagon.A4.tlbmatch
llvm.hexagon.A4.vcmpbeq.any
llvm.hexagon.A4.vcmpbeqi
llvm.hexagon.A4.vcmpbgt
llvm.hexagon.A4.vcmpbgti
llvm.hexagon.A4.vcmpbgtui
llvm.hexagon.A4.vcmpheqi
llvm.hexagon.A4.vcmphgti
llvm.hexagon.A4.vcmphgtui
llvm.hexagon.A4.vcmpweqi
llvm.hexagon.A4.vcmpwgti
llvm.hexagon.A4.vcmpwgtui
llvm.hexagon.A4.vrmaxh
llvm.hexagon.A4.vrmaxuh
llvm.hexagon.A4.vrmaxuw
llvm.hexagon.A4.vrmaxw
llvm.hexagon.A4.vrminh
llvm.hexagon.A4.vrminuh
llvm.hexagon.A4.vrminuw
llvm.hexagon.A4.vrminw
llvm.hexagon.A5.vaddhubs
llvm.hexagon.C2.all8
llvm.hexagon.C2.and
llvm.hexagon.C2.andn
llvm.hexagon.C2.any8
llvm.hexagon.C2.bitsclr
llvm.hexagon.C2.bitsclri
llvm.hexagon.C2.bitsset
llvm.hexagon.C2.cmpeq
llvm.hexagon.C2.cmpeqi
llvm.hexagon.C2.cmpeqp
llvm.hexagon.C2.cmpgei
llvm.hexagon.C2.cmpgeui
llvm.hexagon.C2.cmpgt
llvm.hexagon.C2.cmpgti
llvm.hexagon.C2.cmpgtp
llvm.hexagon.C2.cmpgtu
llvm.hexagon.C2.cmpgtui
llvm.hexagon.C2.cmpgtup
llvm.hexagon.C2.cmplt
llvm.hexagon.C2.cmpltu
llvm.hexagon.C2.mask
llvm.hexagon.C2.mux
llvm.hexagon.C2.muxii
llvm.hexagon.C2.muxir
llvm.hexagon.C2.muxri
llvm.hexagon.C2.not
llvm.hexagon.C2.or
llvm.hexagon.C2.orn
llvm.hexagon.C2.pxfer.map
llvm.hexagon.C2.tfrpr
llvm.hexagon.C2.tfrrp
llvm.hexagon.C2.vitpack
llvm.hexagon.C2.vmux
llvm.hexagon.C2.xor
llvm.hexagon.C4.and.and
llvm.hexagon.C4.and.andn
llvm.hexagon.C4.and.or
llvm.hexagon.C4.and.orn
llvm.hexagon.C4.cmplte
llvm.hexagon.C4.cmpltei
llvm.hexagon.C4.cmplteu
llvm.hexagon.C4.cmplteui
llvm.hexagon.C4.cmpneq
llvm.hexagon.C4.cmpneqi
llvm.hexagon.C4.fastcorner9
llvm.hexagon.C4.fastcorner9.not
llvm.hexagon.C4.nbitsclr
llvm.hexagon.C4.nbitsclri
llvm.hexagon.C4.nbitsset
llvm.hexagon.C4.or.and
llvm.hexagon.C4.or.andn
llvm.hexagon.C4.or.or
llvm.hexagon.C4.or.orn
llvm.hexagon.F2.conv.d2df
llvm.hexagon.F2.conv.d2sf
llvm.hexagon.F2.conv.df2d
llvm.hexagon.F2.conv.df2d.chop
llvm.hexagon.F2.conv.df2sf
llvm.hexagon.F2.conv.df2ud
llvm.hexagon.F2.conv.df2ud.chop
llvm.hexagon.F2.conv.df2uw
llvm.hexagon.F2.conv.df2uw.chop
llvm.hexagon.F2.conv.df2w
llvm.hexagon.F2.conv.df2w.chop
llvm.hexagon.F2.conv.sf2d
llvm.hexagon.F2.conv.sf2d.chop
llvm.hexagon.F2.conv.sf2df
llvm.hexagon.F2.conv.sf2ud
llvm.hexagon.F2.conv.sf2ud.chop
llvm.hexagon.F2.conv.sf2uw
llvm.hexagon.F2.conv.sf2uw.chop
llvm.hexagon.F2.conv.sf2w
llvm.hexagon.F2.conv.sf2w.chop
llvm.hexagon.F2.conv.ud2df
llvm.hexagon.F2.conv.ud2sf
llvm.hexagon.F2.conv.uw2df
llvm.hexagon.F2.conv.uw2sf
llvm.hexagon.F2.conv.w2df
llvm.hexagon.F2.conv.w2sf
llvm.hexagon.F2.dfclass
llvm.hexagon.F2.dfcmpeq
llvm.hexagon.F2.dfcmpge
llvm.hexagon.F2.dfcmpgt
llvm.hexagon.F2.dfcmpuo
llvm.hexagon.F2.dfimm.n
llvm.hexagon.F2.dfimm.p
llvm.hexagon.F2.sfadd
llvm.hexagon.F2.sfclass
llvm.hexagon.F2.sfcmpeq
llvm.hexagon.F2.sfcmpge
llvm.hexagon.F2.sfcmpgt
llvm.hexagon.F2.sfcmpuo
llvm.hexagon.F2.sffixupd
llvm.hexagon.F2.sffixupn
llvm.hexagon.F2.sffixupr
llvm.hexagon.F2.sffma
llvm.hexagon.F2.sffma.lib
llvm.hexagon.F2.sffma.sc
llvm.hexagon.F2.sffms
llvm.hexagon.F2.sffms.lib
llvm.hexagon.F2.sfimm.n
llvm.hexagon.F2.sfimm.p
llvm.hexagon.F2.sfmax
llvm.hexagon.F2.sfmin
llvm.hexagon.F2.sfmpy
llvm.hexagon.F2.sfsub
llvm.hexagon.L2.loadw.locked
llvm.hexagon.L4.loadd.locked
llvm.hexagon.M2.acci
llvm.hexagon.M2.accii
llvm.hexagon.M2.cmaci.s0
llvm.hexagon.M2.cmacr.s0
llvm.hexagon.M2.cmacs.s0
llvm.hexagon.M2.cmacs.s1
llvm.hexagon.M2.cmacsc.s0
llvm.hexagon.M2.cmacsc.s1
llvm.hexagon.M2.cmpyi.s0
llvm.hexagon.M2.cmpyr.s0
llvm.hexagon.M2.cmpyrs.s0
llvm.hexagon.M2.cmpyrs.s1
llvm.hexagon.M2.cmpyrsc.s0
llvm.hexagon.M2.cmpyrsc.s1
llvm.hexagon.M2.cmpys.s0
llvm.hexagon.M2.cmpys.s1
llvm.hexagon.M2.cmpysc.s0
llvm.hexagon.M2.cmpysc.s1
llvm.hexagon.M2.cnacs.s0
llvm.hexagon.M2.cnacs.s1
llvm.hexagon.M2.cnacsc.s0
llvm.hexagon.M2.cnacsc.s1
llvm.hexagon.M2.dpmpyss.acc.s0
llvm.hexagon.M2.dpmpyss.nac.s0
llvm.hexagon.M2.dpmpyss.rnd.s0
llvm.hexagon.M2.dpmpyss.s0
llvm.hexagon.M2.dpmpyuu.acc.s0
llvm.hexagon.M2.dpmpyuu.nac.s0
llvm.hexagon.M2.dpmpyuu.s0
llvm.hexagon.M2.hmmpyh.rs1
llvm.hexagon.M2.hmmpyh.s1
llvm.hexagon.M2.hmmpyl.rs1
llvm.hexagon.M2.hmmpyl.s1
llvm.hexagon.M2.maci
llvm.hexagon.M2.macsin
llvm.hexagon.M2.macsip
llvm.hexagon.M2.mmachs.rs0
llvm.hexagon.M2.mmachs.rs1
llvm.hexagon.M2.mmachs.s0
llvm.hexagon.M2.mmachs.s1
llvm.hexagon.M2.mmacls.rs0
llvm.hexagon.M2.mmacls.rs1
llvm.hexagon.M2.mmacls.s0
llvm.hexagon.M2.mmacls.s1
llvm.hexagon.M2.mmacuhs.rs0
llvm.hexagon.M2.mmacuhs.rs1
llvm.hexagon.M2.mmacuhs.s0
llvm.hexagon.M2.mmacuhs.s1
llvm.hexagon.M2.mmaculs.rs0
llvm.hexagon.M2.mmaculs.rs1
llvm.hexagon.M2.mmaculs.s0
llvm.hexagon.M2.mmaculs.s1
llvm.hexagon.M2.mmpyh.rs0
llvm.hexagon.M2.mmpyh.rs1
llvm.hexagon.M2.mmpyh.s0
llvm.hexagon.M2.mmpyh.s1
llvm.hexagon.M2.mmpyl.rs0
llvm.hexagon.M2.mmpyl.rs1
llvm.hexagon.M2.mmpyl.s0
llvm.hexagon.M2.mmpyl.s1
llvm.hexagon.M2.mmpyuh.rs0
llvm.hexagon.M2.mmpyuh.rs1
llvm.hexagon.M2.mmpyuh.s0
llvm.hexagon.M2.mmpyuh.s1
llvm.hexagon.M2.mmpyul.rs0
llvm.hexagon.M2.mmpyul.rs1
llvm.hexagon.M2.mmpyul.s0
llvm.hexagon.M2.mmpyul.s1
llvm.hexagon.M2.mpy.acc.hh.s0
llvm.hexagon.M2.mpy.acc.hh.s1
llvm.hexagon.M2.mpy.acc.hl.s0
llvm.hexagon.M2.mpy.acc.hl.s1
llvm.hexagon.M2.mpy.acc.lh.s0
llvm.hexagon.M2.mpy.acc.lh.s1
llvm.hexagon.M2.mpy.acc.ll.s0
llvm.hexagon.M2.mpy.acc.ll.s1
llvm.hexagon.M2.mpy.acc.sat.hh.s0
llvm.hexagon.M2.mpy.acc.sat.hh.s1
llvm.hexagon.M2.mpy.acc.sat.hl.s0
llvm.hexagon.M2.mpy.acc.sat.hl.s1
llvm.hexagon.M2.mpy.acc.sat.lh.s0
llvm.hexagon.M2.mpy.acc.sat.lh.s1
llvm.hexagon.M2.mpy.acc.sat.ll.s0
llvm.hexagon.M2.mpy.acc.sat.ll.s1
llvm.hexagon.M2.mpy.hh.s0
llvm.hexagon.M2.mpy.hh.s1
llvm.hexagon.M2.mpy.hl.s0
llvm.hexagon.M2.mpy.hl.s1
llvm.hexagon.M2.mpy.lh.s0
llvm.hexagon.M2.mpy.lh.s1
llvm.hexagon.M2.mpy.ll.s0
llvm.hexagon.M2.mpy.ll.s1
llvm.hexagon.M2.mpy.nac.hh.s0
llvm.hexagon.M2.mpy.nac.hh.s1
llvm.hexagon.M2.mpy.nac.hl.s0
llvm.hexagon.M2.mpy.nac.hl.s1
llvm.hexagon.M2.mpy.nac.lh.s0
llvm.hexagon.M2.mpy.nac.lh.s1
llvm.hexagon.M2.mpy.nac.ll.s0
llvm.hexagon.M2.mpy.nac.ll.s1
llvm.hexagon.M2.mpy.nac.sat.hh.s0
llvm.hexagon.M2.mpy.nac.sat.hh.s1
llvm.hexagon.M2.mpy.nac.sat.hl.s0
llvm.hexagon.M2.mpy.nac.sat.hl.s1
llvm.hexagon.M2.mpy.nac.sat.lh.s0
llvm.hexagon.M2.mpy.nac.sat.lh.s1
llvm.hexagon.M2.mpy.nac.sat.ll.s0
llvm.hexagon.M2.mpy.nac.sat.ll.s1
llvm.hexagon.M2.mpy.rnd.hh.s0
llvm.hexagon.M2.mpy.rnd.hh.s1
llvm.hexagon.M2.mpy.rnd.hl.s0
llvm.hexagon.M2.mpy.rnd.hl.s1
llvm.hexagon.M2.mpy.rnd.lh.s0
llvm.hexagon.M2.mpy.rnd.lh.s1
llvm.hexagon.M2.mpy.rnd.ll.s0
llvm.hexagon.M2.mpy.rnd.ll.s1
llvm.hexagon.M2.mpy.sat.hh.s0
llvm.hexagon.M2.mpy.sat.hh.s1
llvm.hexagon.M2.mpy.sat.hl.s0
llvm.hexagon.M2.mpy.sat.hl.s1
llvm.hexagon.M2.mpy.sat.lh.s0
llvm.hexagon.M2.mpy.sat.lh.s1
llvm.hexagon.M2.mpy.sat.ll.s0
llvm.hexagon.M2.mpy.sat.ll.s1
llvm.hexagon.M2.mpy.sat.rnd.hh.s0
llvm.hexagon.M2.mpy.sat.rnd.hh.s1
llvm.hexagon.M2.mpy.sat.rnd.hl.s0
llvm.hexagon.M2.mpy.sat.rnd.hl.s1
llvm.hexagon.M2.mpy.sat.rnd.lh.s0
llvm.hexagon.M2.mpy.sat.rnd.lh.s1
llvm.hexagon.M2.mpy.sat.rnd.ll.s0
llvm.hexagon.M2.mpy.sat.rnd.ll.s1
llvm.hexagon.M2.mpy.up
llvm.hexagon.M2.mpy.up.s1
llvm.hexagon.M2.mpy.up.s1.sat
llvm.hexagon.M2.mpyd.acc.hh.s0
llvm.hexagon.M2.mpyd.acc.hh.s1
llvm.hexagon.M2.mpyd.acc.hl.s0
llvm.hexagon.M2.mpyd.acc.hl.s1
llvm.hexagon.M2.mpyd.acc.lh.s0
llvm.hexagon.M2.mpyd.acc.lh.s1
llvm.hexagon.M2.mpyd.acc.ll.s0
llvm.hexagon.M2.mpyd.acc.ll.s1
llvm.hexagon.M2.mpyd.hh.s0
llvm.hexagon.M2.mpyd.hh.s1
llvm.hexagon.M2.mpyd.hl.s0
llvm.hexagon.M2.mpyd.hl.s1
llvm.hexagon.M2.mpyd.lh.s0
llvm.hexagon.M2.mpyd.lh.s1
llvm.hexagon.M2.mpyd.ll.s0
llvm.hexagon.M2.mpyd.ll.s1
llvm.hexagon.M2.mpyd.nac.hh.s0
llvm.hexagon.M2.mpyd.nac.hh.s1
llvm.hexagon.M2.mpyd.nac.hl.s0
llvm.hexagon.M2.mpyd.nac.hl.s1
llvm.hexagon.M2.mpyd.nac.lh.s0
llvm.hexagon.M2.mpyd.nac.lh.s1
llvm.hexagon.M2.mpyd.nac.ll.s0
llvm.hexagon.M2.mpyd.nac.ll.s1
llvm.hexagon.M2.mpyd.rnd.hh.s0
llvm.hexagon.M2.mpyd.rnd.hh.s1
llvm.hexagon.M2.mpyd.rnd.hl.s0
llvm.hexagon.M2.mpyd.rnd.hl.s1
llvm.hexagon.M2.mpyd.rnd.lh.s0
llvm.hexagon.M2.mpyd.rnd.lh.s1
llvm.hexagon.M2.mpyd.rnd.ll.s0
llvm.hexagon.M2.mpyd.rnd.ll.s1
llvm.hexagon.M2.mpyi
llvm.hexagon.M2.mpysmi
llvm.hexagon.M2.mpysu.up
llvm.hexagon.M2.mpyu.acc.hh.s0
llvm.hexagon.M2.mpyu.acc.hh.s1
llvm.hexagon.M2.mpyu.acc.hl.s0
llvm.hexagon.M2.mpyu.acc.hl.s1
llvm.hexagon.M2.mpyu.acc.lh.s0
llvm.hexagon.M2.mpyu.acc.lh.s1
llvm.hexagon.M2.mpyu.acc.ll.s0
llvm.hexagon.M2.mpyu.acc.ll.s1
llvm.hexagon.M2.mpyu.hh.s0
llvm.hexagon.M2.mpyu.hh.s1
llvm.hexagon.M2.mpyu.hl.s0
llvm.hexagon.M2.mpyu.hl.s1
llvm.hexagon.M2.mpyu.lh.s0
llvm.hexagon.M2.mpyu.lh.s1
llvm.hexagon.M2.mpyu.ll.s0
llvm.hexagon.M2.mpyu.ll.s1
llvm.hexagon.M2.mpyu.nac.hh.s0
llvm.hexagon.M2.mpyu.nac.hh.s1
llvm.hexagon.M2.mpyu.nac.hl.s0
llvm.hexagon.M2.mpyu.nac.hl.s1
llvm.hexagon.M2.mpyu.nac.lh.s0
llvm.hexagon.M2.mpyu.nac.lh.s1
llvm.hexagon.M2.mpyu.nac.ll.s0
llvm.hexagon.M2.mpyu.nac.ll.s1
llvm.hexagon.M2.mpyu.up
llvm.hexagon.M2.mpyud.acc.hh.s0
llvm.hexagon.M2.mpyud.acc.hh.s1
llvm.hexagon.M2.mpyud.acc.hl.s0
llvm.hexagon.M2.mpyud.acc.hl.s1
llvm.hexagon.M2.mpyud.acc.lh.s0
llvm.hexagon.M2.mpyud.acc.lh.s1
llvm.hexagon.M2.mpyud.acc.ll.s0
llvm.hexagon.M2.mpyud.acc.ll.s1
llvm.hexagon.M2.mpyud.hh.s0
llvm.hexagon.M2.mpyud.hh.s1
llvm.hexagon.M2.mpyud.hl.s0
llvm.hexagon.M2.mpyud.hl.s1
llvm.hexagon.M2.mpyud.lh.s0
llvm.hexagon.M2.mpyud.lh.s1
llvm.hexagon.M2.mpyud.ll.s0
llvm.hexagon.M2.mpyud.ll.s1
llvm.hexagon.M2.mpyud.nac.hh.s0
llvm.hexagon.M2.mpyud.nac.hh.s1
llvm.hexagon.M2.mpyud.nac.hl.s0
llvm.hexagon.M2.mpyud.nac.hl.s1
llvm.hexagon.M2.mpyud.nac.lh.s0
llvm.hexagon.M2.mpyud.nac.lh.s1
llvm.hexagon.M2.mpyud.nac.ll.s0
llvm.hexagon.M2.mpyud.nac.ll.s1
llvm.hexagon.M2.mpyui
llvm.hexagon.M2.nacci
llvm.hexagon.M2.naccii
llvm.hexagon.M2.subacc
llvm.hexagon.M2.vabsdiffh
llvm.hexagon.M2.vabsdiffw
llvm.hexagon.M2.vcmac.s0.sat.i
llvm.hexagon.M2.vcmac.s0.sat.r
llvm.hexagon.M2.vcmpy.s0.sat.i
llvm.hexagon.M2.vcmpy.s0.sat.r
llvm.hexagon.M2.vcmpy.s1.sat.i
llvm.hexagon.M2.vcmpy.s1.sat.r
llvm.hexagon.M2.vdmacs.s0
llvm.hexagon.M2.vdmacs.s1
llvm.hexagon.M2.vdmpyrs.s0
llvm.hexagon.M2.vdmpyrs.s1
llvm.hexagon.M2.vdmpys.s0
llvm.hexagon.M2.vdmpys.s1
llvm.hexagon.M2.vmac2
llvm.hexagon.M2.vmac2es
llvm.hexagon.M2.vmac2es.s0
llvm.hexagon.M2.vmac2es.s1
llvm.hexagon.M2.vmac2s.s0
llvm.hexagon.M2.vmac2s.s1
llvm.hexagon.M2.vmac2su.s0
llvm.hexagon.M2.vmac2su.s1
llvm.hexagon.M2.vmpy2es.s0
llvm.hexagon.M2.vmpy2es.s1
llvm.hexagon.M2.vmpy2s.s0
llvm.hexagon.M2.vmpy2s.s0pack
llvm.hexagon.M2.vmpy2s.s1
llvm.hexagon.M2.vmpy2s.s1pack
llvm.hexagon.M2.vmpy2su.s0
llvm.hexagon.M2.vmpy2su.s1
llvm.hexagon.M2.vraddh
llvm.hexagon.M2.vradduh
llvm.hexagon.M2.vrcmaci.s0
llvm.hexagon.M2.vrcmaci.s0c
llvm.hexagon.M2.vrcmacr.s0
llvm.hexagon.M2.vrcmacr.s0c
llvm.hexagon.M2.vrcmpyi.s0
llvm.hexagon.M2.vrcmpyi.s0c
llvm.hexagon.M2.vrcmpyr.s0
llvm.hexagon.M2.vrcmpyr.s0c
llvm.hexagon.M2.vrcmpys.acc.s1
llvm.hexagon.M2.vrcmpys.s1
llvm.hexagon.M2.vrcmpys.s1rp
llvm.hexagon.M2.vrmac.s0
llvm.hexagon.M2.vrmpy.s0
llvm.hexagon.M2.xor.xacc
llvm.hexagon.M4.and.and
llvm.hexagon.M4.and.andn
llvm.hexagon.M4.and.or
llvm.hexagon.M4.and.xor
llvm.hexagon.M4.cmpyi.wh
llvm.hexagon.M4.cmpyi.whc
llvm.hexagon.M4.cmpyr.wh
llvm.hexagon.M4.cmpyr.whc
llvm.hexagon.M4.mac.up.s1.sat
llvm.hexagon.M4.mpyri.addi
llvm.hexagon.M4.mpyri.addr
llvm.hexagon.M4.mpyri.addr.u2
llvm.hexagon.M4.mpyrr.addi
llvm.hexagon.M4.mpyrr.addr
llvm.hexagon.M4.nac.up.s1.sat
llvm.hexagon.M4.or.and
llvm.hexagon.M4.or.andn
llvm.hexagon.M4.or.or
llvm.hexagon.M4.or.xor
llvm.hexagon.M4.pmpyw
llvm.hexagon.M4.pmpyw.acc
llvm.hexagon.M4.vpmpyh
llvm.hexagon.M4.vpmpyh.acc
llvm.hexagon.M4.vrmpyeh.acc.s0
llvm.hexagon.M4.vrmpyeh.acc.s1
llvm.hexagon.M4.vrmpyeh.s0
llvm.hexagon.M4.vrmpyeh.s1
llvm.hexagon.M4.vrmpyoh.acc.s0
llvm.hexagon.M4.vrmpyoh.acc.s1
llvm.hexagon.M4.vrmpyoh.s0
llvm.hexagon.M4.vrmpyoh.s1
llvm.hexagon.M4.xor.and
llvm.hexagon.M4.xor.andn
llvm.hexagon.M4.xor.or
llvm.hexagon.M4.xor.xacc
llvm.hexagon.M5.vdmacbsu
llvm.hexagon.M5.vdmpybsu
llvm.hexagon.M5.vmacbsu
llvm.hexagon.M5.vmacbuu
llvm.hexagon.M5.vmpybsu
llvm.hexagon.M5.vmpybuu
llvm.hexagon.M5.vrmacbsu
llvm.hexagon.M5.vrmacbuu
llvm.hexagon.M5.vrmpybsu
llvm.hexagon.M5.vrmpybuu
llvm.hexagon.M6.vabsdiffb
llvm.hexagon.M6.vabsdiffub
llvm.hexagon.S2.addasl.rrri
llvm.hexagon.S2.asl.i.p
llvm.hexagon.S2.asl.i.p.acc
llvm.hexagon.S2.asl.i.p.and
llvm.hexagon.S2.asl.i.p.nac
llvm.hexagon.S2.asl.i.p.or
llvm.hexagon.S2.asl.i.p.xacc
llvm.hexagon.S2.asl.i.r
llvm.hexagon.S2.asl.i.r.acc
llvm.hexagon.S2.asl.i.r.and
llvm.hexagon.S2.asl.i.r.nac
llvm.hexagon.S2.asl.i.r.or
llvm.hexagon.S2.asl.i.r.sat
llvm.hexagon.S2.asl.i.r.xacc
llvm.hexagon.S2.asl.i.vh
llvm.hexagon.S2.asl.i.vw
llvm.hexagon.S2.asl.r.p
llvm.hexagon.S2.asl.r.p.acc
llvm.hexagon.S2.asl.r.p.and
llvm.hexagon.S2.asl.r.p.nac
llvm.hexagon.S2.asl.r.p.or
llvm.hexagon.S2.asl.r.p.xor
llvm.hexagon.S2.asl.r.r
llvm.hexagon.S2.asl.r.r.acc
llvm.hexagon.S2.asl.r.r.and
llvm.hexagon.S2.asl.r.r.nac
llvm.hexagon.S2.asl.r.r.or
llvm.hexagon.S2.asl.r.r.sat
llvm.hexagon.S2.asl.r.vh
llvm.hexagon.S2.asl.r.vw
llvm.hexagon.S2.asr.i.p
llvm.hexagon.S2.asr.i.p.acc
llvm.hexagon.S2.asr.i.p.and
llvm.hexagon.S2.asr.i.p.nac
llvm.hexagon.S2.asr.i.p.or
llvm.hexagon.S2.asr.i.p.rnd
llvm.hexagon.S2.asr.i.p.rnd.goodsyntax
llvm.hexagon.S2.asr.i.r
llvm.hexagon.S2.asr.i.r.acc
llvm.hexagon.S2.asr.i.r.and
llvm.hexagon.S2.asr.i.r.nac
llvm.hexagon.S2.asr.i.r.or
llvm.hexagon.S2.asr.i.r.rnd
llvm.hexagon.S2.asr.i.r.rnd.goodsyntax
llvm.hexagon.S2.asr.i.svw.trun
llvm.hexagon.S2.asr.i.vh
llvm.hexagon.S2.asr.i.vw
llvm.hexagon.S2.asr.r.p
llvm.hexagon.S2.asr.r.p.acc
llvm.hexagon.S2.asr.r.p.and
llvm.hexagon.S2.asr.r.p.nac
llvm.hexagon.S2.asr.r.p.or
llvm.hexagon.S2.asr.r.p.xor
llvm.hexagon.S2.asr.r.r
llvm.hexagon.S2.asr.r.r.acc
llvm.hexagon.S2.asr.r.r.and
llvm.hexagon.S2.asr.r.r.nac
llvm.hexagon.S2.asr.r.r.or
llvm.hexagon.S2.asr.r.r.sat
llvm.hexagon.S2.asr.r.svw.trun
llvm.hexagon.S2.asr.r.vh
llvm.hexagon.S2.asr.r.vw
llvm.hexagon.S2.brev
llvm.hexagon.S2.brevp
llvm.hexagon.S2.cabacencbin
llvm.hexagon.S2.cl0
llvm.hexagon.S2.cl0p
llvm.hexagon.S2.cl1
llvm.hexagon.S2.cl1p
llvm.hexagon.S2.clb
llvm.hexagon.S2.clbnorm
llvm.hexagon.S2.clbp
llvm.hexagon.S2.clrbit.i
llvm.hexagon.S2.clrbit.r
llvm.hexagon.S2.ct0
llvm.hexagon.S2.ct0p
llvm.hexagon.S2.ct1
llvm.hexagon.S2.ct1p
llvm.hexagon.S2.deinterleave
llvm.hexagon.S2.extractu
llvm.hexagon.S2.extractu.rp
llvm.hexagon.S2.extractup
llvm.hexagon.S2.extractup.rp
llvm.hexagon.S2.insert
llvm.hexagon.S2.insert.rp
llvm.hexagon.S2.insertp
llvm.hexagon.S2.insertp.rp
llvm.hexagon.S2.interleave
llvm.hexagon.S2.lfsp
llvm.hexagon.S2.lsl.r.p
llvm.hexagon.S2.lsl.r.p.acc
llvm.hexagon.S2.lsl.r.p.and
llvm.hexagon.S2.lsl.r.p.nac
llvm.hexagon.S2.lsl.r.p.or
llvm.hexagon.S2.lsl.r.p.xor
llvm.hexagon.S2.lsl.r.r
llvm.hexagon.S2.lsl.r.r.acc
llvm.hexagon.S2.lsl.r.r.and
llvm.hexagon.S2.lsl.r.r.nac
llvm.hexagon.S2.lsl.r.r.or
llvm.hexagon.S2.lsl.r.vh
llvm.hexagon.S2.lsl.r.vw
llvm.hexagon.S2.lsr.i.p
llvm.hexagon.S2.lsr.i.p.acc
llvm.hexagon.S2.lsr.i.p.and
llvm.hexagon.S2.lsr.i.p.nac
llvm.hexagon.S2.lsr.i.p.or
llvm.hexagon.S2.lsr.i.p.xacc
llvm.hexagon.S2.lsr.i.r
llvm.hexagon.S2.lsr.i.r.acc
llvm.hexagon.S2.lsr.i.r.and
llvm.hexagon.S2.lsr.i.r.nac
llvm.hexagon.S2.lsr.i.r.or
llvm.hexagon.S2.lsr.i.r.xacc
llvm.hexagon.S2.lsr.i.vh
llvm.hexagon.S2.lsr.i.vw
llvm.hexagon.S2.lsr.r.p
llvm.hexagon.S2.lsr.r.p.acc
llvm.hexagon.S2.lsr.r.p.and
llvm.hexagon.S2.lsr.r.p.nac
llvm.hexagon.S2.lsr.r.p.or
llvm.hexagon.S2.lsr.r.p.xor
llvm.hexagon.S2.lsr.r.r
llvm.hexagon.S2.lsr.r.r.acc
llvm.hexagon.S2.lsr.r.r.and
llvm.hexagon.S2.lsr.r.r.nac
llvm.hexagon.S2.lsr.r.r.or
llvm.hexagon.S2.lsr.r.vh
llvm.hexagon.S2.lsr.r.vw
llvm.hexagon.S2.packhl
llvm.hexagon.S2.parityp
llvm.hexagon.S2.setbit.i
llvm.hexagon.S2.setbit.r
llvm.hexagon.S2.shuffeb
llvm.hexagon.S2.shuffeh
llvm.hexagon.S2.shuffob
llvm.hexagon.S2.shuffoh
llvm.hexagon.S2.storew.locked
llvm.hexagon.S2.svsathb
llvm.hexagon.S2.svsathub
llvm.hexagon.S2.tableidxb.goodsyntax
llvm.hexagon.S2.tableidxd.goodsyntax
llvm.hexagon.S2.tableidxh.goodsyntax
llvm.hexagon.S2.tableidxw.goodsyntax
llvm.hexagon.S2.togglebit.i
llvm.hexagon.S2.togglebit.r
llvm.hexagon.S2.tstbit.i
llvm.hexagon.S2.tstbit.r
llvm.hexagon.S2.valignib
llvm.hexagon.S2.valignrb
llvm.hexagon.S2.vcnegh
llvm.hexagon.S2.vcrotate
llvm.hexagon.S2.vrcnegh
llvm.hexagon.S2.vrndpackwh
llvm.hexagon.S2.vrndpackwhs
llvm.hexagon.S2.vsathb
llvm.hexagon.S2.vsathb.nopack
llvm.hexagon.S2.vsathub
llvm.hexagon.S2.vsathub.nopack
llvm.hexagon.S2.vsatwh
llvm.hexagon.S2.vsatwh.nopack
llvm.hexagon.S2.vsatwuh
llvm.hexagon.S2.vsatwuh.nopack
llvm.hexagon.S2.vsplatrb
llvm.hexagon.S2.vsplatrh
llvm.hexagon.S2.vspliceib
llvm.hexagon.S2.vsplicerb
llvm.hexagon.S2.vsxtbh
llvm.hexagon.S2.vsxthw
llvm.hexagon.S2.vtrunehb
llvm.hexagon.S2.vtrunewh
llvm.hexagon.S2.vtrunohb
llvm.hexagon.S2.vtrunowh
llvm.hexagon.S2.vzxtbh
llvm.hexagon.S2.vzxthw
llvm.hexagon.S4.addaddi
llvm.hexagon.S4.addi.asl.ri
llvm.hexagon.S4.addi.lsr.ri
llvm.hexagon.S4.andi.asl.ri
llvm.hexagon.S4.andi.lsr.ri
llvm.hexagon.S4.clbaddi
llvm.hexagon.S4.clbpaddi
llvm.hexagon.S4.clbpnorm
llvm.hexagon.S4.extract
llvm.hexagon.S4.extract.rp
llvm.hexagon.S4.extractp
llvm.hexagon.S4.extractp.rp
llvm.hexagon.S4.lsli
llvm.hexagon.S4.ntstbit.i
llvm.hexagon.S4.ntstbit.r
llvm.hexagon.S4.or.andi
llvm.hexagon.S4.or.andix
llvm.hexagon.S4.or.ori
llvm.hexagon.S4.ori.asl.ri
llvm.hexagon.S4.ori.lsr.ri
llvm.hexagon.S4.parity
llvm.hexagon.S4.stored.locked
llvm.hexagon.S4.subaddi
llvm.hexagon.S4.subi.asl.ri
llvm.hexagon.S4.subi.lsr.ri
llvm.hexagon.S4.vrcrotate
llvm.hexagon.S4.vrcrotate.acc
llvm.hexagon.S4.vxaddsubh
llvm.hexagon.S4.vxaddsubhr
llvm.hexagon.S4.vxaddsubw
llvm.hexagon.S4.vxsubaddh
llvm.hexagon.S4.vxsubaddhr
llvm.hexagon.S4.vxsubaddw
llvm.hexagon.S5.asrhub.rnd.sat.goodsyntax
llvm.hexagon.S5.asrhub.sat
llvm.hexagon.S5.popcountp
llvm.hexagon.S5.vasrhrnd.goodsyntax
llvm.hexagon.S6.rol.i.p
llvm.hexagon.S6.rol.i.p.acc
llvm.hexagon.S6.rol.i.p.and
llvm.hexagon.S6.rol.i.p.nac
llvm.hexagon.S6.rol.i.p.or
llvm.hexagon.S6.rol.i.p.xacc
llvm.hexagon.S6.rol.i.r
llvm.hexagon.S6.rol.i.r.acc
llvm.hexagon.S6.rol.i.r.and
llvm.hexagon.S6.rol.i.r.nac
llvm.hexagon.S6.rol.i.r.or
llvm.hexagon.S6.rol.i.r.xacc
llvm.hexagon.S6.vsplatrbp
llvm.hexagon.S6.vtrunehb.ppp
llvm.hexagon.S6.vtrunohb.ppp
llvm.hexagon.SI.to.SXTHI.asrh
llvm.hexagon.V6.extractw
llvm.hexagon.V6.extractw.128B
llvm.hexagon.V6.hi
llvm.hexagon.V6.hi.128B
llvm.hexagon.V6.lo
llvm.hexagon.V6.lo.128B
llvm.hexagon.V6.lvsplatw
llvm.hexagon.V6.lvsplatw.128B
llvm.hexagon.V6.pred.and
llvm.hexagon.V6.pred.and.128B
llvm.hexagon.V6.pred.and.n
llvm.hexagon.V6.pred.and.n.128B
llvm.hexagon.V6.pred.not
llvm.hexagon.V6.pred.not.128B
llvm.hexagon.V6.pred.or
llvm.hexagon.V6.pred.or.128B
llvm.hexagon.V6.pred.or.n
llvm.hexagon.V6.pred.or.n.128B
llvm.hexagon.V6.pred.scalar2
llvm.hexagon.V6.pred.scalar2.128B
llvm.hexagon.V6.pred.xor
llvm.hexagon.V6.pred.xor.128B
llvm.hexagon.V6.vabsdiffh
llvm.hexagon.V6.vabsdiffh.128B
llvm.hexagon.V6.vabsdiffub
llvm.hexagon.V6.vabsdiffub.128B
llvm.hexagon.V6.vabsdiffuh
llvm.hexagon.V6.vabsdiffuh.128B
llvm.hexagon.V6.vabsdiffw
llvm.hexagon.V6.vabsdiffw.128B
llvm.hexagon.V6.vabsh
llvm.hexagon.V6.vabsh.128B
llvm.hexagon.V6.vabsh.sat
llvm.hexagon.V6.vabsh.sat.128B
llvm.hexagon.V6.vabsw
llvm.hexagon.V6.vabsw.128B
llvm.hexagon.V6.vabsw.sat
llvm.hexagon.V6.vabsw.sat.128B
llvm.hexagon.V6.vaddb
llvm.hexagon.V6.vaddb.128B
llvm.hexagon.V6.vaddb.dv
llvm.hexagon.V6.vaddb.dv.128B
llvm.hexagon.V6.vaddbnq
llvm.hexagon.V6.vaddbnq.128B
llvm.hexagon.V6.vaddbq
llvm.hexagon.V6.vaddbq.128B
llvm.hexagon.V6.vaddh
llvm.hexagon.V6.vaddh.128B
llvm.hexagon.V6.vaddh.dv
llvm.hexagon.V6.vaddh.dv.128B
llvm.hexagon.V6.vaddhnq
llvm.hexagon.V6.vaddhnq.128B
llvm.hexagon.V6.vaddhq
llvm.hexagon.V6.vaddhq.128B
llvm.hexagon.V6.vaddhsat
llvm.hexagon.V6.vaddhsat.128B
llvm.hexagon.V6.vaddhsat.dv
llvm.hexagon.V6.vaddhsat.dv.128B
llvm.hexagon.V6.vaddhw
llvm.hexagon.V6.vaddhw.128B
llvm.hexagon.V6.vaddubh
llvm.hexagon.V6.vaddubh.128B
llvm.hexagon.V6.vaddubsat
llvm.hexagon.V6.vaddubsat.128B
llvm.hexagon.V6.vaddubsat.dv
llvm.hexagon.V6.vaddubsat.dv.128B
llvm.hexagon.V6.vadduhsat
llvm.hexagon.V6.vadduhsat.128B
llvm.hexagon.V6.vadduhsat.dv
llvm.hexagon.V6.vadduhsat.dv.128B
llvm.hexagon.V6.vadduhw
llvm.hexagon.V6.vadduhw.128B
llvm.hexagon.V6.vaddw
llvm.hexagon.V6.vaddw.128B
llvm.hexagon.V6.vaddw.dv
llvm.hexagon.V6.vaddw.dv.128B
llvm.hexagon.V6.vaddwnq
llvm.hexagon.V6.vaddwnq.128B
llvm.hexagon.V6.vaddwq
llvm.hexagon.V6.vaddwq.128B
llvm.hexagon.V6.vaddwsat
llvm.hexagon.V6.vaddwsat.128B
llvm.hexagon.V6.vaddwsat.dv
llvm.hexagon.V6.vaddwsat.dv.128B
llvm.hexagon.V6.valignb
llvm.hexagon.V6.valignb.128B
llvm.hexagon.V6.valignbi
llvm.hexagon.V6.valignbi.128B
llvm.hexagon.V6.vand
llvm.hexagon.V6.vand.128B
llvm.hexagon.V6.vandqrt
llvm.hexagon.V6.vandqrt.128B
llvm.hexagon.V6.vandqrt.acc
llvm.hexagon.V6.vandqrt.acc.128B
llvm.hexagon.V6.vandvrt
llvm.hexagon.V6.vandvrt.128B
llvm.hexagon.V6.vandvrt.acc
llvm.hexagon.V6.vandvrt.acc.128B
llvm.hexagon.V6.vaslh
llvm.hexagon.V6.vaslh.128B
llvm.hexagon.V6.vaslhv
llvm.hexagon.V6.vaslhv.128B
llvm.hexagon.V6.vaslw
llvm.hexagon.V6.vaslw.128B
llvm.hexagon.V6.vaslw.acc
llvm.hexagon.V6.vaslw.acc.128B
llvm.hexagon.V6.vaslwv
llvm.hexagon.V6.vaslwv.128B
llvm.hexagon.V6.vasrh
llvm.hexagon.V6.vasrh.128B
llvm.hexagon.V6.vasrhbrndsat
llvm.hexagon.V6.vasrhbrndsat.128B
llvm.hexagon.V6.vasrhubrndsat
llvm.hexagon.V6.vasrhubrndsat.128B
llvm.hexagon.V6.vasrhubsat
llvm.hexagon.V6.vasrhubsat.128B
llvm.hexagon.V6.vasrhv
llvm.hexagon.V6.vasrhv.128B
llvm.hexagon.V6.vasrw
llvm.hexagon.V6.vasrw.128B
llvm.hexagon.V6.vasrw.acc
llvm.hexagon.V6.vasrw.acc.128B
llvm.hexagon.V6.vasrwh
llvm.hexagon.V6.vasrwh.128B
llvm.hexagon.V6.vasrwhrndsat
llvm.hexagon.V6.vasrwhrndsat.128B
llvm.hexagon.V6.vasrwhsat
llvm.hexagon.V6.vasrwhsat.128B
llvm.hexagon.V6.vasrwuhsat
llvm.hexagon.V6.vasrwuhsat.128B
llvm.hexagon.V6.vasrwv
llvm.hexagon.V6.vasrwv.128B
llvm.hexagon.V6.vassign
llvm.hexagon.V6.vassign.128B
llvm.hexagon.V6.vassignp
llvm.hexagon.V6.vassignp.128B
llvm.hexagon.V6.vavgh
llvm.hexagon.V6.vavgh.128B
llvm.hexagon.V6.vavghrnd
llvm.hexagon.V6.vavghrnd.128B
llvm.hexagon.V6.vavgub
llvm.hexagon.V6.vavgub.128B
llvm.hexagon.V6.vavgubrnd
llvm.hexagon.V6.vavgubrnd.128B
llvm.hexagon.V6.vavguh
llvm.hexagon.V6.vavguh.128B
llvm.hexagon.V6.vavguhrnd
llvm.hexagon.V6.vavguhrnd.128B
llvm.hexagon.V6.vavgw
llvm.hexagon.V6.vavgw.128B
llvm.hexagon.V6.vavgwrnd
llvm.hexagon.V6.vavgwrnd.128B
llvm.hexagon.V6.vcl0h
llvm.hexagon.V6.vcl0h.128B
llvm.hexagon.V6.vcl0w
llvm.hexagon.V6.vcl0w.128B
llvm.hexagon.V6.vcombine
llvm.hexagon.V6.vcombine.128B
llvm.hexagon.V6.vd0
llvm.hexagon.V6.vd0.128B
llvm.hexagon.V6.vdealb
llvm.hexagon.V6.vdealb.128B
llvm.hexagon.V6.vdealb4w
llvm.hexagon.V6.vdealb4w.128B
llvm.hexagon.V6.vdealh
llvm.hexagon.V6.vdealh.128B
llvm.hexagon.V6.vdealvdd
llvm.hexagon.V6.vdealvdd.128B
llvm.hexagon.V6.vdelta
llvm.hexagon.V6.vdelta.128B
llvm.hexagon.V6.vdmpybus
llvm.hexagon.V6.vdmpybus.128B
llvm.hexagon.V6.vdmpybus.acc
llvm.hexagon.V6.vdmpybus.acc.128B
llvm.hexagon.V6.vdmpybus.dv
llvm.hexagon.V6.vdmpybus.dv.128B
llvm.hexagon.V6.vdmpybus.dv.acc
llvm.hexagon.V6.vdmpybus.dv.acc.128B
llvm.hexagon.V6.vdmpyhb
llvm.hexagon.V6.vdmpyhb.128B
llvm.hexagon.V6.vdmpyhb.acc
llvm.hexagon.V6.vdmpyhb.acc.128B
llvm.hexagon.V6.vdmpyhb.dv
llvm.hexagon.V6.vdmpyhb.dv.128B
llvm.hexagon.V6.vdmpyhb.dv.acc
llvm.hexagon.V6.vdmpyhb.dv.acc.128B
llvm.hexagon.V6.vdmpyhisat
llvm.hexagon.V6.vdmpyhisat.128B
llvm.hexagon.V6.vdmpyhisat.acc
llvm.hexagon.V6.vdmpyhisat.acc.128B
llvm.hexagon.V6.vdmpyhsat
llvm.hexagon.V6.vdmpyhsat.128B
llvm.hexagon.V6.vdmpyhsat.acc
llvm.hexagon.V6.vdmpyhsat.acc.128B
llvm.hexagon.V6.vdmpyhsuisat
llvm.hexagon.V6.vdmpyhsuisat.128B
llvm.hexagon.V6.vdmpyhsuisat.acc
llvm.hexagon.V6.vdmpyhsuisat.acc.128B
llvm.hexagon.V6.vdmpyhsusat
llvm.hexagon.V6.vdmpyhsusat.128B
llvm.hexagon.V6.vdmpyhsusat.acc
llvm.hexagon.V6.vdmpyhsusat.acc.128B
llvm.hexagon.V6.vdmpyhvsat
llvm.hexagon.V6.vdmpyhvsat.128B
llvm.hexagon.V6.vdmpyhvsat.acc
llvm.hexagon.V6.vdmpyhvsat.acc.128B
llvm.hexagon.V6.vdsaduh
llvm.hexagon.V6.vdsaduh.128B
llvm.hexagon.V6.vdsaduh.acc
llvm.hexagon.V6.vdsaduh.acc.128B
llvm.hexagon.V6.veqb
llvm.hexagon.V6.veqb.128B
llvm.hexagon.V6.veqb.and
llvm.hexagon.V6.veqb.and.128B
llvm.hexagon.V6.veqb.or
llvm.hexagon.V6.veqb.or.128B
llvm.hexagon.V6.veqb.xor
llvm.hexagon.V6.veqb.xor.128B
llvm.hexagon.V6.veqh
llvm.hexagon.V6.veqh.128B
llvm.hexagon.V6.veqh.and
llvm.hexagon.V6.veqh.and.128B
llvm.hexagon.V6.veqh.or
llvm.hexagon.V6.veqh.or.128B
llvm.hexagon.V6.veqh.xor
llvm.hexagon.V6.veqh.xor.128B
llvm.hexagon.V6.veqw
llvm.hexagon.V6.veqw.128B
llvm.hexagon.V6.veqw.and
llvm.hexagon.V6.veqw.and.128B
llvm.hexagon.V6.veqw.or
llvm.hexagon.V6.veqw.or.128B
llvm.hexagon.V6.veqw.xor
llvm.hexagon.V6.veqw.xor.128B
llvm.hexagon.V6.vgtb
llvm.hexagon.V6.vgtb.128B
llvm.hexagon.V6.vgtb.and
llvm.hexagon.V6.vgtb.and.128B
llvm.hexagon.V6.vgtb.or
llvm.hexagon.V6.vgtb.or.128B
llvm.hexagon.V6.vgtb.xor
llvm.hexagon.V6.vgtb.xor.128B
llvm.hexagon.V6.vgth
llvm.hexagon.V6.vgth.128B
llvm.hexagon.V6.vgth.and
llvm.hexagon.V6.vgth.and.128B
llvm.hexagon.V6.vgth.or
llvm.hexagon.V6.vgth.or.128B
llvm.hexagon.V6.vgth.xor
llvm.hexagon.V6.vgth.xor.128B
llvm.hexagon.V6.vgtub
llvm.hexagon.V6.vgtub.128B
llvm.hexagon.V6.vgtub.and
llvm.hexagon.V6.vgtub.and.128B
llvm.hexagon.V6.vgtub.or
llvm.hexagon.V6.vgtub.or.128B
llvm.hexagon.V6.vgtub.xor
llvm.hexagon.V6.vgtub.xor.128B
llvm.hexagon.V6.vgtuh
llvm.hexagon.V6.vgtuh.128B
llvm.hexagon.V6.vgtuh.and
llvm.hexagon.V6.vgtuh.and.128B
llvm.hexagon.V6.vgtuh.or
llvm.hexagon.V6.vgtuh.or.128B
llvm.hexagon.V6.vgtuh.xor
llvm.hexagon.V6.vgtuh.xor.128B
llvm.hexagon.V6.vgtuw
llvm.hexagon.V6.vgtuw.128B
llvm.hexagon.V6.vgtuw.and
llvm.hexagon.V6.vgtuw.and.128B
llvm.hexagon.V6.vgtuw.or
llvm.hexagon.V6.vgtuw.or.128B
llvm.hexagon.V6.vgtuw.xor
llvm.hexagon.V6.vgtuw.xor.128B
llvm.hexagon.V6.vgtw
llvm.hexagon.V6.vgtw.128B
llvm.hexagon.V6.vgtw.and
llvm.hexagon.V6.vgtw.and.128B
llvm.hexagon.V6.vgtw.or
llvm.hexagon.V6.vgtw.or.128B
llvm.hexagon.V6.vgtw.xor
llvm.hexagon.V6.vgtw.xor.128B
llvm.hexagon.V6.vinsertwr
llvm.hexagon.V6.vinsertwr.128B
llvm.hexagon.V6.vlalignb
llvm.hexagon.V6.vlalignb.128B
llvm.hexagon.V6.vlalignbi
llvm.hexagon.V6.vlalignbi.128B
llvm.hexagon.V6.vlsrh
llvm.hexagon.V6.vlsrh.128B
llvm.hexagon.V6.vlsrhv
llvm.hexagon.V6.vlsrhv.128B
llvm.hexagon.V6.vlsrw
llvm.hexagon.V6.vlsrw.128B
llvm.hexagon.V6.vlsrwv
llvm.hexagon.V6.vlsrwv.128B
llvm.hexagon.V6.vlutb
llvm.hexagon.V6.vlutb.128B
llvm.hexagon.V6.vlutb.acc
llvm.hexagon.V6.vlutb.acc.128B
llvm.hexagon.V6.vlutb.dv
llvm.hexagon.V6.vlutb.dv.128B
llvm.hexagon.V6.vlutb.dv.acc
llvm.hexagon.V6.vlutb.dv.acc.128B
llvm.hexagon.V6.vlutvvb
llvm.hexagon.V6.vlutvvb.128B
llvm.hexagon.V6.vlutvvb.oracc
llvm.hexagon.V6.vlutvvb.oracc.128B
llvm.hexagon.V6.vlutvwh
llvm.hexagon.V6.vlutvwh.128B
llvm.hexagon.V6.vlutvwh.oracc
llvm.hexagon.V6.vlutvwh.oracc.128B
llvm.hexagon.V6.vmaxh
llvm.hexagon.V6.vmaxh.128B
llvm.hexagon.V6.vmaxub
llvm.hexagon.V6.vmaxub.128B
llvm.hexagon.V6.vmaxuh
llvm.hexagon.V6.vmaxuh.128B
llvm.hexagon.V6.vmaxw
llvm.hexagon.V6.vmaxw.128B
llvm.hexagon.V6.vminh
llvm.hexagon.V6.vminh.128B
llvm.hexagon.V6.vminub
llvm.hexagon.V6.vminub.128B
llvm.hexagon.V6.vminuh
llvm.hexagon.V6.vminuh.128B
llvm.hexagon.V6.vminw
llvm.hexagon.V6.vminw.128B
llvm.hexagon.V6.vmpabus
llvm.hexagon.V6.vmpabus.128B
llvm.hexagon.V6.vmpabus.acc
llvm.hexagon.V6.vmpabus.acc.128B
llvm.hexagon.V6.vmpabusv
llvm.hexagon.V6.vmpabusv.128B
llvm.hexagon.V6.vmpabuuv
llvm.hexagon.V6.vmpabuuv.128B
llvm.hexagon.V6.vmpahb
llvm.hexagon.V6.vmpahb.128B
llvm.hexagon.V6.vmpahb.acc
llvm.hexagon.V6.vmpahb.acc.128B
llvm.hexagon.V6.vmpybus
llvm.hexagon.V6.vmpybus.128B
llvm.hexagon.V6.vmpybus.acc
llvm.hexagon.V6.vmpybus.acc.128B
llvm.hexagon.V6.vmpybusv
llvm.hexagon.V6.vmpybusv.128B
llvm.hexagon.V6.vmpybusv.acc
llvm.hexagon.V6.vmpybusv.acc.128B
llvm.hexagon.V6.vmpybv
llvm.hexagon.V6.vmpybv.128B
llvm.hexagon.V6.vmpybv.acc
llvm.hexagon.V6.vmpybv.acc.128B
llvm.hexagon.V6.vmpyewuh
llvm.hexagon.V6.vmpyewuh.128B
llvm.hexagon.V6.vmpyh
llvm.hexagon.V6.vmpyh.128B
llvm.hexagon.V6.vmpyhsat.acc
llvm.hexagon.V6.vmpyhsat.acc.128B
llvm.hexagon.V6.vmpyhsrs
llvm.hexagon.V6.vmpyhsrs.128B
llvm.hexagon.V6.vmpyhss
llvm.hexagon.V6.vmpyhss.128B
llvm.hexagon.V6.vmpyhus
llvm.hexagon.V6.vmpyhus.128B
llvm.hexagon.V6.vmpyhus.acc
llvm.hexagon.V6.vmpyhus.acc.128B
llvm.hexagon.V6.vmpyhv
llvm.hexagon.V6.vmpyhv.128B
llvm.hexagon.V6.vmpyhv.acc
llvm.hexagon.V6.vmpyhv.acc.128B
llvm.hexagon.V6.vmpyhvsrs
llvm.hexagon.V6.vmpyhvsrs.128B
llvm.hexagon.V6.vmpyieoh
llvm.hexagon.V6.vmpyieoh.128B
llvm.hexagon.V6.vmpyiewh.acc
llvm.hexagon.V6.vmpyiewh.acc.128B
llvm.hexagon.V6.vmpyiewuh
llvm.hexagon.V6.vmpyiewuh.128B
llvm.hexagon.V6.vmpyiewuh.acc
llvm.hexagon.V6.vmpyiewuh.acc.128B
llvm.hexagon.V6.vmpyih
llvm.hexagon.V6.vmpyih.128B
llvm.hexagon.V6.vmpyih.acc
llvm.hexagon.V6.vmpyih.acc.128B
llvm.hexagon.V6.vmpyihb
llvm.hexagon.V6.vmpyihb.128B
llvm.hexagon.V6.vmpyihb.acc
llvm.hexagon.V6.vmpyihb.acc.128B
llvm.hexagon.V6.vmpyiowh
llvm.hexagon.V6.vmpyiowh.128B
llvm.hexagon.V6.vmpyiwb
llvm.hexagon.V6.vmpyiwb.128B
llvm.hexagon.V6.vmpyiwb.acc
llvm.hexagon.V6.vmpyiwb.acc.128B
llvm.hexagon.V6.vmpyiwh
llvm.hexagon.V6.vmpyiwh.128B
llvm.hexagon.V6.vmpyiwh.acc
llvm.hexagon.V6.vmpyiwh.acc.128B
llvm.hexagon.V6.vmpyowh
llvm.hexagon.V6.vmpyowh.128B
llvm.hexagon.V6.vmpyowh.rnd
llvm.hexagon.V6.vmpyowh.rnd.128B
llvm.hexagon.V6.vmpyowh.rnd.sacc
llvm.hexagon.V6.vmpyowh.rnd.sacc.128B
llvm.hexagon.V6.vmpyowh.sacc
llvm.hexagon.V6.vmpyowh.sacc.128B
llvm.hexagon.V6.vmpyub
llvm.hexagon.V6.vmpyub.128B
llvm.hexagon.V6.vmpyub.acc
llvm.hexagon.V6.vmpyub.acc.128B
llvm.hexagon.V6.vmpyubv
llvm.hexagon.V6.vmpyubv.128B
llvm.hexagon.V6.vmpyubv.acc
llvm.hexagon.V6.vmpyubv.acc.128B
llvm.hexagon.V6.vmpyuh
llvm.hexagon.V6.vmpyuh.128B
llvm.hexagon.V6.vmpyuh.acc
llvm.hexagon.V6.vmpyuh.acc.128B
llvm.hexagon.V6.vmpyuhv
llvm.hexagon.V6.vmpyuhv.128B
llvm.hexagon.V6.vmpyuhv.acc
llvm.hexagon.V6.vmpyuhv.acc.128B
llvm.hexagon.V6.vmux
llvm.hexagon.V6.vmux.128B
llvm.hexagon.V6.vnavgh
llvm.hexagon.V6.vnavgh.128B
llvm.hexagon.V6.vnavgub
llvm.hexagon.V6.vnavgub.128B
llvm.hexagon.V6.vnavgw
llvm.hexagon.V6.vnavgw.128B
llvm.hexagon.V6.vnormamth
llvm.hexagon.V6.vnormamth.128B
llvm.hexagon.V6.vnormamtw
llvm.hexagon.V6.vnormamtw.128B
llvm.hexagon.V6.vnot
llvm.hexagon.V6.vnot.128B
llvm.hexagon.V6.vor
llvm.hexagon.V6.vor.128B
llvm.hexagon.V6.vpackeb
llvm.hexagon.V6.vpackeb.128B
llvm.hexagon.V6.vpackeh
llvm.hexagon.V6.vpackeh.128B
llvm.hexagon.V6.vpackhb.sat
llvm.hexagon.V6.vpackhb.sat.128B
llvm.hexagon.V6.vpackhub.sat
llvm.hexagon.V6.vpackhub.sat.128B
llvm.hexagon.V6.vpackob
llvm.hexagon.V6.vpackob.128B
llvm.hexagon.V6.vpackoh
llvm.hexagon.V6.vpackoh.128B
llvm.hexagon.V6.vpackwh.sat
llvm.hexagon.V6.vpackwh.sat.128B
llvm.hexagon.V6.vpackwuh.sat
llvm.hexagon.V6.vpackwuh.sat.128B
llvm.hexagon.V6.vpopcounth
llvm.hexagon.V6.vpopcounth.128B
llvm.hexagon.V6.vrdelta
llvm.hexagon.V6.vrdelta.128B
llvm.hexagon.V6.vrmpybus
llvm.hexagon.V6.vrmpybus.128B
llvm.hexagon.V6.vrmpybus.acc
llvm.hexagon.V6.vrmpybus.acc.128B
llvm.hexagon.V6.vrmpybusi
llvm.hexagon.V6.vrmpybusi.128B
llvm.hexagon.V6.vrmpybusi.acc
llvm.hexagon.V6.vrmpybusi.acc.128B
llvm.hexagon.V6.vrmpybusv
llvm.hexagon.V6.vrmpybusv.128B
llvm.hexagon.V6.vrmpybusv.acc
llvm.hexagon.V6.vrmpybusv.acc.128B
llvm.hexagon.V6.vrmpybv
llvm.hexagon.V6.vrmpybv.128B
llvm.hexagon.V6.vrmpybv.acc
llvm.hexagon.V6.vrmpybv.acc.128B
llvm.hexagon.V6.vrmpyub
llvm.hexagon.V6.vrmpyub.128B
llvm.hexagon.V6.vrmpyub.acc
llvm.hexagon.V6.vrmpyub.acc.128B
llvm.hexagon.V6.vrmpyubi
llvm.hexagon.V6.vrmpyubi.128B
llvm.hexagon.V6.vrmpyubi.acc
llvm.hexagon.V6.vrmpyubi.acc.128B
llvm.hexagon.V6.vrmpyubv
llvm.hexagon.V6.vrmpyubv.128B
llvm.hexagon.V6.vrmpyubv.acc
llvm.hexagon.V6.vrmpyubv.acc.128B
llvm.hexagon.V6.vror
llvm.hexagon.V6.vror.128B
llvm.hexagon.V6.vroundhb
llvm.hexagon.V6.vroundhb.128B
llvm.hexagon.V6.vroundhub
llvm.hexagon.V6.vroundhub.128B
llvm.hexagon.V6.vroundwh
llvm.hexagon.V6.vroundwh.128B
llvm.hexagon.V6.vroundwuh
llvm.hexagon.V6.vroundwuh.128B
llvm.hexagon.V6.vrsadubi
llvm.hexagon.V6.vrsadubi.128B
llvm.hexagon.V6.vrsadubi.acc
llvm.hexagon.V6.vrsadubi.acc.128B
llvm.hexagon.V6.vsathub
llvm.hexagon.V6.vsathub.128B
llvm.hexagon.V6.vsatwh
llvm.hexagon.V6.vsatwh.128B
llvm.hexagon.V6.vsb
llvm.hexagon.V6.vsb.128B
llvm.hexagon.V6.vsh
llvm.hexagon.V6.vsh.128B
llvm.hexagon.V6.vshufeh
llvm.hexagon.V6.vshufeh.128B
llvm.hexagon.V6.vshuffb
llvm.hexagon.V6.vshuffb.128B
llvm.hexagon.V6.vshuffeb
llvm.hexagon.V6.vshuffeb.128B
llvm.hexagon.V6.vshuffh
llvm.hexagon.V6.vshuffh.128B
llvm.hexagon.V6.vshuffob
llvm.hexagon.V6.vshuffob.128B
llvm.hexagon.V6.vshuffvdd
llvm.hexagon.V6.vshuffvdd.128B
llvm.hexagon.V6.vshufoeb
llvm.hexagon.V6.vshufoeb.128B
llvm.hexagon.V6.vshufoeh
llvm.hexagon.V6.vshufoeh.128B
llvm.hexagon.V6.vshufoh
llvm.hexagon.V6.vshufoh.128B
llvm.hexagon.V6.vsubb
llvm.hexagon.V6.vsubb.128B
llvm.hexagon.V6.vsubb.dv
llvm.hexagon.V6.vsubb.dv.128B
llvm.hexagon.V6.vsubbnq
llvm.hexagon.V6.vsubbnq.128B
llvm.hexagon.V6.vsubbq
llvm.hexagon.V6.vsubbq.128B
llvm.hexagon.V6.vsubh
llvm.hexagon.V6.vsubh.128B
llvm.hexagon.V6.vsubh.dv
llvm.hexagon.V6.vsubh.dv.128B
llvm.hexagon.V6.vsubhnq
llvm.hexagon.V6.vsubhnq.128B
llvm.hexagon.V6.vsubhq
llvm.hexagon.V6.vsubhq.128B
llvm.hexagon.V6.vsubhsat
llvm.hexagon.V6.vsubhsat.128B
llvm.hexagon.V6.vsubhsat.dv
llvm.hexagon.V6.vsubhsat.dv.128B
llvm.hexagon.V6.vsubhw
llvm.hexagon.V6.vsubhw.128B
llvm.hexagon.V6.vsububh
llvm.hexagon.V6.vsububh.128B
llvm.hexagon.V6.vsububsat
llvm.hexagon.V6.vsububsat.128B
llvm.hexagon.V6.vsububsat.dv
llvm.hexagon.V6.vsububsat.dv.128B
llvm.hexagon.V6.vsubuhsat
llvm.hexagon.V6.vsubuhsat.128B
llvm.hexagon.V6.vsubuhsat.dv
llvm.hexagon.V6.vsubuhsat.dv.128B
llvm.hexagon.V6.vsubuhw
llvm.hexagon.V6.vsubuhw.128B
llvm.hexagon.V6.vsubw
llvm.hexagon.V6.vsubw.128B
llvm.hexagon.V6.vsubw.dv
llvm.hexagon.V6.vsubw.dv.128B
llvm.hexagon.V6.vsubwnq
llvm.hexagon.V6.vsubwnq.128B
llvm.hexagon.V6.vsubwq
llvm.hexagon.V6.vsubwq.128B
llvm.hexagon.V6.vsubwsat
llvm.hexagon.V6.vsubwsat.128B
llvm.hexagon.V6.vsubwsat.dv
llvm.hexagon.V6.vsubwsat.dv.128B
llvm.hexagon.V6.vswap
llvm.hexagon.V6.vswap.128B
llvm.hexagon.V6.vtmpyb
llvm.hexagon.V6.vtmpyb.128B
llvm.hexagon.V6.vtmpyb.acc
llvm.hexagon.V6.vtmpyb.acc.128B
llvm.hexagon.V6.vtmpybus
llvm.hexagon.V6.vtmpybus.128B
llvm.hexagon.V6.vtmpybus.acc
llvm.hexagon.V6.vtmpybus.acc.128B
llvm.hexagon.V6.vtmpyhb
llvm.hexagon.V6.vtmpyhb.128B
llvm.hexagon.V6.vtmpyhb.acc
llvm.hexagon.V6.vtmpyhb.acc.128B
llvm.hexagon.V6.vunpackb
llvm.hexagon.V6.vunpackb.128B
llvm.hexagon.V6.vunpackh
llvm.hexagon.V6.vunpackh.128B
llvm.hexagon.V6.vunpackob
llvm.hexagon.V6.vunpackob.128B
llvm.hexagon.V6.vunpackoh
llvm.hexagon.V6.vunpackoh.128B
llvm.hexagon.V6.vunpackub
llvm.hexagon.V6.vunpackub.128B
llvm.hexagon.V6.vunpackuh
llvm.hexagon.V6.vunpackuh.128B
llvm.hexagon.V6.vxor
llvm.hexagon.V6.vxor.128B
llvm.hexagon.V6.vzb
llvm.hexagon.V6.vzb.128B
llvm.hexagon.V6.vzh
llvm.hexagon.V6.vzh.128B
llvm.hexagon.brev.ldb
llvm.hexagon.brev.ldd
llvm.hexagon.brev.ldh
llvm.hexagon.brev.ldub
llvm.hexagon.brev.lduh
llvm.hexagon.brev.ldw
llvm.hexagon.brev.stb
llvm.hexagon.brev.std
llvm.hexagon.brev.sth
llvm.hexagon.brev.sthhi
llvm.hexagon.brev.stw
llvm.hexagon.circ.ldb
llvm.hexagon.circ.ldd
llvm.hexagon.circ.ldh
llvm.hexagon.circ.ldub
llvm.hexagon.circ.lduh
llvm.hexagon.circ.ldw
llvm.hexagon.circ.stb
llvm.hexagon.circ.std
llvm.hexagon.circ.sth
llvm.hexagon.circ.sthhi
llvm.hexagon.circ.stw
llvm.hexagon.mm256i.vaddw
llvm.hexagon.prefetch
llvm.mips.absq.s.ph
llvm.mips.absq.s.qb
llvm.mips.absq.s.w
llvm.mips.add.a.b
llvm.mips.add.a.d
llvm.mips.add.a.h
llvm.mips.add.a.w
llvm.mips.addq.ph
llvm.mips.addq.s.ph
llvm.mips.addq.s.w
llvm.mips.addqh.ph
llvm.mips.addqh.r.ph
llvm.mips.addqh.r.w
llvm.mips.addqh.w
llvm.mips.adds.a.b
llvm.mips.adds.a.d
llvm.mips.adds.a.h
llvm.mips.adds.a.w
llvm.mips.adds.s.b
llvm.mips.adds.s.d
llvm.mips.adds.s.h
llvm.mips.adds.s.w
llvm.mips.adds.u.b
llvm.mips.adds.u.d
llvm.mips.adds.u.h
llvm.mips.adds.u.w
llvm.mips.addsc
llvm.mips.addu.ph
llvm.mips.addu.qb
llvm.mips.addu.s.ph
llvm.mips.addu.s.qb
llvm.mips.adduh.qb
llvm.mips.adduh.r.qb
llvm.mips.addv.b
llvm.mips.addv.d
llvm.mips.addv.h
llvm.mips.addv.w
llvm.mips.addvi.b
llvm.mips.addvi.d
llvm.mips.addvi.h
llvm.mips.addvi.w
llvm.mips.addwc
llvm.mips.and.v
llvm.mips.andi.b
llvm.mips.append
llvm.mips.asub.s.b
llvm.mips.asub.s.d
llvm.mips.asub.s.h
llvm.mips.asub.s.w
llvm.mips.asub.u.b
llvm.mips.asub.u.d
llvm.mips.asub.u.h
llvm.mips.asub.u.w
llvm.mips.ave.s.b
llvm.mips.ave.s.d
llvm.mips.ave.s.h
llvm.mips.ave.s.w
llvm.mips.ave.u.b
llvm.mips.ave.u.d
llvm.mips.ave.u.h
llvm.mips.ave.u.w
llvm.mips.aver.s.b
llvm.mips.aver.s.d
llvm.mips.aver.s.h
llvm.mips.aver.s.w
llvm.mips.aver.u.b
llvm.mips.aver.u.d
llvm.mips.aver.u.h
llvm.mips.aver.u.w
llvm.mips.balign
llvm.mips.bclr.b
llvm.mips.bclr.d
llvm.mips.bclr.h
llvm.mips.bclr.w
llvm.mips.bclri.b
llvm.mips.bclri.d
llvm.mips.bclri.h
llvm.mips.bclri.w
llvm.mips.binsl.b
llvm.mips.binsl.d
llvm.mips.binsl.h
llvm.mips.binsl.w
llvm.mips.binsli.b
llvm.mips.binsli.d
llvm.mips.binsli.h
llvm.mips.binsli.w
llvm.mips.binsr.b
llvm.mips.binsr.d
llvm.mips.binsr.h
llvm.mips.binsr.w
llvm.mips.binsri.b
llvm.mips.binsri.d
llvm.mips.binsri.h
llvm.mips.binsri.w
llvm.mips.bitrev
llvm.mips.bmnz.v
llvm.mips.bmnzi.b
llvm.mips.bmz.v
llvm.mips.bmzi.b
llvm.mips.bneg.b
llvm.mips.bneg.d
llvm.mips.bneg.h
llvm.mips.bneg.w
llvm.mips.bnegi.b
llvm.mips.bnegi.d
llvm.mips.bnegi.h
llvm.mips.bnegi.w
llvm.mips.bnz.b
llvm.mips.bnz.d
llvm.mips.bnz.h
llvm.mips.bnz.v
llvm.mips.bnz.w
llvm.mips.bposge32
llvm.mips.bsel.v
llvm.mips.bseli.b
llvm.mips.bset.b
llvm.mips.bset.d
llvm.mips.bset.h
llvm.mips.bset.w
llvm.mips.bseti.b
llvm.mips.bseti.d
llvm.mips.bseti.h
llvm.mips.bseti.w
llvm.mips.bz.b
llvm.mips.bz.d
llvm.mips.bz.h
llvm.mips.bz.v
llvm.mips.bz.w
llvm.mips.ceq.b
llvm.mips.ceq.d
llvm.mips.ceq.h
llvm.mips.ceq.w
llvm.mips.ceqi.b
llvm.mips.ceqi.d
llvm.mips.ceqi.h
llvm.mips.ceqi.w
llvm.mips.cfcmsa
llvm.mips.cle.s.b
llvm.mips.cle.s.d
llvm.mips.cle.s.h
llvm.mips.cle.s.w
llvm.mips.cle.u.b
llvm.mips.cle.u.d
llvm.mips.cle.u.h
llvm.mips.cle.u.w
llvm.mips.clei.s.b
llvm.mips.clei.s.d
llvm.mips.clei.s.h
llvm.mips.clei.s.w
llvm.mips.clei.u.b
llvm.mips.clei.u.d
llvm.mips.clei.u.h
llvm.mips.clei.u.w
llvm.mips.clt.s.b
llvm.mips.clt.s.d
llvm.mips.clt.s.h
llvm.mips.clt.s.w
llvm.mips.clt.u.b
llvm.mips.clt.u.d
llvm.mips.clt.u.h
llvm.mips.clt.u.w
llvm.mips.clti.s.b
llvm.mips.clti.s.d
llvm.mips.clti.s.h
llvm.mips.clti.s.w
llvm.mips.clti.u.b
llvm.mips.clti.u.d
llvm.mips.clti.u.h
llvm.mips.clti.u.w
llvm.mips.cmp.eq.ph
llvm.mips.cmp.le.ph
llvm.mips.cmp.lt.ph
llvm.mips.cmpgdu.eq.qb
llvm.mips.cmpgdu.le.qb
llvm.mips.cmpgdu.lt.qb
llvm.mips.cmpgu.eq.qb
llvm.mips.cmpgu.le.qb
llvm.mips.cmpgu.lt.qb
llvm.mips.cmpu.eq.qb
llvm.mips.cmpu.le.qb
llvm.mips.cmpu.lt.qb
llvm.mips.copy.s.b
llvm.mips.copy.s.d
llvm.mips.copy.s.h
llvm.mips.copy.s.w
llvm.mips.copy.u.b
llvm.mips.copy.u.d
llvm.mips.copy.u.h
llvm.mips.copy.u.w
llvm.mips.ctcmsa
llvm.mips.div.s.b
llvm.mips.div.s.d
llvm.mips.div.s.h
llvm.mips.div.s.w
llvm.mips.div.u.b
llvm.mips.div.u.d
llvm.mips.div.u.h
llvm.mips.div.u.w
llvm.mips.dlsa
llvm.mips.dotp.s.d
llvm.mips.dotp.s.h
llvm.mips.dotp.s.w
llvm.mips.dotp.u.d
llvm.mips.dotp.u.h
llvm.mips.dotp.u.w
llvm.mips.dpa.w.ph
llvm.mips.dpadd.s.d
llvm.mips.dpadd.s.h
llvm.mips.dpadd.s.w
llvm.mips.dpadd.u.d
llvm.mips.dpadd.u.h
llvm.mips.dpadd.u.w
llvm.mips.dpaq.s.w.ph
llvm.mips.dpaq.sa.l.w
llvm.mips.dpaqx.s.w.ph
llvm.mips.dpaqx.sa.w.ph
llvm.mips.dpau.h.qbl
llvm.mips.dpau.h.qbr
llvm.mips.dpax.w.ph
llvm.mips.dps.w.ph
llvm.mips.dpsq.s.w.ph
llvm.mips.dpsq.sa.l.w
llvm.mips.dpsqx.s.w.ph
llvm.mips.dpsqx.sa.w.ph
llvm.mips.dpsu.h.qbl
llvm.mips.dpsu.h.qbr
llvm.mips.dpsub.s.d
llvm.mips.dpsub.s.h
llvm.mips.dpsub.s.w
llvm.mips.dpsub.u.d
llvm.mips.dpsub.u.h
llvm.mips.dpsub.u.w
llvm.mips.dpsx.w.ph
llvm.mips.extp
llvm.mips.extpdp
llvm.mips.extr.r.w
llvm.mips.extr.rs.w
llvm.mips.extr.s.h
llvm.mips.extr.w
llvm.mips.fadd.d
llvm.mips.fadd.w
llvm.mips.fcaf.d
llvm.mips.fcaf.w
llvm.mips.fceq.d
llvm.mips.fceq.w
llvm.mips.fclass.d
llvm.mips.fclass.w
llvm.mips.fcle.d
llvm.mips.fcle.w
llvm.mips.fclt.d
llvm.mips.fclt.w
llvm.mips.fcne.d
llvm.mips.fcne.w
llvm.mips.fcor.d
llvm.mips.fcor.w
llvm.mips.fcueq.d
llvm.mips.fcueq.w
llvm.mips.fcule.d
llvm.mips.fcule.w
llvm.mips.fcult.d
llvm.mips.fcult.w
llvm.mips.fcun.d
llvm.mips.fcun.w
llvm.mips.fcune.d
llvm.mips.fcune.w
llvm.mips.fdiv.d
llvm.mips.fdiv.w
llvm.mips.fexdo.h
llvm.mips.fexdo.w
llvm.mips.fexp2.d
llvm.mips.fexp2.w
llvm.mips.fexupl.d
llvm.mips.fexupl.w
llvm.mips.fexupr.d
llvm.mips.fexupr.w
llvm.mips.ffint.s.d
llvm.mips.ffint.s.w
llvm.mips.ffint.u.d
llvm.mips.ffint.u.w
llvm.mips.ffql.d
llvm.mips.ffql.w
llvm.mips.ffqr.d
llvm.mips.ffqr.w
llvm.mips.fill.b
llvm.mips.fill.d
llvm.mips.fill.h
llvm.mips.fill.w
llvm.mips.flog2.d
llvm.mips.flog2.w
llvm.mips.fmadd.d
llvm.mips.fmadd.w
llvm.mips.fmax.a.d
llvm.mips.fmax.a.w
llvm.mips.fmax.d
llvm.mips.fmax.w
llvm.mips.fmin.a.d
llvm.mips.fmin.a.w
llvm.mips.fmin.d
llvm.mips.fmin.w
llvm.mips.fmsub.d
llvm.mips.fmsub.w
llvm.mips.fmul.d
llvm.mips.fmul.w
llvm.mips.frcp.d
llvm.mips.frcp.w
llvm.mips.frint.d
llvm.mips.frint.w
llvm.mips.frsqrt.d
llvm.mips.frsqrt.w
llvm.mips.fsaf.d
llvm.mips.fsaf.w
llvm.mips.fseq.d
llvm.mips.fseq.w
llvm.mips.fsle.d
llvm.mips.fsle.w
llvm.mips.fslt.d
llvm.mips.fslt.w
llvm.mips.fsne.d
llvm.mips.fsne.w
llvm.mips.fsor.d
llvm.mips.fsor.w
llvm.mips.fsqrt.d
llvm.mips.fsqrt.w
llvm.mips.fsub.d
llvm.mips.fsub.w
llvm.mips.fsueq.d
llvm.mips.fsueq.w
llvm.mips.fsule.d
llvm.mips.fsule.w
llvm.mips.fsult.d
llvm.mips.fsult.w
llvm.mips.fsun.d
llvm.mips.fsun.w
llvm.mips.fsune.d
llvm.mips.fsune.w
llvm.mips.ftint.s.d
llvm.mips.ftint.s.w
llvm.mips.ftint.u.d
llvm.mips.ftint.u.w
llvm.mips.ftq.h
llvm.mips.ftq.w
llvm.mips.ftrunc.s.d
llvm.mips.ftrunc.s.w
llvm.mips.ftrunc.u.d
llvm.mips.ftrunc.u.w
llvm.mips.hadd.s.d
llvm.mips.hadd.s.h
llvm.mips.hadd.s.w
llvm.mips.hadd.u.d
llvm.mips.hadd.u.h
llvm.mips.hadd.u.w
llvm.mips.hsub.s.d
llvm.mips.hsub.s.h
llvm.mips.hsub.s.w
llvm.mips.hsub.u.d
llvm.mips.hsub.u.h
llvm.mips.hsub.u.w
llvm.mips.ilvev.b
llvm.mips.ilvev.d
llvm.mips.ilvev.h
llvm.mips.ilvev.w
llvm.mips.ilvl.b
llvm.mips.ilvl.d
llvm.mips.ilvl.h
llvm.mips.ilvl.w
llvm.mips.ilvod.b
llvm.mips.ilvod.d
llvm.mips.ilvod.h
llvm.mips.ilvod.w
llvm.mips.ilvr.b
llvm.mips.ilvr.d
llvm.mips.ilvr.h
llvm.mips.ilvr.w
llvm.mips.insert.b
llvm.mips.insert.d
llvm.mips.insert.h
llvm.mips.insert.w
llvm.mips.insv
llvm.mips.insve.b
llvm.mips.insve.d
llvm.mips.insve.h
llvm.mips.insve.w
llvm.mips.lbux
llvm.mips.ld.b
llvm.mips.ld.d
llvm.mips.ld.h
llvm.mips.ld.w
llvm.mips.ldi.b
llvm.mips.ldi.d
llvm.mips.ldi.h
llvm.mips.ldi.w
llvm.mips.lhx
llvm.mips.lsa
llvm.mips.lwx
llvm.mips.madd
llvm.mips.madd.q.h
llvm.mips.madd.q.w
llvm.mips.maddr.q.h
llvm.mips.maddr.q.w
llvm.mips.maddu
llvm.mips.maddv.b
llvm.mips.maddv.d
llvm.mips.maddv.h
llvm.mips.maddv.w
llvm.mips.maq.s.w.phl
llvm.mips.maq.s.w.phr
llvm.mips.maq.sa.w.phl
llvm.mips.maq.sa.w.phr
llvm.mips.max.a.b
llvm.mips.max.a.d
llvm.mips.max.a.h
llvm.mips.max.a.w
llvm.mips.max.s.b
llvm.mips.max.s.d
llvm.mips.max.s.h
llvm.mips.max.s.w
llvm.mips.max.u.b
llvm.mips.max.u.d
llvm.mips.max.u.h
llvm.mips.max.u.w
llvm.mips.maxi.s.b
llvm.mips.maxi.s.d
llvm.mips.maxi.s.h
llvm.mips.maxi.s.w
llvm.mips.maxi.u.b
llvm.mips.maxi.u.d
llvm.mips.maxi.u.h
llvm.mips.maxi.u.w
llvm.mips.min.a.b
llvm.mips.min.a.d
llvm.mips.min.a.h
llvm.mips.min.a.w
llvm.mips.min.s.b
llvm.mips.min.s.d
llvm.mips.min.s.h
llvm.mips.min.s.w
llvm.mips.min.u.b
llvm.mips.min.u.d
llvm.mips.min.u.h
llvm.mips.min.u.w
llvm.mips.mini.s.b
llvm.mips.mini.s.d
llvm.mips.mini.s.h
llvm.mips.mini.s.w
llvm.mips.mini.u.b
llvm.mips.mini.u.d
llvm.mips.mini.u.h
llvm.mips.mini.u.w
llvm.mips.mod.s.b
llvm.mips.mod.s.d
llvm.mips.mod.s.h
llvm.mips.mod.s.w
llvm.mips.mod.u.b
llvm.mips.mod.u.d
llvm.mips.mod.u.h
llvm.mips.mod.u.w
llvm.mips.modsub
llvm.mips.move.v
llvm.mips.msub
llvm.mips.msub.q.h
llvm.mips.msub.q.w
llvm.mips.msubr.q.h
llvm.mips.msubr.q.w
llvm.mips.msubu
llvm.mips.msubv.b
llvm.mips.msubv.d
llvm.mips.msubv.h
llvm.mips.msubv.w
llvm.mips.mthlip
llvm.mips.mul.ph
llvm.mips.mul.q.h
llvm.mips.mul.q.w
llvm.mips.mul.s.ph
llvm.mips.muleq.s.w.phl
llvm.mips.muleq.s.w.phr
llvm.mips.muleu.s.ph.qbl
llvm.mips.muleu.s.ph.qbr
llvm.mips.mulq.rs.ph
llvm.mips.mulq.rs.w
llvm.mips.mulq.s.ph
llvm.mips.mulq.s.w
llvm.mips.mulr.q.h
llvm.mips.mulr.q.w
llvm.mips.mulsa.w.ph
llvm.mips.mulsaq.s.w.ph
llvm.mips.mult
llvm.mips.multu
llvm.mips.mulv.b
llvm.mips.mulv.d
llvm.mips.mulv.h
llvm.mips.mulv.w
llvm.mips.nloc.b
llvm.mips.nloc.d
llvm.mips.nloc.h
llvm.mips.nloc.w
llvm.mips.nlzc.b
llvm.mips.nlzc.d
llvm.mips.nlzc.h
llvm.mips.nlzc.w
llvm.mips.nor.v
llvm.mips.nori.b
llvm.mips.or.v
llvm.mips.ori.b
llvm.mips.packrl.ph
llvm.mips.pckev.b
llvm.mips.pckev.d
llvm.mips.pckev.h
llvm.mips.pckev.w
llvm.mips.pckod.b
llvm.mips.pckod.d
llvm.mips.pckod.h
llvm.mips.pckod.w
llvm.mips.pcnt.b
llvm.mips.pcnt.d
llvm.mips.pcnt.h
llvm.mips.pcnt.w
llvm.mips.pick.ph
llvm.mips.pick.qb
llvm.mips.preceq.w.phl
llvm.mips.preceq.w.phr
llvm.mips.precequ.ph.qbl
llvm.mips.precequ.ph.qbla
llvm.mips.precequ.ph.qbr
llvm.mips.precequ.ph.qbra
llvm.mips.preceu.ph.qbl
llvm.mips.preceu.ph.qbla
llvm.mips.preceu.ph.qbr
llvm.mips.preceu.ph.qbra
llvm.mips.precr.qb.ph
llvm.mips.precr.sra.ph.w
llvm.mips.precr.sra.r.ph.w
llvm.mips.precrq.ph.w
llvm.mips.precrq.qb.ph
llvm.mips.precrq.rs.ph.w
llvm.mips.precrqu.s.qb.ph
llvm.mips.prepend
llvm.mips.raddu.w.qb
llvm.mips.rddsp
llvm.mips.repl.ph
llvm.mips.repl.qb
llvm.mips.sat.s.b
llvm.mips.sat.s.d
llvm.mips.sat.s.h
llvm.mips.sat.s.w
llvm.mips.sat.u.b
llvm.mips.sat.u.d
llvm.mips.sat.u.h
llvm.mips.sat.u.w
llvm.mips.shf.b
llvm.mips.shf.h
llvm.mips.shf.w
llvm.mips.shilo
llvm.mips.shll.ph
llvm.mips.shll.qb
llvm.mips.shll.s.ph
llvm.mips.shll.s.w
llvm.mips.shra.ph
llvm.mips.shra.qb
llvm.mips.shra.r.ph
llvm.mips.shra.r.qb
llvm.mips.shra.r.w
llvm.mips.shrl.ph
llvm.mips.shrl.qb
llvm.mips.sld.b
llvm.mips.sld.d
llvm.mips.sld.h
llvm.mips.sld.w
llvm.mips.sldi.b
llvm.mips.sldi.d
llvm.mips.sldi.h
llvm.mips.sldi.w
llvm.mips.sll.b
llvm.mips.sll.d
llvm.mips.sll.h
llvm.mips.sll.w
llvm.mips.slli.b
llvm.mips.slli.d
llvm.mips.slli.h
llvm.mips.slli.w
llvm.mips.splat.b
llvm.mips.splat.d
llvm.mips.splat.h
llvm.mips.splat.w
llvm.mips.splati.b
llvm.mips.splati.d
llvm.mips.splati.h
llvm.mips.splati.w
llvm.mips.sra.b
llvm.mips.sra.d
llvm.mips.sra.h
llvm.mips.sra.w
llvm.mips.srai.b
llvm.mips.srai.d
llvm.mips.srai.h
llvm.mips.srai.w
llvm.mips.srar.b
llvm.mips.srar.d
llvm.mips.srar.h
llvm.mips.srar.w
llvm.mips.srari.b
llvm.mips.srari.d
llvm.mips.srari.h
llvm.mips.srari.w
llvm.mips.srl.b
llvm.mips.srl.d
llvm.mips.srl.h
llvm.mips.srl.w
llvm.mips.srli.b
llvm.mips.srli.d
llvm.mips.srli.h
llvm.mips.srli.w
llvm.mips.srlr.b
llvm.mips.srlr.d
llvm.mips.srlr.h
llvm.mips.srlr.w
llvm.mips.srlri.b
llvm.mips.srlri.d
llvm.mips.srlri.h
llvm.mips.srlri.w
llvm.mips.st.b
llvm.mips.st.d
llvm.mips.st.h
llvm.mips.st.w
llvm.mips.subq.ph
llvm.mips.subq.s.ph
llvm.mips.subq.s.w
llvm.mips.subqh.ph
llvm.mips.subqh.r.ph
llvm.mips.subqh.r.w
llvm.mips.subqh.w
llvm.mips.subs.s.b
llvm.mips.subs.s.d
llvm.mips.subs.s.h
llvm.mips.subs.s.w
llvm.mips.subs.u.b
llvm.mips.subs.u.d
llvm.mips.subs.u.h
llvm.mips.subs.u.w
llvm.mips.subsus.u.b
llvm.mips.subsus.u.d
llvm.mips.subsus.u.h
llvm.mips.subsus.u.w
llvm.mips.subsuu.s.b
llvm.mips.subsuu.s.d
llvm.mips.subsuu.s.h
llvm.mips.subsuu.s.w
llvm.mips.subu.ph
llvm.mips.subu.qb
llvm.mips.subu.s.ph
llvm.mips.subu.s.qb
llvm.mips.subuh.qb
llvm.mips.subuh.r.qb
llvm.mips.subv.b
llvm.mips.subv.d
llvm.mips.subv.h
llvm.mips.subv.w
llvm.mips.subvi.b
llvm.mips.subvi.d
llvm.mips.subvi.h
llvm.mips.subvi.w
llvm.mips.vshf.b
llvm.mips.vshf.d
llvm.mips.vshf.h
llvm.mips.vshf.w
llvm.mips.wrdsp
llvm.mips.xor.v
llvm.mips.xori.b
llvm.nvvm.abs.i
llvm.nvvm.abs.ll
llvm.nvvm.add.rm.d
llvm.nvvm.add.rm.f
llvm.nvvm.add.rm.ftz.f
llvm.nvvm.add.rn.d
llvm.nvvm.add.rn.f
llvm.nvvm.add.rn.ftz.f
llvm.nvvm.add.rp.d
llvm.nvvm.add.rp.f
llvm.nvvm.add.rp.ftz.f
llvm.nvvm.add.rz.d
llvm.nvvm.add.rz.f
llvm.nvvm.add.rz.ftz.f
llvm.nvvm.atomic.add.gen.f.cta
llvm.nvvm.atomic.add.gen.f.sys
llvm.nvvm.atomic.add.gen.i.cta
llvm.nvvm.atomic.add.gen.i.sys
llvm.nvvm.atomic.and.gen.i.cta
llvm.nvvm.atomic.and.gen.i.sys
llvm.nvvm.atomic.cas.gen.i.cta
llvm.nvvm.atomic.cas.gen.i.sys
llvm.nvvm.atomic.dec.gen.i.cta
llvm.nvvm.atomic.dec.gen.i.sys
llvm.nvvm.atomic.exch.gen.i.cta
llvm.nvvm.atomic.exch.gen.i.sys
llvm.nvvm.atomic.inc.gen.i.cta
llvm.nvvm.atomic.inc.gen.i.sys
llvm.nvvm.atomic.load.add.f32
llvm.nvvm.atomic.load.dec.32
llvm.nvvm.atomic.load.inc.32
llvm.nvvm.atomic.max.gen.i.cta
llvm.nvvm.atomic.max.gen.i.sys
llvm.nvvm.atomic.min.gen.i.cta
llvm.nvvm.atomic.min.gen.i.sys
llvm.nvvm.atomic.or.gen.i.cta
llvm.nvvm.atomic.or.gen.i.sys
llvm.nvvm.atomic.xor.gen.i.cta
llvm.nvvm.atomic.xor.gen.i.sys
llvm.nvvm.bar.sync
llvm.nvvm.barrier0
llvm.nvvm.barrier0.and
llvm.nvvm.barrier0.or
llvm.nvvm.barrier0.popc
llvm.nvvm.bitcast.d2ll
llvm.nvvm.bitcast.f2i
llvm.nvvm.bitcast.i2f
llvm.nvvm.bitcast.ll2d
llvm.nvvm.brev32
llvm.nvvm.brev64
llvm.nvvm.ceil.d
llvm.nvvm.ceil.f
llvm.nvvm.ceil.ftz.f
llvm.nvvm.clz.i
llvm.nvvm.clz.ll
llvm.nvvm.compiler.error
llvm.nvvm.compiler.warn
llvm.nvvm.cos.approx.f
llvm.nvvm.cos.approx.ftz.f
llvm.nvvm.d2f.rm
llvm.nvvm.d2f.rm.ftz
llvm.nvvm.d2f.rn
llvm.nvvm.d2f.rn.ftz
llvm.nvvm.d2f.rp
llvm.nvvm.d2f.rp.ftz
llvm.nvvm.d2f.rz
llvm.nvvm.d2f.rz.ftz
llvm.nvvm.d2i.hi
llvm.nvvm.d2i.lo
llvm.nvvm.d2i.rm
llvm.nvvm.d2i.rn
llvm.nvvm.d2i.rp
llvm.nvvm.d2i.rz
llvm.nvvm.d2ll.rm
llvm.nvvm.d2ll.rn
llvm.nvvm.d2ll.rp
llvm.nvvm.d2ll.rz
llvm.nvvm.d2ui.rm
llvm.nvvm.d2ui.rn
llvm.nvvm.d2ui.rp
llvm.nvvm.d2ui.rz
llvm.nvvm.d2ull.rm
llvm.nvvm.d2ull.rn
llvm.nvvm.d2ull.rp
llvm.nvvm.d2ull.rz
llvm.nvvm.div.approx.f
llvm.nvvm.div.approx.ftz.f
llvm.nvvm.div.rm.d
llvm.nvvm.div.rm.f
llvm.nvvm.div.rm.ftz.f
llvm.nvvm.div.rn.d
llvm.nvvm.div.rn.f
llvm.nvvm.div.rn.ftz.f
llvm.nvvm.div.rp.d
llvm.nvvm.div.rp.f
llvm.nvvm.div.rp.ftz.f
llvm.nvvm.div.rz.d
llvm.nvvm.div.rz.f
llvm.nvvm.div.rz.ftz.f
llvm.nvvm.ex2.approx.d
llvm.nvvm.ex2.approx.f
llvm.nvvm.ex2.approx.ftz.f
llvm.nvvm.f2h.rn
llvm.nvvm.f2h.rn.ftz
llvm.nvvm.f2i.rm
llvm.nvvm.f2i.rm.ftz
llvm.nvvm.f2i.rn
llvm.nvvm.f2i.rn.ftz
llvm.nvvm.f2i.rp
llvm.nvvm.f2i.rp.ftz
llvm.nvvm.f2i.rz
llvm.nvvm.f2i.rz.ftz
llvm.nvvm.f2ll.rm
llvm.nvvm.f2ll.rm.ftz
llvm.nvvm.f2ll.rn
llvm.nvvm.f2ll.rn.ftz
llvm.nvvm.f2ll.rp
llvm.nvvm.f2ll.rp.ftz
llvm.nvvm.f2ll.rz
llvm.nvvm.f2ll.rz.ftz
llvm.nvvm.f2ui.rm
llvm.nvvm.f2ui.rm.ftz
llvm.nvvm.f2ui.rn
llvm.nvvm.f2ui.rn.ftz
llvm.nvvm.f2ui.rp
llvm.nvvm.f2ui.rp.ftz
llvm.nvvm.f2ui.rz
llvm.nvvm.f2ui.rz.ftz
llvm.nvvm.f2ull.rm
llvm.nvvm.f2ull.rm.ftz
llvm.nvvm.f2ull.rn
llvm.nvvm.f2ull.rn.ftz
llvm.nvvm.f2ull.rp
llvm.nvvm.f2ull.rp.ftz
llvm.nvvm.f2ull.rz
llvm.nvvm.f2ull.rz.ftz
llvm.nvvm.fabs.d
llvm.nvvm.fabs.f
llvm.nvvm.fabs.ftz.f
llvm.nvvm.floor.d
llvm.nvvm.floor.f
llvm.nvvm.floor.ftz.f
llvm.nvvm.fma.rm.d
llvm.nvvm.fma.rm.f
llvm.nvvm.fma.rm.ftz.f
llvm.nvvm.fma.rn.d
llvm.nvvm.fma.rn.f
llvm.nvvm.fma.rn.ftz.f
llvm.nvvm.fma.rp.d
llvm.nvvm.fma.rp.f
llvm.nvvm.fma.rp.ftz.f
llvm.nvvm.fma.rz.d
llvm.nvvm.fma.rz.f
llvm.nvvm.fma.rz.ftz.f
llvm.nvvm.fmax.d
llvm.nvvm.fmax.f
llvm.nvvm.fmax.ftz.f
llvm.nvvm.fmin.d
llvm.nvvm.fmin.f
llvm.nvvm.fmin.ftz.f
llvm.nvvm.h2f
llvm.nvvm.i2d.rm
llvm.nvvm.i2d.rn
llvm.nvvm.i2d.rp
llvm.nvvm.i2d.rz
llvm.nvvm.i2f.rm
llvm.nvvm.i2f.rn
llvm.nvvm.i2f.rp
llvm.nvvm.i2f.rz
llvm.nvvm.isspacep.const
llvm.nvvm.isspacep.global
llvm.nvvm.isspacep.local
llvm.nvvm.isspacep.shared
llvm.nvvm.istypep.sampler
llvm.nvvm.istypep.surface
llvm.nvvm.istypep.texture
llvm.nvvm.ldg.global.f
llvm.nvvm.ldg.global.i
llvm.nvvm.ldg.global.p
llvm.nvvm.ldu.global.f
llvm.nvvm.ldu.global.i
llvm.nvvm.ldu.global.p
llvm.nvvm.lg2.approx.d
llvm.nvvm.lg2.approx.f
llvm.nvvm.lg2.approx.ftz.f
llvm.nvvm.ll2d.rm
llvm.nvvm.ll2d.rn
llvm.nvvm.ll2d.rp
llvm.nvvm.ll2d.rz
llvm.nvvm.ll2f.rm
llvm.nvvm.ll2f.rn
llvm.nvvm.ll2f.rp
llvm.nvvm.ll2f.rz
llvm.nvvm.lohi.i2d
llvm.nvvm.max.i
llvm.nvvm.max.ll
llvm.nvvm.max.ui
llvm.nvvm.max.ull
llvm.nvvm.membar.cta
llvm.nvvm.membar.gl
llvm.nvvm.membar.sys
llvm.nvvm.min.i
llvm.nvvm.min.ll
llvm.nvvm.min.ui
llvm.nvvm.min.ull
llvm.nvvm.move.double
llvm.nvvm.move.float
llvm.nvvm.move.i16
llvm.nvvm.move.i32
llvm.nvvm.move.i64
llvm.nvvm.move.ptr
llvm.nvvm.mul.rm.d
llvm.nvvm.mul.rm.f
llvm.nvvm.mul.rm.ftz.f
llvm.nvvm.mul.rn.d
llvm.nvvm.mul.rn.f
llvm.nvvm.mul.rn.ftz.f
llvm.nvvm.mul.rp.d
llvm.nvvm.mul.rp.f
llvm.nvvm.mul.rp.ftz.f
llvm.nvvm.mul.rz.d
llvm.nvvm.mul.rz.f
llvm.nvvm.mul.rz.ftz.f
llvm.nvvm.mul24.i
llvm.nvvm.mul24.ui
llvm.nvvm.mulhi.i
llvm.nvvm.mulhi.ll
llvm.nvvm.mulhi.ui
llvm.nvvm.mulhi.ull
llvm.nvvm.popc.i
llvm.nvvm.popc.ll
llvm.nvvm.prmt
llvm.nvvm.ptr.constant.to.gen
llvm.nvvm.ptr.gen.to.constant
llvm.nvvm.ptr.gen.to.global
llvm.nvvm.ptr.gen.to.local
llvm.nvvm.ptr.gen.to.param
llvm.nvvm.ptr.gen.to.shared
llvm.nvvm.ptr.global.to.gen
llvm.nvvm.ptr.local.to.gen
llvm.nvvm.ptr.shared.to.gen
llvm.nvvm.rcp.approx.ftz.d
llvm.nvvm.rcp.rm.d
llvm.nvvm.rcp.rm.f
llvm.nvvm.rcp.rm.ftz.f
llvm.nvvm.rcp.rn.d
llvm.nvvm.rcp.rn.f
llvm.nvvm.rcp.rn.ftz.f
llvm.nvvm.rcp.rp.d
llvm.nvvm.rcp.rp.f
llvm.nvvm.rcp.rp.ftz.f
llvm.nvvm.rcp.rz.d
llvm.nvvm.rcp.rz.f
llvm.nvvm.rcp.rz.ftz.f
llvm.nvvm.read.ptx.sreg.clock
llvm.nvvm.read.ptx.sreg.clock64
llvm.nvvm.read.ptx.sreg.ctaid.w
llvm.nvvm.read.ptx.sreg.ctaid.x
llvm.nvvm.read.ptx.sreg.ctaid.y
llvm.nvvm.read.ptx.sreg.ctaid.z
llvm.nvvm.read.ptx.sreg.envreg0
llvm.nvvm.read.ptx.sreg.envreg1
llvm.nvvm.read.ptx.sreg.envreg10
llvm.nvvm.read.ptx.sreg.envreg11
llvm.nvvm.read.ptx.sreg.envreg12
llvm.nvvm.read.ptx.sreg.envreg13
llvm.nvvm.read.ptx.sreg.envreg14
llvm.nvvm.read.ptx.sreg.envreg15
llvm.nvvm.read.ptx.sreg.envreg16
llvm.nvvm.read.ptx.sreg.envreg17
llvm.nvvm.read.ptx.sreg.envreg18
llvm.nvvm.read.ptx.sreg.envreg19
llvm.nvvm.read.ptx.sreg.envreg2
llvm.nvvm.read.ptx.sreg.envreg20
llvm.nvvm.read.ptx.sreg.envreg21
llvm.nvvm.read.ptx.sreg.envreg22
llvm.nvvm.read.ptx.sreg.envreg23
llvm.nvvm.read.ptx.sreg.envreg24
llvm.nvvm.read.ptx.sreg.envreg25
llvm.nvvm.read.ptx.sreg.envreg26
llvm.nvvm.read.ptx.sreg.envreg27
llvm.nvvm.read.ptx.sreg.envreg28
llvm.nvvm.read.ptx.sreg.envreg29
llvm.nvvm.read.ptx.sreg.envreg3
llvm.nvvm.read.ptx.sreg.envreg30
llvm.nvvm.read.ptx.sreg.envreg31
llvm.nvvm.read.ptx.sreg.envreg4
llvm.nvvm.read.ptx.sreg.envreg5
llvm.nvvm.read.ptx.sreg.envreg6
llvm.nvvm.read.ptx.sreg.envreg7
llvm.nvvm.read.ptx.sreg.envreg8
llvm.nvvm.read.ptx.sreg.envreg9
llvm.nvvm.read.ptx.sreg.gridid
llvm.nvvm.read.ptx.sreg.laneid
llvm.nvvm.read.ptx.sreg.lanemask.eq
llvm.nvvm.read.ptx.sreg.lanemask.ge
llvm.nvvm.read.ptx.sreg.lanemask.gt
llvm.nvvm.read.ptx.sreg.lanemask.le
llvm.nvvm.read.ptx.sreg.lanemask.lt
llvm.nvvm.read.ptx.sreg.nctaid.w
llvm.nvvm.read.ptx.sreg.nctaid.x
llvm.nvvm.read.ptx.sreg.nctaid.y
llvm.nvvm.read.ptx.sreg.nctaid.z
llvm.nvvm.read.ptx.sreg.nsmid
llvm.nvvm.read.ptx.sreg.ntid.w
llvm.nvvm.read.ptx.sreg.ntid.x
llvm.nvvm.read.ptx.sreg.ntid.y
llvm.nvvm.read.ptx.sreg.ntid.z
llvm.nvvm.read.ptx.sreg.nwarpid
llvm.nvvm.read.ptx.sreg.pm0
llvm.nvvm.read.ptx.sreg.pm1
llvm.nvvm.read.ptx.sreg.pm2
llvm.nvvm.read.ptx.sreg.pm3
llvm.nvvm.read.ptx.sreg.smid
llvm.nvvm.read.ptx.sreg.tid.w
llvm.nvvm.read.ptx.sreg.tid.x
llvm.nvvm.read.ptx.sreg.tid.y
llvm.nvvm.read.ptx.sreg.tid.z
llvm.nvvm.read.ptx.sreg.warpid
llvm.nvvm.read.ptx.sreg.warpsize
llvm.nvvm.reflect
llvm.nvvm.rotate.b32
llvm.nvvm.rotate.b64
llvm.nvvm.rotate.right.b64
llvm.nvvm.round.d
llvm.nvvm.round.f
llvm.nvvm.round.ftz.f
llvm.nvvm.rsqrt.approx.d
llvm.nvvm.rsqrt.approx.f
llvm.nvvm.rsqrt.approx.ftz.f
llvm.nvvm.sad.i
llvm.nvvm.sad.ui
llvm.nvvm.saturate.d
llvm.nvvm.saturate.f
llvm.nvvm.saturate.ftz.f
llvm.nvvm.shfl.bfly.f32
llvm.nvvm.shfl.bfly.i32
llvm.nvvm.shfl.down.f32
llvm.nvvm.shfl.down.i32
llvm.nvvm.shfl.idx.f32
llvm.nvvm.shfl.idx.i32
llvm.nvvm.shfl.up.f32
llvm.nvvm.shfl.up.i32
llvm.nvvm.sin.approx.f
llvm.nvvm.sin.approx.ftz.f
llvm.nvvm.sqrt.approx.f
llvm.nvvm.sqrt.approx.ftz.f
llvm.nvvm.sqrt.f
llvm.nvvm.sqrt.rm.d
llvm.nvvm.sqrt.rm.f
llvm.nvvm.sqrt.rm.ftz.f
llvm.nvvm.sqrt.rn.d
llvm.nvvm.sqrt.rn.f
llvm.nvvm.sqrt.rn.ftz.f
llvm.nvvm.sqrt.rp.d
llvm.nvvm.sqrt.rp.f
llvm.nvvm.sqrt.rp.ftz.f
llvm.nvvm.sqrt.rz.d
llvm.nvvm.sqrt.rz.f
llvm.nvvm.sqrt.rz.ftz.f
llvm.nvvm.suld.1d.array.i16.clamp
llvm.nvvm.suld.1d.array.i16.trap
llvm.nvvm.suld.1d.array.i16.zero
llvm.nvvm.suld.1d.array.i32.clamp
llvm.nvvm.suld.1d.array.i32.trap
llvm.nvvm.suld.1d.array.i32.zero
llvm.nvvm.suld.1d.array.i64.clamp
llvm.nvvm.suld.1d.array.i64.trap
llvm.nvvm.suld.1d.array.i64.zero
llvm.nvvm.suld.1d.array.i8.clamp
llvm.nvvm.suld.1d.array.i8.trap
llvm.nvvm.suld.1d.array.i8.zero
llvm.nvvm.suld.1d.array.v2i16.clamp
llvm.nvvm.suld.1d.array.v2i16.trap
llvm.nvvm.suld.1d.array.v2i16.zero
llvm.nvvm.suld.1d.array.v2i32.clamp
llvm.nvvm.suld.1d.array.v2i32.trap
llvm.nvvm.suld.1d.array.v2i32.zero
llvm.nvvm.suld.1d.array.v2i64.clamp
llvm.nvvm.suld.1d.array.v2i64.trap
llvm.nvvm.suld.1d.array.v2i64.zero
llvm.nvvm.suld.1d.array.v2i8.clamp
llvm.nvvm.suld.1d.array.v2i8.trap
llvm.nvvm.suld.1d.array.v2i8.zero
llvm.nvvm.suld.1d.array.v4i16.clamp
llvm.nvvm.suld.1d.array.v4i16.trap
llvm.nvvm.suld.1d.array.v4i16.zero
llvm.nvvm.suld.1d.array.v4i32.clamp
llvm.nvvm.suld.1d.array.v4i32.trap
llvm.nvvm.suld.1d.array.v4i32.zero
llvm.nvvm.suld.1d.array.v4i8.clamp
llvm.nvvm.suld.1d.array.v4i8.trap
llvm.nvvm.suld.1d.array.v4i8.zero
llvm.nvvm.suld.1d.i16.clamp
llvm.nvvm.suld.1d.i16.trap
llvm.nvvm.suld.1d.i16.zero
llvm.nvvm.suld.1d.i32.clamp
llvm.nvvm.suld.1d.i32.trap
llvm.nvvm.suld.1d.i32.zero
llvm.nvvm.suld.1d.i64.clamp
llvm.nvvm.suld.1d.i64.trap
llvm.nvvm.suld.1d.i64.zero
llvm.nvvm.suld.1d.i8.clamp
llvm.nvvm.suld.1d.i8.trap
llvm.nvvm.suld.1d.i8.zero
llvm.nvvm.suld.1d.v2i16.clamp
llvm.nvvm.suld.1d.v2i16.trap
llvm.nvvm.suld.1d.v2i16.zero
llvm.nvvm.suld.1d.v2i32.clamp
llvm.nvvm.suld.1d.v2i32.trap
llvm.nvvm.suld.1d.v2i32.zero
llvm.nvvm.suld.1d.v2i64.clamp
llvm.nvvm.suld.1d.v2i64.trap
llvm.nvvm.suld.1d.v2i64.zero
llvm.nvvm.suld.1d.v2i8.clamp
llvm.nvvm.suld.1d.v2i8.trap
llvm.nvvm.suld.1d.v2i8.zero
llvm.nvvm.suld.1d.v4i16.clamp
llvm.nvvm.suld.1d.v4i16.trap
llvm.nvvm.suld.1d.v4i16.zero
llvm.nvvm.suld.1d.v4i32.clamp
llvm.nvvm.suld.1d.v4i32.trap
llvm.nvvm.suld.1d.v4i32.zero
llvm.nvvm.suld.1d.v4i8.clamp
llvm.nvvm.suld.1d.v4i8.trap
llvm.nvvm.suld.1d.v4i8.zero
llvm.nvvm.suld.2d.array.i16.clamp
llvm.nvvm.suld.2d.array.i16.trap
llvm.nvvm.suld.2d.array.i16.zero
llvm.nvvm.suld.2d.array.i32.clamp
llvm.nvvm.suld.2d.array.i32.trap
llvm.nvvm.suld.2d.array.i32.zero
llvm.nvvm.suld.2d.array.i64.clamp
llvm.nvvm.suld.2d.array.i64.trap
llvm.nvvm.suld.2d.array.i64.zero
llvm.nvvm.suld.2d.array.i8.clamp
llvm.nvvm.suld.2d.array.i8.trap
llvm.nvvm.suld.2d.array.i8.zero
llvm.nvvm.suld.2d.array.v2i16.clamp
llvm.nvvm.suld.2d.array.v2i16.trap
llvm.nvvm.suld.2d.array.v2i16.zero
llvm.nvvm.suld.2d.array.v2i32.clamp
llvm.nvvm.suld.2d.array.v2i32.trap
llvm.nvvm.suld.2d.array.v2i32.zero
llvm.nvvm.suld.2d.array.v2i64.clamp
llvm.nvvm.suld.2d.array.v2i64.trap
llvm.nvvm.suld.2d.array.v2i64.zero
llvm.nvvm.suld.2d.array.v2i8.clamp
llvm.nvvm.suld.2d.array.v2i8.trap
llvm.nvvm.suld.2d.array.v2i8.zero
llvm.nvvm.suld.2d.array.v4i16.clamp
llvm.nvvm.suld.2d.array.v4i16.trap
llvm.nvvm.suld.2d.array.v4i16.zero
llvm.nvvm.suld.2d.array.v4i32.clamp
llvm.nvvm.suld.2d.array.v4i32.trap
llvm.nvvm.suld.2d.array.v4i32.zero
llvm.nvvm.suld.2d.array.v4i8.clamp
llvm.nvvm.suld.2d.array.v4i8.trap
llvm.nvvm.suld.2d.array.v4i8.zero
llvm.nvvm.suld.2d.i16.clamp
llvm.nvvm.suld.2d.i16.trap
llvm.nvvm.suld.2d.i16.zero
llvm.nvvm.suld.2d.i32.clamp
llvm.nvvm.suld.2d.i32.trap
llvm.nvvm.suld.2d.i32.zero
llvm.nvvm.suld.2d.i64.clamp
llvm.nvvm.suld.2d.i64.trap
llvm.nvvm.suld.2d.i64.zero
llvm.nvvm.suld.2d.i8.clamp
llvm.nvvm.suld.2d.i8.trap
llvm.nvvm.suld.2d.i8.zero
llvm.nvvm.suld.2d.v2i16.clamp
llvm.nvvm.suld.2d.v2i16.trap
llvm.nvvm.suld.2d.v2i16.zero
llvm.nvvm.suld.2d.v2i32.clamp
llvm.nvvm.suld.2d.v2i32.trap
llvm.nvvm.suld.2d.v2i32.zero
llvm.nvvm.suld.2d.v2i64.clamp
llvm.nvvm.suld.2d.v2i64.trap
llvm.nvvm.suld.2d.v2i64.zero
llvm.nvvm.suld.2d.v2i8.clamp
llvm.nvvm.suld.2d.v2i8.trap
llvm.nvvm.suld.2d.v2i8.zero
llvm.nvvm.suld.2d.v4i16.clamp
llvm.nvvm.suld.2d.v4i16.trap
llvm.nvvm.suld.2d.v4i16.zero
llvm.nvvm.suld.2d.v4i32.clamp
llvm.nvvm.suld.2d.v4i32.trap
llvm.nvvm.suld.2d.v4i32.zero
llvm.nvvm.suld.2d.v4i8.clamp
llvm.nvvm.suld.2d.v4i8.trap
llvm.nvvm.suld.2d.v4i8.zero
llvm.nvvm.suld.3d.i16.clamp
llvm.nvvm.suld.3d.i16.trap
llvm.nvvm.suld.3d.i16.zero
llvm.nvvm.suld.3d.i32.clamp
llvm.nvvm.suld.3d.i32.trap
llvm.nvvm.suld.3d.i32.zero
llvm.nvvm.suld.3d.i64.clamp
llvm.nvvm.suld.3d.i64.trap
llvm.nvvm.suld.3d.i64.zero
llvm.nvvm.suld.3d.i8.clamp
llvm.nvvm.suld.3d.i8.trap
llvm.nvvm.suld.3d.i8.zero
llvm.nvvm.suld.3d.v2i16.clamp
llvm.nvvm.suld.3d.v2i16.trap
llvm.nvvm.suld.3d.v2i16.zero
llvm.nvvm.suld.3d.v2i32.clamp
llvm.nvvm.suld.3d.v2i32.trap
llvm.nvvm.suld.3d.v2i32.zero
llvm.nvvm.suld.3d.v2i64.clamp
llvm.nvvm.suld.3d.v2i64.trap
llvm.nvvm.suld.3d.v2i64.zero
llvm.nvvm.suld.3d.v2i8.clamp
llvm.nvvm.suld.3d.v2i8.trap
llvm.nvvm.suld.3d.v2i8.zero
llvm.nvvm.suld.3d.v4i16.clamp
llvm.nvvm.suld.3d.v4i16.trap
llvm.nvvm.suld.3d.v4i16.zero
llvm.nvvm.suld.3d.v4i32.clamp
llvm.nvvm.suld.3d.v4i32.trap
llvm.nvvm.suld.3d.v4i32.zero
llvm.nvvm.suld.3d.v4i8.clamp
llvm.nvvm.suld.3d.v4i8.trap
llvm.nvvm.suld.3d.v4i8.zero
llvm.nvvm.suq.array.size
llvm.nvvm.suq.channel.data.type
llvm.nvvm.suq.channel.order
llvm.nvvm.suq.depth
llvm.nvvm.suq.height
llvm.nvvm.suq.width
llvm.nvvm.sust.b.1d.array.i16.clamp
llvm.nvvm.sust.b.1d.array.i16.trap
llvm.nvvm.sust.b.1d.array.i16.zero
llvm.nvvm.sust.b.1d.array.i32.clamp
llvm.nvvm.sust.b.1d.array.i32.trap
llvm.nvvm.sust.b.1d.array.i32.zero
llvm.nvvm.sust.b.1d.array.i64.clamp
llvm.nvvm.sust.b.1d.array.i64.trap
llvm.nvvm.sust.b.1d.array.i64.zero
llvm.nvvm.sust.b.1d.array.i8.clamp
llvm.nvvm.sust.b.1d.array.i8.trap
llvm.nvvm.sust.b.1d.array.i8.zero
llvm.nvvm.sust.b.1d.array.v2i16.clamp
llvm.nvvm.sust.b.1d.array.v2i16.trap
llvm.nvvm.sust.b.1d.array.v2i16.zero
llvm.nvvm.sust.b.1d.array.v2i32.clamp
llvm.nvvm.sust.b.1d.array.v2i32.trap
llvm.nvvm.sust.b.1d.array.v2i32.zero
llvm.nvvm.sust.b.1d.array.v2i64.clamp
llvm.nvvm.sust.b.1d.array.v2i64.trap
llvm.nvvm.sust.b.1d.array.v2i64.zero
llvm.nvvm.sust.b.1d.array.v2i8.clamp
llvm.nvvm.sust.b.1d.array.v2i8.trap
llvm.nvvm.sust.b.1d.array.v2i8.zero
llvm.nvvm.sust.b.1d.array.v4i16.clamp
llvm.nvvm.sust.b.1d.array.v4i16.trap
llvm.nvvm.sust.b.1d.array.v4i16.zero
llvm.nvvm.sust.b.1d.array.v4i32.clamp
llvm.nvvm.sust.b.1d.array.v4i32.trap
llvm.nvvm.sust.b.1d.array.v4i32.zero
llvm.nvvm.sust.b.1d.array.v4i8.clamp
llvm.nvvm.sust.b.1d.array.v4i8.trap
llvm.nvvm.sust.b.1d.array.v4i8.zero
llvm.nvvm.sust.b.1d.i16.clamp
llvm.nvvm.sust.b.1d.i16.trap
llvm.nvvm.sust.b.1d.i16.zero
llvm.nvvm.sust.b.1d.i32.clamp
llvm.nvvm.sust.b.1d.i32.trap
llvm.nvvm.sust.b.1d.i32.zero
llvm.nvvm.sust.b.1d.i64.clamp
llvm.nvvm.sust.b.1d.i64.trap
llvm.nvvm.sust.b.1d.i64.zero
llvm.nvvm.sust.b.1d.i8.clamp
llvm.nvvm.sust.b.1d.i8.trap
llvm.nvvm.sust.b.1d.i8.zero
llvm.nvvm.sust.b.1d.v2i16.clamp
llvm.nvvm.sust.b.1d.v2i16.trap
llvm.nvvm.sust.b.1d.v2i16.zero
llvm.nvvm.sust.b.1d.v2i32.clamp
llvm.nvvm.sust.b.1d.v2i32.trap
llvm.nvvm.sust.b.1d.v2i32.zero
llvm.nvvm.sust.b.1d.v2i64.clamp
llvm.nvvm.sust.b.1d.v2i64.trap
llvm.nvvm.sust.b.1d.v2i64.zero
llvm.nvvm.sust.b.1d.v2i8.clamp
llvm.nvvm.sust.b.1d.v2i8.trap
llvm.nvvm.sust.b.1d.v2i8.zero
llvm.nvvm.sust.b.1d.v4i16.clamp
llvm.nvvm.sust.b.1d.v4i16.trap
llvm.nvvm.sust.b.1d.v4i16.zero
llvm.nvvm.sust.b.1d.v4i32.clamp
llvm.nvvm.sust.b.1d.v4i32.trap
llvm.nvvm.sust.b.1d.v4i32.zero
llvm.nvvm.sust.b.1d.v4i8.clamp
llvm.nvvm.sust.b.1d.v4i8.trap
llvm.nvvm.sust.b.1d.v4i8.zero
llvm.nvvm.sust.b.2d.array.i16.clamp
llvm.nvvm.sust.b.2d.array.i16.trap
llvm.nvvm.sust.b.2d.array.i16.zero
llvm.nvvm.sust.b.2d.array.i32.clamp
llvm.nvvm.sust.b.2d.array.i32.trap
llvm.nvvm.sust.b.2d.array.i32.zero
llvm.nvvm.sust.b.2d.array.i64.clamp
llvm.nvvm.sust.b.2d.array.i64.trap
llvm.nvvm.sust.b.2d.array.i64.zero
llvm.nvvm.sust.b.2d.array.i8.clamp
llvm.nvvm.sust.b.2d.array.i8.trap
llvm.nvvm.sust.b.2d.array.i8.zero
llvm.nvvm.sust.b.2d.array.v2i16.clamp
llvm.nvvm.sust.b.2d.array.v2i16.trap
llvm.nvvm.sust.b.2d.array.v2i16.zero
llvm.nvvm.sust.b.2d.array.v2i32.clamp
llvm.nvvm.sust.b.2d.array.v2i32.trap
llvm.nvvm.sust.b.2d.array.v2i32.zero
llvm.nvvm.sust.b.2d.array.v2i64.clamp
llvm.nvvm.sust.b.2d.array.v2i64.trap
llvm.nvvm.sust.b.2d.array.v2i64.zero
llvm.nvvm.sust.b.2d.array.v2i8.clamp
llvm.nvvm.sust.b.2d.array.v2i8.trap
llvm.nvvm.sust.b.2d.array.v2i8.zero
llvm.nvvm.sust.b.2d.array.v4i16.clamp
llvm.nvvm.sust.b.2d.array.v4i16.trap
llvm.nvvm.sust.b.2d.array.v4i16.zero
llvm.nvvm.sust.b.2d.array.v4i32.clamp
llvm.nvvm.sust.b.2d.array.v4i32.trap
llvm.nvvm.sust.b.2d.array.v4i32.zero
llvm.nvvm.sust.b.2d.array.v4i8.clamp
llvm.nvvm.sust.b.2d.array.v4i8.trap
llvm.nvvm.sust.b.2d.array.v4i8.zero
llvm.nvvm.sust.b.2d.i16.clamp
llvm.nvvm.sust.b.2d.i16.trap
llvm.nvvm.sust.b.2d.i16.zero
llvm.nvvm.sust.b.2d.i32.clamp
llvm.nvvm.sust.b.2d.i32.trap
llvm.nvvm.sust.b.2d.i32.zero
llvm.nvvm.sust.b.2d.i64.clamp
llvm.nvvm.sust.b.2d.i64.trap
llvm.nvvm.sust.b.2d.i64.zero
llvm.nvvm.sust.b.2d.i8.clamp
llvm.nvvm.sust.b.2d.i8.trap
llvm.nvvm.sust.b.2d.i8.zero
llvm.nvvm.sust.b.2d.v2i16.clamp
llvm.nvvm.sust.b.2d.v2i16.trap
llvm.nvvm.sust.b.2d.v2i16.zero
llvm.nvvm.sust.b.2d.v2i32.clamp
llvm.nvvm.sust.b.2d.v2i32.trap
llvm.nvvm.sust.b.2d.v2i32.zero
llvm.nvvm.sust.b.2d.v2i64.clamp
llvm.nvvm.sust.b.2d.v2i64.trap
llvm.nvvm.sust.b.2d.v2i64.zero
llvm.nvvm.sust.b.2d.v2i8.clamp
llvm.nvvm.sust.b.2d.v2i8.trap
llvm.nvvm.sust.b.2d.v2i8.zero
llvm.nvvm.sust.b.2d.v4i16.clamp
llvm.nvvm.sust.b.2d.v4i16.trap
llvm.nvvm.sust.b.2d.v4i16.zero
llvm.nvvm.sust.b.2d.v4i32.clamp
llvm.nvvm.sust.b.2d.v4i32.trap
llvm.nvvm.sust.b.2d.v4i32.zero
llvm.nvvm.sust.b.2d.v4i8.clamp
llvm.nvvm.sust.b.2d.v4i8.trap
llvm.nvvm.sust.b.2d.v4i8.zero
llvm.nvvm.sust.b.3d.i16.clamp
llvm.nvvm.sust.b.3d.i16.trap
llvm.nvvm.sust.b.3d.i16.zero
llvm.nvvm.sust.b.3d.i32.clamp
llvm.nvvm.sust.b.3d.i32.trap
llvm.nvvm.sust.b.3d.i32.zero
llvm.nvvm.sust.b.3d.i64.clamp
llvm.nvvm.sust.b.3d.i64.trap
llvm.nvvm.sust.b.3d.i64.zero
llvm.nvvm.sust.b.3d.i8.clamp
llvm.nvvm.sust.b.3d.i8.trap
llvm.nvvm.sust.b.3d.i8.zero
llvm.nvvm.sust.b.3d.v2i16.clamp
llvm.nvvm.sust.b.3d.v2i16.trap
llvm.nvvm.sust.b.3d.v2i16.zero
llvm.nvvm.sust.b.3d.v2i32.clamp
llvm.nvvm.sust.b.3d.v2i32.trap
llvm.nvvm.sust.b.3d.v2i32.zero
llvm.nvvm.sust.b.3d.v2i64.clamp
llvm.nvvm.sust.b.3d.v2i64.trap
llvm.nvvm.sust.b.3d.v2i64.zero
llvm.nvvm.sust.b.3d.v2i8.clamp
llvm.nvvm.sust.b.3d.v2i8.trap
llvm.nvvm.sust.b.3d.v2i8.zero
llvm.nvvm.sust.b.3d.v4i16.clamp
llvm.nvvm.sust.b.3d.v4i16.trap
llvm.nvvm.sust.b.3d.v4i16.zero
llvm.nvvm.sust.b.3d.v4i32.clamp
llvm.nvvm.sust.b.3d.v4i32.trap
llvm.nvvm.sust.b.3d.v4i32.zero
llvm.nvvm.sust.b.3d.v4i8.clamp
llvm.nvvm.sust.b.3d.v4i8.trap
llvm.nvvm.sust.b.3d.v4i8.zero
llvm.nvvm.sust.p.1d.array.i16.trap
llvm.nvvm.sust.p.1d.array.i32.trap
llvm.nvvm.sust.p.1d.array.i8.trap
llvm.nvvm.sust.p.1d.array.v2i16.trap
llvm.nvvm.sust.p.1d.array.v2i32.trap
llvm.nvvm.sust.p.1d.array.v2i8.trap
llvm.nvvm.sust.p.1d.array.v4i16.trap
llvm.nvvm.sust.p.1d.array.v4i32.trap
llvm.nvvm.sust.p.1d.array.v4i8.trap
llvm.nvvm.sust.p.1d.i16.trap
llvm.nvvm.sust.p.1d.i32.trap
llvm.nvvm.sust.p.1d.i8.trap
llvm.nvvm.sust.p.1d.v2i16.trap
llvm.nvvm.sust.p.1d.v2i32.trap
llvm.nvvm.sust.p.1d.v2i8.trap
llvm.nvvm.sust.p.1d.v4i16.trap
llvm.nvvm.sust.p.1d.v4i32.trap
llvm.nvvm.sust.p.1d.v4i8.trap
llvm.nvvm.sust.p.2d.array.i16.trap
llvm.nvvm.sust.p.2d.array.i32.trap
llvm.nvvm.sust.p.2d.array.i8.trap
llvm.nvvm.sust.p.2d.array.v2i16.trap
llvm.nvvm.sust.p.2d.array.v2i32.trap
llvm.nvvm.sust.p.2d.array.v2i8.trap
llvm.nvvm.sust.p.2d.array.v4i16.trap
llvm.nvvm.sust.p.2d.array.v4i32.trap
llvm.nvvm.sust.p.2d.array.v4i8.trap
llvm.nvvm.sust.p.2d.i16.trap
llvm.nvvm.sust.p.2d.i32.trap
llvm.nvvm.sust.p.2d.i8.trap
llvm.nvvm.sust.p.2d.v2i16.trap
llvm.nvvm.sust.p.2d.v2i32.trap
llvm.nvvm.sust.p.2d.v2i8.trap
llvm.nvvm.sust.p.2d.v4i16.trap
llvm.nvvm.sust.p.2d.v4i32.trap
llvm.nvvm.sust.p.2d.v4i8.trap
llvm.nvvm.sust.p.3d.i16.trap
llvm.nvvm.sust.p.3d.i32.trap
llvm.nvvm.sust.p.3d.i8.trap
llvm.nvvm.sust.p.3d.v2i16.trap
llvm.nvvm.sust.p.3d.v2i32.trap
llvm.nvvm.sust.p.3d.v2i8.trap
llvm.nvvm.sust.p.3d.v4i16.trap
llvm.nvvm.sust.p.3d.v4i32.trap
llvm.nvvm.sust.p.3d.v4i8.trap
llvm.nvvm.swap.lo.hi.b64
llvm.nvvm.tex.1d.array.grad.v4f32.f32
llvm.nvvm.tex.1d.array.grad.v4s32.f32
llvm.nvvm.tex.1d.array.grad.v4u32.f32
llvm.nvvm.tex.1d.array.level.v4f32.f32
llvm.nvvm.tex.1d.array.level.v4s32.f32
llvm.nvvm.tex.1d.array.level.v4u32.f32
llvm.nvvm.tex.1d.array.v4f32.f32
llvm.nvvm.tex.1d.array.v4f32.s32
llvm.nvvm.tex.1d.array.v4s32.f32
llvm.nvvm.tex.1d.array.v4s32.s32
llvm.nvvm.tex.1d.array.v4u32.f32
llvm.nvvm.tex.1d.array.v4u32.s32
llvm.nvvm.tex.1d.grad.v4f32.f32
llvm.nvvm.tex.1d.grad.v4s32.f32
llvm.nvvm.tex.1d.grad.v4u32.f32
llvm.nvvm.tex.1d.level.v4f32.f32
llvm.nvvm.tex.1d.level.v4s32.f32
llvm.nvvm.tex.1d.level.v4u32.f32
llvm.nvvm.tex.1d.v4f32.f32
llvm.nvvm.tex.1d.v4f32.s32
llvm.nvvm.tex.1d.v4s32.f32
llvm.nvvm.tex.1d.v4s32.s32
llvm.nvvm.tex.1d.v4u32.f32
llvm.nvvm.tex.1d.v4u32.s32
llvm.nvvm.tex.2d.array.grad.v4f32.f32
llvm.nvvm.tex.2d.array.grad.v4s32.f32
llvm.nvvm.tex.2d.array.grad.v4u32.f32
llvm.nvvm.tex.2d.array.level.v4f32.f32
llvm.nvvm.tex.2d.array.level.v4s32.f32
llvm.nvvm.tex.2d.array.level.v4u32.f32
llvm.nvvm.tex.2d.array.v4f32.f32
llvm.nvvm.tex.2d.array.v4f32.s32
llvm.nvvm.tex.2d.array.v4s32.f32
llvm.nvvm.tex.2d.array.v4s32.s32
llvm.nvvm.tex.2d.array.v4u32.f32
llvm.nvvm.tex.2d.array.v4u32.s32
llvm.nvvm.tex.2d.grad.v4f32.f32
llvm.nvvm.tex.2d.grad.v4s32.f32
llvm.nvvm.tex.2d.grad.v4u32.f32
llvm.nvvm.tex.2d.level.v4f32.f32
llvm.nvvm.tex.2d.level.v4s32.f32
llvm.nvvm.tex.2d.level.v4u32.f32
llvm.nvvm.tex.2d.v4f32.f32
llvm.nvvm.tex.2d.v4f32.s32
llvm.nvvm.tex.2d.v4s32.f32
llvm.nvvm.tex.2d.v4s32.s32
llvm.nvvm.tex.2d.v4u32.f32
llvm.nvvm.tex.2d.v4u32.s32
llvm.nvvm.tex.3d.grad.v4f32.f32
llvm.nvvm.tex.3d.grad.v4s32.f32
llvm.nvvm.tex.3d.grad.v4u32.f32
llvm.nvvm.tex.3d.level.v4f32.f32
llvm.nvvm.tex.3d.level.v4s32.f32
llvm.nvvm.tex.3d.level.v4u32.f32
llvm.nvvm.tex.3d.v4f32.f32
llvm.nvvm.tex.3d.v4f32.s32
llvm.nvvm.tex.3d.v4s32.f32
llvm.nvvm.tex.3d.v4s32.s32
llvm.nvvm.tex.3d.v4u32.f32
llvm.nvvm.tex.3d.v4u32.s32
llvm.nvvm.tex.cube.array.level.v4f32.f32
llvm.nvvm.tex.cube.array.level.v4s32.f32
llvm.nvvm.tex.cube.array.level.v4u32.f32
llvm.nvvm.tex.cube.array.v4f32.f32
llvm.nvvm.tex.cube.array.v4s32.f32
llvm.nvvm.tex.cube.array.v4u32.f32
llvm.nvvm.tex.cube.level.v4f32.f32
llvm.nvvm.tex.cube.level.v4s32.f32
llvm.nvvm.tex.cube.level.v4u32.f32
llvm.nvvm.tex.cube.v4f32.f32
llvm.nvvm.tex.cube.v4s32.f32
llvm.nvvm.tex.cube.v4u32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4f32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4s32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4u32.f32
llvm.nvvm.tex.unified.1d.array.level.v4f32.f32
llvm.nvvm.tex.unified.1d.array.level.v4s32.f32
llvm.nvvm.tex.unified.1d.array.level.v4u32.f32
llvm.nvvm.tex.unified.1d.array.v4f32.f32
llvm.nvvm.tex.unified.1d.array.v4f32.s32
llvm.nvvm.tex.unified.1d.array.v4s32.f32
llvm.nvvm.tex.unified.1d.array.v4s32.s32
llvm.nvvm.tex.unified.1d.array.v4u32.f32
llvm.nvvm.tex.unified.1d.array.v4u32.s32
llvm.nvvm.tex.unified.1d.grad.v4f32.f32
llvm.nvvm.tex.unified.1d.grad.v4s32.f32
llvm.nvvm.tex.unified.1d.grad.v4u32.f32
llvm.nvvm.tex.unified.1d.level.v4f32.f32
llvm.nvvm.tex.unified.1d.level.v4s32.f32
llvm.nvvm.tex.unified.1d.level.v4u32.f32
llvm.nvvm.tex.unified.1d.v4f32.f32
llvm.nvvm.tex.unified.1d.v4f32.s32
llvm.nvvm.tex.unified.1d.v4s32.f32
llvm.nvvm.tex.unified.1d.v4s32.s32
llvm.nvvm.tex.unified.1d.v4u32.f32
llvm.nvvm.tex.unified.1d.v4u32.s32
llvm.nvvm.tex.unified.2d.array.grad.v4f32.f32
llvm.nvvm.tex.unified.2d.array.grad.v4s32.f32
llvm.nvvm.tex.unified.2d.array.grad.v4u32.f32
llvm.nvvm.tex.unified.2d.array.level.v4f32.f32
llvm.nvvm.tex.unified.2d.array.level.v4s32.f32
llvm.nvvm.tex.unified.2d.array.level.v4u32.f32
llvm.nvvm.tex.unified.2d.array.v4f32.f32
llvm.nvvm.tex.unified.2d.array.v4f32.s32
llvm.nvvm.tex.unified.2d.array.v4s32.f32
llvm.nvvm.tex.unified.2d.array.v4s32.s32
llvm.nvvm.tex.unified.2d.array.v4u32.f32
llvm.nvvm.tex.unified.2d.array.v4u32.s32
llvm.nvvm.tex.unified.2d.grad.v4f32.f32
llvm.nvvm.tex.unified.2d.grad.v4s32.f32
llvm.nvvm.tex.unified.2d.grad.v4u32.f32
llvm.nvvm.tex.unified.2d.level.v4f32.f32
llvm.nvvm.tex.unified.2d.level.v4s32.f32
llvm.nvvm.tex.unified.2d.level.v4u32.f32
llvm.nvvm.tex.unified.2d.v4f32.f32
llvm.nvvm.tex.unified.2d.v4f32.s32
llvm.nvvm.tex.unified.2d.v4s32.f32
llvm.nvvm.tex.unified.2d.v4s32.s32
llvm.nvvm.tex.unified.2d.v4u32.f32
llvm.nvvm.tex.unified.2d.v4u32.s32
llvm.nvvm.tex.unified.3d.grad.v4f32.f32
llvm.nvvm.tex.unified.3d.grad.v4s32.f32
llvm.nvvm.tex.unified.3d.grad.v4u32.f32
llvm.nvvm.tex.unified.3d.level.v4f32.f32
llvm.nvvm.tex.unified.3d.level.v4s32.f32
llvm.nvvm.tex.unified.3d.level.v4u32.f32
llvm.nvvm.tex.unified.3d.v4f32.f32
llvm.nvvm.tex.unified.3d.v4f32.s32
llvm.nvvm.tex.unified.3d.v4s32.f32
llvm.nvvm.tex.unified.3d.v4s32.s32
llvm.nvvm.tex.unified.3d.v4u32.f32
llvm.nvvm.tex.unified.3d.v4u32.s32
llvm.nvvm.tex.unified.cube.array.level.v4f32.f32
llvm.nvvm.tex.unified.cube.array.level.v4s32.f32
llvm.nvvm.tex.unified.cube.array.level.v4u32.f32
llvm.nvvm.tex.unified.cube.array.v4f32.f32
llvm.nvvm.tex.unified.cube.array.v4s32.f32
llvm.nvvm.tex.unified.cube.array.v4u32.f32
llvm.nvvm.tex.unified.cube.level.v4f32.f32
llvm.nvvm.tex.unified.cube.level.v4s32.f32
llvm.nvvm.tex.unified.cube.level.v4u32.f32
llvm.nvvm.tex.unified.cube.v4f32.f32
llvm.nvvm.tex.unified.cube.v4s32.f32
llvm.nvvm.tex.unified.cube.v4u32.f32
llvm.nvvm.texsurf.handle
llvm.nvvm.texsurf.handle.internal
llvm.nvvm.tld4.a.2d.v4f32.f32
llvm.nvvm.tld4.a.2d.v4s32.f32
llvm.nvvm.tld4.a.2d.v4u32.f32
llvm.nvvm.tld4.b.2d.v4f32.f32
llvm.nvvm.tld4.b.2d.v4s32.f32
llvm.nvvm.tld4.b.2d.v4u32.f32
llvm.nvvm.tld4.g.2d.v4f32.f32
llvm.nvvm.tld4.g.2d.v4s32.f32
llvm.nvvm.tld4.g.2d.v4u32.f32
llvm.nvvm.tld4.r.2d.v4f32.f32
llvm.nvvm.tld4.r.2d.v4s32.f32
llvm.nvvm.tld4.r.2d.v4u32.f32
llvm.nvvm.tld4.unified.a.2d.v4f32.f32
llvm.nvvm.tld4.unified.a.2d.v4s32.f32
llvm.nvvm.tld4.unified.a.2d.v4u32.f32
llvm.nvvm.tld4.unified.b.2d.v4f32.f32
llvm.nvvm.tld4.unified.b.2d.v4s32.f32
llvm.nvvm.tld4.unified.b.2d.v4u32.f32
llvm.nvvm.tld4.unified.g.2d.v4f32.f32
llvm.nvvm.tld4.unified.g.2d.v4s32.f32
llvm.nvvm.tld4.unified.g.2d.v4u32.f32
llvm.nvvm.tld4.unified.r.2d.v4f32.f32
llvm.nvvm.tld4.unified.r.2d.v4s32.f32
llvm.nvvm.tld4.unified.r.2d.v4u32.f32
llvm.nvvm.trunc.d
llvm.nvvm.trunc.f
llvm.nvvm.trunc.ftz.f
llvm.nvvm.txq.array.size
llvm.nvvm.txq.channel.data.type
llvm.nvvm.txq.channel.order
llvm.nvvm.txq.depth
llvm.nvvm.txq.height
llvm.nvvm.txq.num.mipmap.levels
llvm.nvvm.txq.num.samples
llvm.nvvm.txq.width
llvm.nvvm.ui2d.rm
llvm.nvvm.ui2d.rn
llvm.nvvm.ui2d.rp
llvm.nvvm.ui2d.rz
llvm.nvvm.ui2f.rm
llvm.nvvm.ui2f.rn
llvm.nvvm.ui2f.rp
llvm.nvvm.ui2f.rz
llvm.nvvm.ull2d.rm
llvm.nvvm.ull2d.rn
llvm.nvvm.ull2d.rp
llvm.nvvm.ull2d.rz
llvm.nvvm.ull2f.rm
llvm.nvvm.ull2f.rn
llvm.nvvm.ull2f.rp
llvm.nvvm.ull2f.rz
llvm.ppc.altivec.crypto.vcipher
llvm.ppc.altivec.crypto.vcipherlast
llvm.ppc.altivec.crypto.vncipher
llvm.ppc.altivec.crypto.vncipherlast
llvm.ppc.altivec.crypto.vpermxor
llvm.ppc.altivec.crypto.vpmsumb
llvm.ppc.altivec.crypto.vpmsumd
llvm.ppc.altivec.crypto.vpmsumh
llvm.ppc.altivec.crypto.vpmsumw
llvm.ppc.altivec.crypto.vsbox
llvm.ppc.altivec.crypto.vshasigmad
llvm.ppc.altivec.crypto.vshasigmaw
llvm.ppc.altivec.dss
llvm.ppc.altivec.dssall
llvm.ppc.altivec.dst
llvm.ppc.altivec.dstst
llvm.ppc.altivec.dststt
llvm.ppc.altivec.dstt
llvm.ppc.altivec.lvebx
llvm.ppc.altivec.lvehx
llvm.ppc.altivec.lvewx
llvm.ppc.altivec.lvsl
llvm.ppc.altivec.lvsr
llvm.ppc.altivec.lvx
llvm.ppc.altivec.lvxl
llvm.ppc.altivec.mfvscr
llvm.ppc.altivec.mtvscr
llvm.ppc.altivec.stvebx
llvm.ppc.altivec.stvehx
llvm.ppc.altivec.stvewx
llvm.ppc.altivec.stvx
llvm.ppc.altivec.stvxl
llvm.ppc.altivec.vabsdub
llvm.ppc.altivec.vabsduh
llvm.ppc.altivec.vabsduw
llvm.ppc.altivec.vaddcuq
llvm.ppc.altivec.vaddcuw
llvm.ppc.altivec.vaddecuq
llvm.ppc.altivec.vaddeuqm
llvm.ppc.altivec.vaddsbs
llvm.ppc.altivec.vaddshs
llvm.ppc.altivec.vaddsws
llvm.ppc.altivec.vaddubs
llvm.ppc.altivec.vadduhs
llvm.ppc.altivec.vadduws
llvm.ppc.altivec.vavgsb
llvm.ppc.altivec.vavgsh
llvm.ppc.altivec.vavgsw
llvm.ppc.altivec.vavgub
llvm.ppc.altivec.vavguh
llvm.ppc.altivec.vavguw
llvm.ppc.altivec.vbpermq
llvm.ppc.altivec.vcfsx
llvm.ppc.altivec.vcfux
llvm.ppc.altivec.vclzlsbb
llvm.ppc.altivec.vcmpbfp
llvm.ppc.altivec.vcmpbfp.p
llvm.ppc.altivec.vcmpeqfp
llvm.ppc.altivec.vcmpeqfp.p
llvm.ppc.altivec.vcmpequb
llvm.ppc.altivec.vcmpequb.p
llvm.ppc.altivec.vcmpequd
llvm.ppc.altivec.vcmpequd.p
llvm.ppc.altivec.vcmpequh
llvm.ppc.altivec.vcmpequh.p
llvm.ppc.altivec.vcmpequw
llvm.ppc.altivec.vcmpequw.p
llvm.ppc.altivec.vcmpgefp
llvm.ppc.altivec.vcmpgefp.p
llvm.ppc.altivec.vcmpgtfp
llvm.ppc.altivec.vcmpgtfp.p
llvm.ppc.altivec.vcmpgtsb
llvm.ppc.altivec.vcmpgtsb.p
llvm.ppc.altivec.vcmpgtsd
llvm.ppc.altivec.vcmpgtsd.p
llvm.ppc.altivec.vcmpgtsh
llvm.ppc.altivec.vcmpgtsh.p
llvm.ppc.altivec.vcmpgtsw
llvm.ppc.altivec.vcmpgtsw.p
llvm.ppc.altivec.vcmpgtub
llvm.ppc.altivec.vcmpgtub.p
llvm.ppc.altivec.vcmpgtud
llvm.ppc.altivec.vcmpgtud.p
llvm.ppc.altivec.vcmpgtuh
llvm.ppc.altivec.vcmpgtuh.p
llvm.ppc.altivec.vcmpgtuw
llvm.ppc.altivec.vcmpgtuw.p
llvm.ppc.altivec.vcmpneb
llvm.ppc.altivec.vcmpneb.p
llvm.ppc.altivec.vcmpneh
llvm.ppc.altivec.vcmpneh.p
llvm.ppc.altivec.vcmpnew
llvm.ppc.altivec.vcmpnew.p
llvm.ppc.altivec.vcmpnezb
llvm.ppc.altivec.vcmpnezb.p
llvm.ppc.altivec.vcmpnezh
llvm.ppc.altivec.vcmpnezh.p
llvm.ppc.altivec.vcmpnezw
llvm.ppc.altivec.vcmpnezw.p
llvm.ppc.altivec.vctsxs
llvm.ppc.altivec.vctuxs
llvm.ppc.altivec.vctzlsbb
llvm.ppc.altivec.vexptefp
llvm.ppc.altivec.vgbbd
llvm.ppc.altivec.vlogefp
llvm.ppc.altivec.vmaddfp
llvm.ppc.altivec.vmaxfp
llvm.ppc.altivec.vmaxsb
llvm.ppc.altivec.vmaxsd
llvm.ppc.altivec.vmaxsh
llvm.ppc.altivec.vmaxsw
llvm.ppc.altivec.vmaxub
llvm.ppc.altivec.vmaxud
llvm.ppc.altivec.vmaxuh
llvm.ppc.altivec.vmaxuw
llvm.ppc.altivec.vmhaddshs
llvm.ppc.altivec.vmhraddshs
llvm.ppc.altivec.vminfp
llvm.ppc.altivec.vminsb
llvm.ppc.altivec.vminsd
llvm.ppc.altivec.vminsh
llvm.ppc.altivec.vminsw
llvm.ppc.altivec.vminub
llvm.ppc.altivec.vminud
llvm.ppc.altivec.vminuh
llvm.ppc.altivec.vminuw
llvm.ppc.altivec.vmladduhm
llvm.ppc.altivec.vmsummbm
llvm.ppc.altivec.vmsumshm
llvm.ppc.altivec.vmsumshs
llvm.ppc.altivec.vmsumubm
llvm.ppc.altivec.vmsumuhm
llvm.ppc.altivec.vmsumuhs
llvm.ppc.altivec.vmulesb
llvm.ppc.altivec.vmulesh
llvm.ppc.altivec.vmulesw
llvm.ppc.altivec.vmuleub
llvm.ppc.altivec.vmuleuh
llvm.ppc.altivec.vmuleuw
llvm.ppc.altivec.vmulosb
llvm.ppc.altivec.vmulosh
llvm.ppc.altivec.vmulosw
llvm.ppc.altivec.vmuloub
llvm.ppc.altivec.vmulouh
llvm.ppc.altivec.vmulouw
llvm.ppc.altivec.vnmsubfp
llvm.ppc.altivec.vperm
llvm.ppc.altivec.vpkpx
llvm.ppc.altivec.vpksdss
llvm.ppc.altivec.vpksdus
llvm.ppc.altivec.vpkshss
llvm.ppc.altivec.vpkshus
llvm.ppc.altivec.vpkswss
llvm.ppc.altivec.vpkswus
llvm.ppc.altivec.vpkudus
llvm.ppc.altivec.vpkuhus
llvm.ppc.altivec.vpkuwus
llvm.ppc.altivec.vprtybd
llvm.ppc.altivec.vprtybq
llvm.ppc.altivec.vprtybw
llvm.ppc.altivec.vrefp
llvm.ppc.altivec.vrfim
llvm.ppc.altivec.vrfin
llvm.ppc.altivec.vrfip
llvm.ppc.altivec.vrfiz
llvm.ppc.altivec.vrlb
llvm.ppc.altivec.vrld
llvm.ppc.altivec.vrldmi
llvm.ppc.altivec.vrldnm
llvm.ppc.altivec.vrlh
llvm.ppc.altivec.vrlw
llvm.ppc.altivec.vrlwmi
llvm.ppc.altivec.vrlwnm
llvm.ppc.altivec.vrsqrtefp
llvm.ppc.altivec.vsel
llvm.ppc.altivec.vsl
llvm.ppc.altivec.vslb
llvm.ppc.altivec.vslh
llvm.ppc.altivec.vslo
llvm.ppc.altivec.vslv
llvm.ppc.altivec.vslw
llvm.ppc.altivec.vsr
llvm.ppc.altivec.vsrab
llvm.ppc.altivec.vsrah
llvm.ppc.altivec.vsraw
llvm.ppc.altivec.vsrb
llvm.ppc.altivec.vsrh
llvm.ppc.altivec.vsro
llvm.ppc.altivec.vsrv
llvm.ppc.altivec.vsrw
llvm.ppc.altivec.vsubcuq
llvm.ppc.altivec.vsubcuw
llvm.ppc.altivec.vsubecuq
llvm.ppc.altivec.vsubeuqm
llvm.ppc.altivec.vsubsbs
llvm.ppc.altivec.vsubshs
llvm.ppc.altivec.vsubsws
llvm.ppc.altivec.vsububs
llvm.ppc.altivec.vsubuhs
llvm.ppc.altivec.vsubuws
llvm.ppc.altivec.vsum2sws
llvm.ppc.altivec.vsum4sbs
llvm.ppc.altivec.vsum4shs
llvm.ppc.altivec.vsum4ubs
llvm.ppc.altivec.vsumsws
llvm.ppc.altivec.vupkhpx
llvm.ppc.altivec.vupkhsb
llvm.ppc.altivec.vupkhsh
llvm.ppc.altivec.vupkhsw
llvm.ppc.altivec.vupklpx
llvm.ppc.altivec.vupklsb
llvm.ppc.altivec.vupklsh
llvm.ppc.altivec.vupklsw
llvm.ppc.bpermd
llvm.ppc.dcba
llvm.ppc.dcbf
llvm.ppc.dcbi
llvm.ppc.dcbst
llvm.ppc.dcbt
llvm.ppc.dcbtst
llvm.ppc.dcbz
llvm.ppc.dcbzl
llvm.ppc.divde
llvm.ppc.divdeu
llvm.ppc.divwe
llvm.ppc.divweu
llvm.ppc.get.texasr
llvm.ppc.get.texasru
llvm.ppc.get.tfhar
llvm.ppc.get.tfiar
llvm.ppc.is.decremented.ctr.nonzero
llvm.ppc.lwsync
llvm.ppc.mtctr
llvm.ppc.qpx.qvfabs
llvm.ppc.qpx.qvfadd
llvm.ppc.qpx.qvfadds
llvm.ppc.qpx.qvfcfid
llvm.ppc.qpx.qvfcfids
llvm.ppc.qpx.qvfcfidu
llvm.ppc.qpx.qvfcfidus
llvm.ppc.qpx.qvfcmpeq
llvm.ppc.qpx.qvfcmpgt
llvm.ppc.qpx.qvfcmplt
llvm.ppc.qpx.qvfcpsgn
llvm.ppc.qpx.qvfctid
llvm.ppc.qpx.qvfctidu
llvm.ppc.qpx.qvfctiduz
llvm.ppc.qpx.qvfctidz
llvm.ppc.qpx.qvfctiw
llvm.ppc.qpx.qvfctiwu
llvm.ppc.qpx.qvfctiwuz
llvm.ppc.qpx.qvfctiwz
llvm.ppc.qpx.qvflogical
llvm.ppc.qpx.qvfmadd
llvm.ppc.qpx.qvfmadds
llvm.ppc.qpx.qvfmsub
llvm.ppc.qpx.qvfmsubs
llvm.ppc.qpx.qvfmul
llvm.ppc.qpx.qvfmuls
llvm.ppc.qpx.qvfnabs
llvm.ppc.qpx.qvfneg
llvm.ppc.qpx.qvfnmadd
llvm.ppc.qpx.qvfnmadds
llvm.ppc.qpx.qvfnmsub
llvm.ppc.qpx.qvfnmsubs
llvm.ppc.qpx.qvfperm
llvm.ppc.qpx.qvfre
llvm.ppc.qpx.qvfres
llvm.ppc.qpx.qvfrim
llvm.ppc.qpx.qvfrin
llvm.ppc.qpx.qvfrip
llvm.ppc.qpx.qvfriz
llvm.ppc.qpx.qvfrsp
llvm.ppc.qpx.qvfrsqrte
llvm.ppc.qpx.qvfrsqrtes
llvm.ppc.qpx.qvfsel
llvm.ppc.qpx.qvfsub
llvm.ppc.qpx.qvfsubs
llvm.ppc.qpx.qvftstnan
llvm.ppc.qpx.qvfxmadd
llvm.ppc.qpx.qvfxmadds
llvm.ppc.qpx.qvfxmul
llvm.ppc.qpx.qvfxmuls
llvm.ppc.qpx.qvfxxcpnmadd
llvm.ppc.qpx.qvfxxcpnmadds
llvm.ppc.qpx.qvfxxmadd
llvm.ppc.qpx.qvfxxmadds
llvm.ppc.qpx.qvfxxnpmadd
llvm.ppc.qpx.qvfxxnpmadds
llvm.ppc.qpx.qvgpci
llvm.ppc.qpx.qvlfcd
llvm.ppc.qpx.qvlfcda
llvm.ppc.qpx.qvlfcs
llvm.ppc.qpx.qvlfcsa
llvm.ppc.qpx.qvlfd
llvm.ppc.qpx.qvlfda
llvm.ppc.qpx.qvlfiwa
llvm.ppc.qpx.qvlfiwaa
llvm.ppc.qpx.qvlfiwz
llvm.ppc.qpx.qvlfiwza
llvm.ppc.qpx.qvlfs
llvm.ppc.qpx.qvlfsa
llvm.ppc.qpx.qvlpcld
llvm.ppc.qpx.qvlpcls
llvm.ppc.qpx.qvlpcrd
llvm.ppc.qpx.qvlpcrs
llvm.ppc.qpx.qvstfcd
llvm.ppc.qpx.qvstfcda
llvm.ppc.qpx.qvstfcs
llvm.ppc.qpx.qvstfcsa
llvm.ppc.qpx.qvstfd
llvm.ppc.qpx.qvstfda
llvm.ppc.qpx.qvstfiw
llvm.ppc.qpx.qvstfiwa
llvm.ppc.qpx.qvstfs
llvm.ppc.qpx.qvstfsa
llvm.ppc.set.texasr
llvm.ppc.set.texasru
llvm.ppc.set.tfhar
llvm.ppc.set.tfiar
llvm.ppc.sync
llvm.ppc.tabort
llvm.ppc.tabortdc
llvm.ppc.tabortdci
llvm.ppc.tabortwc
llvm.ppc.tabortwci
llvm.ppc.tbegin
llvm.ppc.tcheck
llvm.ppc.tend
llvm.ppc.tendall
llvm.ppc.trechkpt
llvm.ppc.treclaim
llvm.ppc.tresume
llvm.ppc.tsr
llvm.ppc.tsuspend
llvm.ppc.ttest
llvm.ppc.vsx.lxvd2x
llvm.ppc.vsx.lxvd2x.be
llvm.ppc.vsx.lxvl
llvm.ppc.vsx.lxvll
llvm.ppc.vsx.lxvw4x
llvm.ppc.vsx.lxvw4x.be
llvm.ppc.vsx.stxvd2x
llvm.ppc.vsx.stxvd2x.be
llvm.ppc.vsx.stxvl
llvm.ppc.vsx.stxvll
llvm.ppc.vsx.stxvw4x
llvm.ppc.vsx.stxvw4x.be
llvm.ppc.vsx.xsmaxdp
llvm.ppc.vsx.xsmindp
llvm.ppc.vsx.xvcmpeqdp
llvm.ppc.vsx.xvcmpeqdp.p
llvm.ppc.vsx.xvcmpeqsp
llvm.ppc.vsx.xvcmpeqsp.p
llvm.ppc.vsx.xvcmpgedp
llvm.ppc.vsx.xvcmpgedp.p
llvm.ppc.vsx.xvcmpgesp
llvm.ppc.vsx.xvcmpgesp.p
llvm.ppc.vsx.xvcmpgtdp
llvm.ppc.vsx.xvcmpgtdp.p
llvm.ppc.vsx.xvcmpgtsp
llvm.ppc.vsx.xvcmpgtsp.p
llvm.ppc.vsx.xvcvdpsp
llvm.ppc.vsx.xvcvdpsxws
llvm.ppc.vsx.xvcvdpuxws
llvm.ppc.vsx.xvcvhpsp
llvm.ppc.vsx.xvcvspdp
llvm.ppc.vsx.xvcvsphp
llvm.ppc.vsx.xvcvsxdsp
llvm.ppc.vsx.xvcvsxwdp
llvm.ppc.vsx.xvcvuxdsp
llvm.ppc.vsx.xvcvuxwdp
llvm.ppc.vsx.xvdivdp
llvm.ppc.vsx.xvdivsp
llvm.ppc.vsx.xviexpdp
llvm.ppc.vsx.xviexpsp
llvm.ppc.vsx.xvmaxdp
llvm.ppc.vsx.xvmaxsp
llvm.ppc.vsx.xvmindp
llvm.ppc.vsx.xvminsp
llvm.ppc.vsx.xvrdpip
llvm.ppc.vsx.xvredp
llvm.ppc.vsx.xvresp
llvm.ppc.vsx.xvrspip
llvm.ppc.vsx.xvrsqrtedp
llvm.ppc.vsx.xvrsqrtesp
llvm.ppc.vsx.xvtstdcdp
llvm.ppc.vsx.xvtstdcsp
llvm.ppc.vsx.xvxexpdp
llvm.ppc.vsx.xvxexpsp
llvm.ppc.vsx.xvxsigdp
llvm.ppc.vsx.xvxsigsp
llvm.ppc.vsx.xxextractuw
llvm.ppc.vsx.xxinsertw
llvm.ppc.vsx.xxleqv
llvm.r600.group.barrier
llvm.r600.implicitarg.ptr
llvm.r600.rat.store.typed
llvm.r600.read.global.size.x
llvm.r600.read.global.size.y
llvm.r600.read.global.size.z
llvm.r600.read.local.size.x
llvm.r600.read.local.size.y
llvm.r600.read.local.size.z
llvm.r600.read.ngroups.x
llvm.r600.read.ngroups.y
llvm.r600.read.ngroups.z
llvm.r600.read.tgid.x
llvm.r600.read.tgid.y
llvm.r600.read.tgid.z
llvm.r600.read.tidig.x
llvm.r600.read.tidig.y
llvm.r600.read.tidig.z
llvm.r600.recipsqrt.clamped
llvm.r600.recipsqrt.ieee
llvm.s390.efpc
llvm.s390.etnd
llvm.s390.lcbb
llvm.s390.ntstg
llvm.s390.ppa.txassist
llvm.s390.sfpc
llvm.s390.tabort
llvm.s390.tbegin
llvm.s390.tbegin.nofloat
llvm.s390.tbeginc
llvm.s390.tdc
llvm.s390.tend
llvm.s390.vaccb
llvm.s390.vacccq
llvm.s390.vaccf
llvm.s390.vaccg
llvm.s390.vacch
llvm.s390.vaccq
llvm.s390.vacq
llvm.s390.vaq
llvm.s390.vavgb
llvm.s390.vavgf
llvm.s390.vavgg
llvm.s390.vavgh
llvm.s390.vavglb
llvm.s390.vavglf
llvm.s390.vavglg
llvm.s390.vavglh
llvm.s390.vceqbs
llvm.s390.vceqfs
llvm.s390.vceqgs
llvm.s390.vceqhs
llvm.s390.vchbs
llvm.s390.vchfs
llvm.s390.vchgs
llvm.s390.vchhs
llvm.s390.vchlbs
llvm.s390.vchlfs
llvm.s390.vchlgs
llvm.s390.vchlhs
llvm.s390.vcksm
llvm.s390.verimb
llvm.s390.verimf
llvm.s390.verimg
llvm.s390.verimh
llvm.s390.verllb
llvm.s390.verllf
llvm.s390.verllg
llvm.s390.verllh
llvm.s390.verllvb
llvm.s390.verllvf
llvm.s390.verllvg
llvm.s390.verllvh
llvm.s390.vfaeb
llvm.s390.vfaebs
llvm.s390.vfaef
llvm.s390.vfaefs
llvm.s390.vfaeh
llvm.s390.vfaehs
llvm.s390.vfaezb
llvm.s390.vfaezbs
llvm.s390.vfaezf
llvm.s390.vfaezfs
llvm.s390.vfaezh
llvm.s390.vfaezhs
llvm.s390.vfcedbs
llvm.s390.vfchdbs
llvm.s390.vfchedbs
llvm.s390.vfeeb
llvm.s390.vfeebs
llvm.s390.vfeef
llvm.s390.vfeefs
llvm.s390.vfeeh
llvm.s390.vfeehs
llvm.s390.vfeezb
llvm.s390.vfeezbs
llvm.s390.vfeezf
llvm.s390.vfeezfs
llvm.s390.vfeezh
llvm.s390.vfeezhs
llvm.s390.vfeneb
llvm.s390.vfenebs
llvm.s390.vfenef
llvm.s390.vfenefs
llvm.s390.vfeneh
llvm.s390.vfenehs
llvm.s390.vfenezb
llvm.s390.vfenezbs
llvm.s390.vfenezf
llvm.s390.vfenezfs
llvm.s390.vfenezh
llvm.s390.vfenezhs
llvm.s390.vfidb
llvm.s390.vftcidb
llvm.s390.vgfmab
llvm.s390.vgfmaf
llvm.s390.vgfmag
llvm.s390.vgfmah
llvm.s390.vgfmb
llvm.s390.vgfmf
llvm.s390.vgfmg
llvm.s390.vgfmh
llvm.s390.vistrb
llvm.s390.vistrbs
llvm.s390.vistrf
llvm.s390.vistrfs
llvm.s390.vistrh
llvm.s390.vistrhs
llvm.s390.vlbb
llvm.s390.vll
llvm.s390.vmaeb
llvm.s390.vmaef
llvm.s390.vmaeh
llvm.s390.vmahb
llvm.s390.vmahf
llvm.s390.vmahh
llvm.s390.vmaleb
llvm.s390.vmalef
llvm.s390.vmaleh
llvm.s390.vmalhb
llvm.s390.vmalhf
llvm.s390.vmalhh
llvm.s390.vmalob
llvm.s390.vmalof
llvm.s390.vmaloh
llvm.s390.vmaob
llvm.s390.vmaof
llvm.s390.vmaoh
llvm.s390.vmeb
llvm.s390.vmef
llvm.s390.vmeh
llvm.s390.vmhb
llvm.s390.vmhf
llvm.s390.vmhh
llvm.s390.vmleb
llvm.s390.vmlef
llvm.s390.vmleh
llvm.s390.vmlhb
llvm.s390.vmlhf
llvm.s390.vmlhh
llvm.s390.vmlob
llvm.s390.vmlof
llvm.s390.vmloh
llvm.s390.vmob
llvm.s390.vmof
llvm.s390.vmoh
llvm.s390.vpdi
llvm.s390.vperm
llvm.s390.vpklsf
llvm.s390.vpklsfs
llvm.s390.vpklsg
llvm.s390.vpklsgs
llvm.s390.vpklsh
llvm.s390.vpklshs
llvm.s390.vpksf
llvm.s390.vpksfs
llvm.s390.vpksg
llvm.s390.vpksgs
llvm.s390.vpksh
llvm.s390.vpkshs
llvm.s390.vsbcbiq
llvm.s390.vsbiq
llvm.s390.vscbib
llvm.s390.vscbif
llvm.s390.vscbig
llvm.s390.vscbih
llvm.s390.vscbiq
llvm.s390.vsl
llvm.s390.vslb
llvm.s390.vsldb
llvm.s390.vsq
llvm.s390.vsra
llvm.s390.vsrab
llvm.s390.vsrl
llvm.s390.vsrlb
llvm.s390.vstl
llvm.s390.vstrcb
llvm.s390.vstrcbs
llvm.s390.vstrcf
llvm.s390.vstrcfs
llvm.s390.vstrch
llvm.s390.vstrchs
llvm.s390.vstrczb
llvm.s390.vstrczbs
llvm.s390.vstrczf
llvm.s390.vstrczfs
llvm.s390.vstrczh
llvm.s390.vstrczhs
llvm.s390.vsumb
llvm.s390.vsumgf
llvm.s390.vsumgh
llvm.s390.vsumh
llvm.s390.vsumqf
llvm.s390.vsumqg
llvm.s390.vtm
llvm.s390.vuphb
llvm.s390.vuphf
llvm.s390.vuphh
llvm.s390.vuplb
llvm.s390.vuplf
llvm.s390.vuplhb
llvm.s390.vuplhf
llvm.s390.vuplhh
llvm.s390.vuplhw
llvm.s390.vupllb
llvm.s390.vupllf
llvm.s390.vupllh
llvm.wasm.current.memory
llvm.wasm.grow.memory
llvm.x86.3dnow.pavgusb
llvm.x86.3dnow.pf2id
llvm.x86.3dnow.pfacc
llvm.x86.3dnow.pfadd
llvm.x86.3dnow.pfcmpeq
llvm.x86.3dnow.pfcmpge
llvm.x86.3dnow.pfcmpgt
llvm.x86.3dnow.pfmax
llvm.x86.3dnow.pfmin
llvm.x86.3dnow.pfmul
llvm.x86.3dnow.pfrcp
llvm.x86.3dnow.pfrcpit1
llvm.x86.3dnow.pfrcpit2
llvm.x86.3dnow.pfrsqit1
llvm.x86.3dnow.pfrsqrt
llvm.x86.3dnow.pfsub
llvm.x86.3dnow.pfsubr
llvm.x86.3dnow.pi2fd
llvm.x86.3dnow.pmulhrw
llvm.x86.3dnowa.pf2iw
llvm.x86.3dnowa.pfnacc
llvm.x86.3dnowa.pfpnacc
llvm.x86.3dnowa.pi2fw
llvm.x86.3dnowa.pswapd
llvm.x86.addcarry.u32
llvm.x86.addcarry.u64
llvm.x86.addcarryx.u32
llvm.x86.addcarryx.u64
llvm.x86.aesni.aesdec
llvm.x86.aesni.aesdeclast
llvm.x86.aesni.aesenc
llvm.x86.aesni.aesenclast
llvm.x86.aesni.aesimc
llvm.x86.aesni.aeskeygenassist
llvm.x86.avx.addsub.pd.256
llvm.x86.avx.addsub.ps.256
llvm.x86.avx.blendv.pd.256
llvm.x86.avx.blendv.ps.256
llvm.x86.avx.cmp.pd.256
llvm.x86.avx.cmp.ps.256
llvm.x86.avx.cvt.pd2.ps.256
llvm.x86.avx.cvt.pd2dq.256
llvm.x86.avx.cvt.ps2dq.256
llvm.x86.avx.cvtdq2.ps.256
llvm.x86.avx.cvtt.pd2dq.256
llvm.x86.avx.cvtt.ps2dq.256
llvm.x86.avx.dp.ps.256
llvm.x86.avx.hadd.pd.256
llvm.x86.avx.hadd.ps.256
llvm.x86.avx.hsub.pd.256
llvm.x86.avx.hsub.ps.256
llvm.x86.avx.ldu.dq.256
llvm.x86.avx.maskload.pd
llvm.x86.avx.maskload.pd.256
llvm.x86.avx.maskload.ps
llvm.x86.avx.maskload.ps.256
llvm.x86.avx.maskstore.pd
llvm.x86.avx.maskstore.pd.256
llvm.x86.avx.maskstore.ps
llvm.x86.avx.maskstore.ps.256
llvm.x86.avx.max.pd.256
llvm.x86.avx.max.ps.256
llvm.x86.avx.min.pd.256
llvm.x86.avx.min.ps.256
llvm.x86.avx.movmsk.pd.256
llvm.x86.avx.movmsk.ps.256
llvm.x86.avx.ptestc.256
llvm.x86.avx.ptestnzc.256
llvm.x86.avx.ptestz.256
llvm.x86.avx.rcp.ps.256
llvm.x86.avx.round.pd.256
llvm.x86.avx.round.ps.256
llvm.x86.avx.rsqrt.ps.256
llvm.x86.avx.sqrt.pd.256
llvm.x86.avx.sqrt.ps.256
llvm.x86.avx.vperm2f128.pd.256
llvm.x86.avx.vperm2f128.ps.256
llvm.x86.avx.vperm2f128.si.256
llvm.x86.avx.vpermilvar.pd
llvm.x86.avx.vpermilvar.pd.256
llvm.x86.avx.vpermilvar.ps
llvm.x86.avx.vpermilvar.ps.256
llvm.x86.avx.vtestc.pd
llvm.x86.avx.vtestc.pd.256
llvm.x86.avx.vtestc.ps
llvm.x86.avx.vtestc.ps.256
llvm.x86.avx.vtestnzc.pd
llvm.x86.avx.vtestnzc.pd.256
llvm.x86.avx.vtestnzc.ps
llvm.x86.avx.vtestnzc.ps.256
llvm.x86.avx.vtestz.pd
llvm.x86.avx.vtestz.pd.256
llvm.x86.avx.vtestz.ps
llvm.x86.avx.vtestz.ps.256
llvm.x86.avx.vzeroall
llvm.x86.avx.vzeroupper
llvm.x86.avx2.gather.d.d
llvm.x86.avx2.gather.d.d.256
llvm.x86.avx2.gather.d.pd
llvm.x86.avx2.gather.d.pd.256
llvm.x86.avx2.gather.d.ps
llvm.x86.avx2.gather.d.ps.256
llvm.x86.avx2.gather.d.q
llvm.x86.avx2.gather.d.q.256
llvm.x86.avx2.gather.q.d
llvm.x86.avx2.gather.q.d.256
llvm.x86.avx2.gather.q.pd
llvm.x86.avx2.gather.q.pd.256
llvm.x86.avx2.gather.q.ps
llvm.x86.avx2.gather.q.ps.256
llvm.x86.avx2.gather.q.q
llvm.x86.avx2.gather.q.q.256
llvm.x86.avx2.maskload.d
llvm.x86.avx2.maskload.d.256
llvm.x86.avx2.maskload.q
llvm.x86.avx2.maskload.q.256
llvm.x86.avx2.maskstore.d
llvm.x86.avx2.maskstore.d.256
llvm.x86.avx2.maskstore.q
llvm.x86.avx2.maskstore.q.256
llvm.x86.avx2.movntdqa
llvm.x86.avx2.mpsadbw
llvm.x86.avx2.pabs.b
llvm.x86.avx2.pabs.d
llvm.x86.avx2.pabs.w
llvm.x86.avx2.packssdw
llvm.x86.avx2.packsswb
llvm.x86.avx2.packusdw
llvm.x86.avx2.packuswb
llvm.x86.avx2.padds.b
llvm.x86.avx2.padds.w
llvm.x86.avx2.paddus.b
llvm.x86.avx2.paddus.w
llvm.x86.avx2.pavg.b
llvm.x86.avx2.pavg.w
llvm.x86.avx2.pblendvb
llvm.x86.avx2.permd
llvm.x86.avx2.permps
llvm.x86.avx2.phadd.d
llvm.x86.avx2.phadd.sw
llvm.x86.avx2.phadd.w
llvm.x86.avx2.phsub.d
llvm.x86.avx2.phsub.sw
llvm.x86.avx2.phsub.w
llvm.x86.avx2.pmadd.ub.sw
llvm.x86.avx2.pmadd.wd
llvm.x86.avx2.pmovmskb
llvm.x86.avx2.pmul.dq
llvm.x86.avx2.pmul.hr.sw
llvm.x86.avx2.pmulh.w
llvm.x86.avx2.pmulhu.w
llvm.x86.avx2.pmulu.dq
llvm.x86.avx2.psad.bw
llvm.x86.avx2.pshuf.b
llvm.x86.avx2.psign.b
llvm.x86.avx2.psign.d
llvm.x86.avx2.psign.w
llvm.x86.avx2.psll.d
llvm.x86.avx2.psll.q
llvm.x86.avx2.psll.w
llvm.x86.avx2.pslli.d
llvm.x86.avx2.pslli.q
llvm.x86.avx2.pslli.w
llvm.x86.avx2.psllv.d
llvm.x86.avx2.psllv.d.256
llvm.x86.avx2.psllv.q
llvm.x86.avx2.psllv.q.256
llvm.x86.avx2.psra.d
llvm.x86.avx2.psra.w
llvm.x86.avx2.psrai.d
llvm.x86.avx2.psrai.w
llvm.x86.avx2.psrav.d
llvm.x86.avx2.psrav.d.256
llvm.x86.avx2.psrl.d
llvm.x86.avx2.psrl.q
llvm.x86.avx2.psrl.w
llvm.x86.avx2.psrli.d
llvm.x86.avx2.psrli.q
llvm.x86.avx2.psrli.w
llvm.x86.avx2.psrlv.d
llvm.x86.avx2.psrlv.d.256
llvm.x86.avx2.psrlv.q
llvm.x86.avx2.psrlv.q.256
llvm.x86.avx2.psubs.b
llvm.x86.avx2.psubs.w
llvm.x86.avx2.psubus.b
llvm.x86.avx2.psubus.w
llvm.x86.avx2.vperm2i128
llvm.x86.avx512.broadcastmb.128
llvm.x86.avx512.broadcastmb.256
llvm.x86.avx512.broadcastmb.512
llvm.x86.avx512.broadcastmw.128
llvm.x86.avx512.broadcastmw.256
llvm.x86.avx512.broadcastmw.512
llvm.x86.avx512.cvtb2mask.128
llvm.x86.avx512.cvtb2mask.256
llvm.x86.avx512.cvtb2mask.512
llvm.x86.avx512.cvtd2mask.128
llvm.x86.avx512.cvtd2mask.256
llvm.x86.avx512.cvtd2mask.512
llvm.x86.avx512.cvtmask2b.128
llvm.x86.avx512.cvtmask2b.256
llvm.x86.avx512.cvtmask2b.512
llvm.x86.avx512.cvtmask2d.128
llvm.x86.avx512.cvtmask2d.256
llvm.x86.avx512.cvtmask2d.512
llvm.x86.avx512.cvtmask2q.128
llvm.x86.avx512.cvtmask2q.256
llvm.x86.avx512.cvtmask2q.512
llvm.x86.avx512.cvtmask2w.128
llvm.x86.avx512.cvtmask2w.256
llvm.x86.avx512.cvtmask2w.512
llvm.x86.avx512.cvtq2mask.128
llvm.x86.avx512.cvtq2mask.256
llvm.x86.avx512.cvtq2mask.512
llvm.x86.avx512.cvtsi2sd64
llvm.x86.avx512.cvtsi2ss32
llvm.x86.avx512.cvtsi2ss64
llvm.x86.avx512.cvttsd2si
llvm.x86.avx512.cvttsd2si64
llvm.x86.avx512.cvttsd2usi
llvm.x86.avx512.cvttsd2usi64
llvm.x86.avx512.cvttss2si
llvm.x86.avx512.cvttss2si64
llvm.x86.avx512.cvttss2usi
llvm.x86.avx512.cvttss2usi64
llvm.x86.avx512.cvtusi2sd
llvm.x86.avx512.cvtusi2ss
llvm.x86.avx512.cvtusi642sd
llvm.x86.avx512.cvtusi642ss
llvm.x86.avx512.cvtw2mask.128
llvm.x86.avx512.cvtw2mask.256
llvm.x86.avx512.cvtw2mask.512
llvm.x86.avx512.exp2.pd
llvm.x86.avx512.exp2.ps
llvm.x86.avx512.gather.dpd.512
llvm.x86.avx512.gather.dpi.512
llvm.x86.avx512.gather.dpq.512
llvm.x86.avx512.gather.dps.512
llvm.x86.avx512.gather.qpd.512
llvm.x86.avx512.gather.qpi.512
llvm.x86.avx512.gather.qpq.512
llvm.x86.avx512.gather.qps.512
llvm.x86.avx512.gather3div2.df
llvm.x86.avx512.gather3div2.di
llvm.x86.avx512.gather3div4.df
llvm.x86.avx512.gather3div4.di
llvm.x86.avx512.gather3div4.sf
llvm.x86.avx512.gather3div4.si
llvm.x86.avx512.gather3div8.sf
llvm.x86.avx512.gather3div8.si
llvm.x86.avx512.gather3siv2.df
llvm.x86.avx512.gather3siv2.di
llvm.x86.avx512.gather3siv4.df
llvm.x86.avx512.gather3siv4.di
llvm.x86.avx512.gather3siv4.sf
llvm.x86.avx512.gather3siv4.si
llvm.x86.avx512.gather3siv8.sf
llvm.x86.avx512.gather3siv8.si
llvm.x86.avx512.gatherpf.dpd.512
llvm.x86.avx512.gatherpf.dps.512
llvm.x86.avx512.gatherpf.qpd.512
llvm.x86.avx512.gatherpf.qps.512
llvm.x86.avx512.kand.w
llvm.x86.avx512.kandn.w
llvm.x86.avx512.knot.w
llvm.x86.avx512.kor.w
llvm.x86.avx512.kortestc.w
llvm.x86.avx512.kortestz.w
llvm.x86.avx512.kunpck.bw
llvm.x86.avx512.kunpck.dq
llvm.x86.avx512.kunpck.wd
llvm.x86.avx512.kxnor.w
llvm.x86.avx512.kxor.w
llvm.x86.avx512.mask.add.pd.512
llvm.x86.avx512.mask.add.ps.512
llvm.x86.avx512.mask.add.sd.round
llvm.x86.avx512.mask.add.ss.round
llvm.x86.avx512.mask.broadcastf32x2.256
llvm.x86.avx512.mask.broadcastf32x2.512
llvm.x86.avx512.mask.broadcastf32x4.256
llvm.x86.avx512.mask.broadcastf32x4.512
llvm.x86.avx512.mask.broadcastf32x8.512
llvm.x86.avx512.mask.broadcastf64x2.256
llvm.x86.avx512.mask.broadcastf64x2.512
llvm.x86.avx512.mask.broadcastf64x4.512
llvm.x86.avx512.mask.broadcasti32x2.128
llvm.x86.avx512.mask.broadcasti32x2.256
llvm.x86.avx512.mask.broadcasti32x2.512
llvm.x86.avx512.mask.broadcasti32x4.256
llvm.x86.avx512.mask.broadcasti32x4.512
llvm.x86.avx512.mask.broadcasti32x8.512
llvm.x86.avx512.mask.broadcasti64x2.256
llvm.x86.avx512.mask.broadcasti64x2.512
llvm.x86.avx512.mask.broadcasti64x4.512
llvm.x86.avx512.mask.cmp.b.128
llvm.x86.avx512.mask.cmp.b.256
llvm.x86.avx512.mask.cmp.b.512
llvm.x86.avx512.mask.cmp.d.128
llvm.x86.avx512.mask.cmp.d.256
llvm.x86.avx512.mask.cmp.d.512
llvm.x86.avx512.mask.cmp.pd.128
llvm.x86.avx512.mask.cmp.pd.256
llvm.x86.avx512.mask.cmp.pd.512
llvm.x86.avx512.mask.cmp.ps.128
llvm.x86.avx512.mask.cmp.ps.256
llvm.x86.avx512.mask.cmp.ps.512
llvm.x86.avx512.mask.cmp.q.128
llvm.x86.avx512.mask.cmp.q.256
llvm.x86.avx512.mask.cmp.q.512
llvm.x86.avx512.mask.cmp.sd
llvm.x86.avx512.mask.cmp.ss
llvm.x86.avx512.mask.cmp.w.128
llvm.x86.avx512.mask.cmp.w.256
llvm.x86.avx512.mask.cmp.w.512
llvm.x86.avx512.mask.compress.d.128
llvm.x86.avx512.mask.compress.d.256
llvm.x86.avx512.mask.compress.d.512
llvm.x86.avx512.mask.compress.pd.128
llvm.x86.avx512.mask.compress.pd.256
llvm.x86.avx512.mask.compress.pd.512
llvm.x86.avx512.mask.compress.ps.128
llvm.x86.avx512.mask.compress.ps.256
llvm.x86.avx512.mask.compress.ps.512
llvm.x86.avx512.mask.compress.q.128
llvm.x86.avx512.mask.compress.q.256
llvm.x86.avx512.mask.compress.q.512
llvm.x86.avx512.mask.compress.store.d.128
llvm.x86.avx512.mask.compress.store.d.256
llvm.x86.avx512.mask.compress.store.d.512
llvm.x86.avx512.mask.compress.store.pd.128
llvm.x86.avx512.mask.compress.store.pd.256
llvm.x86.avx512.mask.compress.store.pd.512
llvm.x86.avx512.mask.compress.store.ps.128
llvm.x86.avx512.mask.compress.store.ps.256
llvm.x86.avx512.mask.compress.store.ps.512
llvm.x86.avx512.mask.compress.store.q.128
llvm.x86.avx512.mask.compress.store.q.256
llvm.x86.avx512.mask.compress.store.q.512
llvm.x86.avx512.mask.conflict.d.128
llvm.x86.avx512.mask.conflict.d.256
llvm.x86.avx512.mask.conflict.d.512
llvm.x86.avx512.mask.conflict.q.128
llvm.x86.avx512.mask.conflict.q.256
llvm.x86.avx512.mask.conflict.q.512
llvm.x86.avx512.mask.cvtdq2ps.128
llvm.x86.avx512.mask.cvtdq2ps.256
llvm.x86.avx512.mask.cvtdq2ps.512
llvm.x86.avx512.mask.cvtpd2dq.128
llvm.x86.avx512.mask.cvtpd2dq.256
llvm.x86.avx512.mask.cvtpd2dq.512
llvm.x86.avx512.mask.cvtpd2ps
llvm.x86.avx512.mask.cvtpd2ps.256
llvm.x86.avx512.mask.cvtpd2ps.512
llvm.x86.avx512.mask.cvtpd2qq.128
llvm.x86.avx512.mask.cvtpd2qq.256
llvm.x86.avx512.mask.cvtpd2qq.512
llvm.x86.avx512.mask.cvtpd2udq.128
llvm.x86.avx512.mask.cvtpd2udq.256
llvm.x86.avx512.mask.cvtpd2udq.512
llvm.x86.avx512.mask.cvtpd2uqq.128
llvm.x86.avx512.mask.cvtpd2uqq.256
llvm.x86.avx512.mask.cvtpd2uqq.512
llvm.x86.avx512.mask.cvtps2dq.128
llvm.x86.avx512.mask.cvtps2dq.256
llvm.x86.avx512.mask.cvtps2dq.512
llvm.x86.avx512.mask.cvtps2pd.128
llvm.x86.avx512.mask.cvtps2pd.256
llvm.x86.avx512.mask.cvtps2pd.512
llvm.x86.avx512.mask.cvtps2qq.128
llvm.x86.avx512.mask.cvtps2qq.256
llvm.x86.avx512.mask.cvtps2qq.512
llvm.x86.avx512.mask.cvtps2udq.128
llvm.x86.avx512.mask.cvtps2udq.256
llvm.x86.avx512.mask.cvtps2udq.512
llvm.x86.avx512.mask.cvtps2uqq.128
llvm.x86.avx512.mask.cvtps2uqq.256
llvm.x86.avx512.mask.cvtps2uqq.512
llvm.x86.avx512.mask.cvtqq2pd.128
llvm.x86.avx512.mask.cvtqq2pd.256
llvm.x86.avx512.mask.cvtqq2pd.512
llvm.x86.avx512.mask.cvtqq2ps.128
llvm.x86.avx512.mask.cvtqq2ps.256
llvm.x86.avx512.mask.cvtqq2ps.512
llvm.x86.avx512.mask.cvtsd2ss.round
llvm.x86.avx512.mask.cvtss2sd.round
llvm.x86.avx512.mask.cvttpd2dq.128
llvm.x86.avx512.mask.cvttpd2dq.256
llvm.x86.avx512.mask.cvttpd2dq.512
llvm.x86.avx512.mask.cvttpd2qq.128
llvm.x86.avx512.mask.cvttpd2qq.256
llvm.x86.avx512.mask.cvttpd2qq.512
llvm.x86.avx512.mask.cvttpd2udq.128
llvm.x86.avx512.mask.cvttpd2udq.256
llvm.x86.avx512.mask.cvttpd2udq.512
llvm.x86.avx512.mask.cvttpd2uqq.128
llvm.x86.avx512.mask.cvttpd2uqq.256
llvm.x86.avx512.mask.cvttpd2uqq.512
llvm.x86.avx512.mask.cvttps2dq.128
llvm.x86.avx512.mask.cvttps2dq.256
llvm.x86.avx512.mask.cvttps2dq.512
llvm.x86.avx512.mask.cvttps2qq.128
llvm.x86.avx512.mask.cvttps2qq.256
llvm.x86.avx512.mask.cvttps2qq.512
llvm.x86.avx512.mask.cvttps2udq.128
llvm.x86.avx512.mask.cvttps2udq.256
llvm.x86.avx512.mask.cvttps2udq.512
llvm.x86.avx512.mask.cvttps2uqq.128
llvm.x86.avx512.mask.cvttps2uqq.256
llvm.x86.avx512.mask.cvttps2uqq.512
llvm.x86.avx512.mask.cvtudq2ps.128
llvm.x86.avx512.mask.cvtudq2ps.256
llvm.x86.avx512.mask.cvtudq2ps.512
llvm.x86.avx512.mask.cvtuqq2pd.128
llvm.x86.avx512.mask.cvtuqq2pd.256
llvm.x86.avx512.mask.cvtuqq2pd.512
llvm.x86.avx512.mask.cvtuqq2ps.128
llvm.x86.avx512.mask.cvtuqq2ps.256
llvm.x86.avx512.mask.cvtuqq2ps.512
llvm.x86.avx512.mask.dbpsadbw.128
llvm.x86.avx512.mask.dbpsadbw.256
llvm.x86.avx512.mask.dbpsadbw.512
llvm.x86.avx512.mask.div.pd.512
llvm.x86.avx512.mask.div.ps.512
llvm.x86.avx512.mask.div.sd.round
llvm.x86.avx512.mask.div.ss.round
llvm.x86.avx512.mask.expand.d.128
llvm.x86.avx512.mask.expand.d.256
llvm.x86.avx512.mask.expand.d.512
llvm.x86.avx512.mask.expand.load.d.128
llvm.x86.avx512.mask.expand.load.d.256
llvm.x86.avx512.mask.expand.load.d.512
llvm.x86.avx512.mask.expand.load.pd.128
llvm.x86.avx512.mask.expand.load.pd.256
llvm.x86.avx512.mask.expand.load.pd.512
llvm.x86.avx512.mask.expand.load.ps.128
llvm.x86.avx512.mask.expand.load.ps.256
llvm.x86.avx512.mask.expand.load.ps.512
llvm.x86.avx512.mask.expand.load.q.128
llvm.x86.avx512.mask.expand.load.q.256
llvm.x86.avx512.mask.expand.load.q.512
llvm.x86.avx512.mask.expand.pd.128
llvm.x86.avx512.mask.expand.pd.256
llvm.x86.avx512.mask.expand.pd.512
llvm.x86.avx512.mask.expand.ps.128
llvm.x86.avx512.mask.expand.ps.256
llvm.x86.avx512.mask.expand.ps.512
llvm.x86.avx512.mask.expand.q.128
llvm.x86.avx512.mask.expand.q.256
llvm.x86.avx512.mask.expand.q.512
llvm.x86.avx512.mask.fixupimm.pd.128
llvm.x86.avx512.mask.fixupimm.pd.256
llvm.x86.avx512.mask.fixupimm.pd.512
llvm.x86.avx512.mask.fixupimm.ps.128
llvm.x86.avx512.mask.fixupimm.ps.256
llvm.x86.avx512.mask.fixupimm.ps.512
llvm.x86.avx512.mask.fixupimm.sd
llvm.x86.avx512.mask.fixupimm.ss
llvm.x86.avx512.mask.fpclass.pd.128
llvm.x86.avx512.mask.fpclass.pd.256
llvm.x86.avx512.mask.fpclass.pd.512
llvm.x86.avx512.mask.fpclass.ps.128
llvm.x86.avx512.mask.fpclass.ps.256
llvm.x86.avx512.mask.fpclass.ps.512
llvm.x86.avx512.mask.fpclass.sd
llvm.x86.avx512.mask.fpclass.ss
llvm.x86.avx512.mask.getexp.pd.128
llvm.x86.avx512.mask.getexp.pd.256
llvm.x86.avx512.mask.getexp.pd.512
llvm.x86.avx512.mask.getexp.ps.128
llvm.x86.avx512.mask.getexp.ps.256
llvm.x86.avx512.mask.getexp.ps.512
llvm.x86.avx512.mask.getexp.sd
llvm.x86.avx512.mask.getexp.ss
llvm.x86.avx512.mask.getmant.pd.128
llvm.x86.avx512.mask.getmant.pd.256
llvm.x86.avx512.mask.getmant.pd.512
llvm.x86.avx512.mask.getmant.ps.128
llvm.x86.avx512.mask.getmant.ps.256
llvm.x86.avx512.mask.getmant.ps.512
llvm.x86.avx512.mask.getmant.sd
llvm.x86.avx512.mask.getmant.ss
llvm.x86.avx512.mask.lzcnt.d.128
llvm.x86.avx512.mask.lzcnt.d.256
llvm.x86.avx512.mask.lzcnt.d.512
llvm.x86.avx512.mask.lzcnt.q.128
llvm.x86.avx512.mask.lzcnt.q.256
llvm.x86.avx512.mask.lzcnt.q.512
llvm.x86.avx512.mask.max.pd.128
llvm.x86.avx512.mask.max.pd.256
llvm.x86.avx512.mask.max.pd.512
llvm.x86.avx512.mask.max.ps.128
llvm.x86.avx512.mask.max.ps.256
llvm.x86.avx512.mask.max.ps.512
llvm.x86.avx512.mask.max.sd.round
llvm.x86.avx512.mask.max.ss.round
llvm.x86.avx512.mask.min.pd.128
llvm.x86.avx512.mask.min.pd.256
llvm.x86.avx512.mask.min.pd.512
llvm.x86.avx512.mask.min.ps.128
llvm.x86.avx512.mask.min.ps.256
llvm.x86.avx512.mask.min.ps.512
llvm.x86.avx512.mask.min.sd.round
llvm.x86.avx512.mask.min.ss.round
llvm.x86.avx512.mask.mul.pd.512
llvm.x86.avx512.mask.mul.ps.512
llvm.x86.avx512.mask.mul.sd.round
llvm.x86.avx512.mask.mul.ss.round
llvm.x86.avx512.mask.pabs.b.128
llvm.x86.avx512.mask.pabs.b.256
llvm.x86.avx512.mask.pabs.b.512
llvm.x86.avx512.mask.pabs.d.128
llvm.x86.avx512.mask.pabs.d.256
llvm.x86.avx512.mask.pabs.d.512
llvm.x86.avx512.mask.pabs.q.128
llvm.x86.avx512.mask.pabs.q.256
llvm.x86.avx512.mask.pabs.q.512
llvm.x86.avx512.mask.pabs.w.128
llvm.x86.avx512.mask.pabs.w.256
llvm.x86.avx512.mask.pabs.w.512
llvm.x86.avx512.mask.packssdw.128
llvm.x86.avx512.mask.packssdw.256
llvm.x86.avx512.mask.packssdw.512
llvm.x86.avx512.mask.packsswb.128
llvm.x86.avx512.mask.packsswb.256
llvm.x86.avx512.mask.packsswb.512
llvm.x86.avx512.mask.packusdw.128
llvm.x86.avx512.mask.packusdw.256
llvm.x86.avx512.mask.packusdw.512
llvm.x86.avx512.mask.packuswb.128
llvm.x86.avx512.mask.packuswb.256
llvm.x86.avx512.mask.packuswb.512
llvm.x86.avx512.mask.padds.b.128
llvm.x86.avx512.mask.padds.b.256
llvm.x86.avx512.mask.padds.b.512
llvm.x86.avx512.mask.padds.w.128
llvm.x86.avx512.mask.padds.w.256
llvm.x86.avx512.mask.padds.w.512
llvm.x86.avx512.mask.paddus.b.128
llvm.x86.avx512.mask.paddus.b.256
llvm.x86.avx512.mask.paddus.b.512
llvm.x86.avx512.mask.paddus.w.128
llvm.x86.avx512.mask.paddus.w.256
llvm.x86.avx512.mask.paddus.w.512
llvm.x86.avx512.mask.pavg.b.128
llvm.x86.avx512.mask.pavg.b.256
llvm.x86.avx512.mask.pavg.b.512
llvm.x86.avx512.mask.pavg.w.128
llvm.x86.avx512.mask.pavg.w.256
llvm.x86.avx512.mask.pavg.w.512
llvm.x86.avx512.mask.pbroadcast.b.gpr.128
llvm.x86.avx512.mask.pbroadcast.b.gpr.256
llvm.x86.avx512.mask.pbroadcast.b.gpr.512
llvm.x86.avx512.mask.pbroadcast.d.gpr.128
llvm.x86.avx512.mask.pbroadcast.d.gpr.256
llvm.x86.avx512.mask.pbroadcast.d.gpr.512
llvm.x86.avx512.mask.pbroadcast.q.gpr.128
llvm.x86.avx512.mask.pbroadcast.q.gpr.256
llvm.x86.avx512.mask.pbroadcast.q.gpr.512
llvm.x86.avx512.mask.pbroadcast.q.mem.512
llvm.x86.avx512.mask.pbroadcast.w.gpr.128
llvm.x86.avx512.mask.pbroadcast.w.gpr.256
llvm.x86.avx512.mask.pbroadcast.w.gpr.512
llvm.x86.avx512.mask.permvar.df.256
llvm.x86.avx512.mask.permvar.df.512
llvm.x86.avx512.mask.permvar.di.256
llvm.x86.avx512.mask.permvar.di.512
llvm.x86.avx512.mask.permvar.hi.128
llvm.x86.avx512.mask.permvar.hi.256
llvm.x86.avx512.mask.permvar.hi.512
llvm.x86.avx512.mask.permvar.qi.128
llvm.x86.avx512.mask.permvar.qi.256
llvm.x86.avx512.mask.permvar.qi.512
llvm.x86.avx512.mask.permvar.sf.256
llvm.x86.avx512.mask.permvar.sf.512
llvm.x86.avx512.mask.permvar.si.256
llvm.x86.avx512.mask.permvar.si.512
llvm.x86.avx512.mask.pmaddubs.w.128
llvm.x86.avx512.mask.pmaddubs.w.256
llvm.x86.avx512.mask.pmaddubs.w.512
llvm.x86.avx512.mask.pmaddw.d.128
llvm.x86.avx512.mask.pmaddw.d.256
llvm.x86.avx512.mask.pmaddw.d.512
llvm.x86.avx512.mask.pmov.db.128
llvm.x86.avx512.mask.pmov.db.256
llvm.x86.avx512.mask.pmov.db.512
llvm.x86.avx512.mask.pmov.db.mem.128
llvm.x86.avx512.mask.pmov.db.mem.256
llvm.x86.avx512.mask.pmov.db.mem.512
llvm.x86.avx512.mask.pmov.dw.128
llvm.x86.avx512.mask.pmov.dw.256
llvm.x86.avx512.mask.pmov.dw.512
llvm.x86.avx512.mask.pmov.dw.mem.128
llvm.x86.avx512.mask.pmov.dw.mem.256
llvm.x86.avx512.mask.pmov.dw.mem.512
llvm.x86.avx512.mask.pmov.qb.128
llvm.x86.avx512.mask.pmov.qb.256
llvm.x86.avx512.mask.pmov.qb.512
llvm.x86.avx512.mask.pmov.qb.mem.128
llvm.x86.avx512.mask.pmov.qb.mem.256
llvm.x86.avx512.mask.pmov.qb.mem.512
llvm.x86.avx512.mask.pmov.qd.128
llvm.x86.avx512.mask.pmov.qd.256
llvm.x86.avx512.mask.pmov.qd.512
llvm.x86.avx512.mask.pmov.qd.mem.128
llvm.x86.avx512.mask.pmov.qd.mem.256
llvm.x86.avx512.mask.pmov.qd.mem.512
llvm.x86.avx512.mask.pmov.qw.128
llvm.x86.avx512.mask.pmov.qw.256
llvm.x86.avx512.mask.pmov.qw.512
llvm.x86.avx512.mask.pmov.qw.mem.128
llvm.x86.avx512.mask.pmov.qw.mem.256
llvm.x86.avx512.mask.pmov.qw.mem.512
llvm.x86.avx512.mask.pmov.wb.128
llvm.x86.avx512.mask.pmov.wb.256
llvm.x86.avx512.mask.pmov.wb.512
llvm.x86.avx512.mask.pmov.wb.mem.128
llvm.x86.avx512.mask.pmov.wb.mem.256
llvm.x86.avx512.mask.pmov.wb.mem.512
llvm.x86.avx512.mask.pmovs.db.128
llvm.x86.avx512.mask.pmovs.db.256
llvm.x86.avx512.mask.pmovs.db.512
llvm.x86.avx512.mask.pmovs.db.mem.128
llvm.x86.avx512.mask.pmovs.db.mem.256
llvm.x86.avx512.mask.pmovs.db.mem.512
llvm.x86.avx512.mask.pmovs.dw.128
llvm.x86.avx512.mask.pmovs.dw.256
llvm.x86.avx512.mask.pmovs.dw.512
llvm.x86.avx512.mask.pmovs.dw.mem.128
llvm.x86.avx512.mask.pmovs.dw.mem.256
llvm.x86.avx512.mask.pmovs.dw.mem.512
llvm.x86.avx512.mask.pmovs.qb.128
llvm.x86.avx512.mask.pmovs.qb.256
llvm.x86.avx512.mask.pmovs.qb.512
llvm.x86.avx512.mask.pmovs.qb.mem.128
llvm.x86.avx512.mask.pmovs.qb.mem.256
llvm.x86.avx512.mask.pmovs.qb.mem.512
llvm.x86.avx512.mask.pmovs.qd.128
llvm.x86.avx512.mask.pmovs.qd.256
llvm.x86.avx512.mask.pmovs.qd.512
llvm.x86.avx512.mask.pmovs.qd.mem.128
llvm.x86.avx512.mask.pmovs.qd.mem.256
llvm.x86.avx512.mask.pmovs.qd.mem.512
llvm.x86.avx512.mask.pmovs.qw.128
llvm.x86.avx512.mask.pmovs.qw.256
llvm.x86.avx512.mask.pmovs.qw.512
llvm.x86.avx512.mask.pmovs.qw.mem.128
llvm.x86.avx512.mask.pmovs.qw.mem.256
llvm.x86.avx512.mask.pmovs.qw.mem.512
llvm.x86.avx512.mask.pmovs.wb.128
llvm.x86.avx512.mask.pmovs.wb.256
llvm.x86.avx512.mask.pmovs.wb.512
llvm.x86.avx512.mask.pmovs.wb.mem.128
llvm.x86.avx512.mask.pmovs.wb.mem.256
llvm.x86.avx512.mask.pmovs.wb.mem.512
llvm.x86.avx512.mask.pmovus.db.128
llvm.x86.avx512.mask.pmovus.db.256
llvm.x86.avx512.mask.pmovus.db.512
llvm.x86.avx512.mask.pmovus.db.mem.128
llvm.x86.avx512.mask.pmovus.db.mem.256
llvm.x86.avx512.mask.pmovus.db.mem.512
llvm.x86.avx512.mask.pmovus.dw.128
llvm.x86.avx512.mask.pmovus.dw.256
llvm.x86.avx512.mask.pmovus.dw.512
llvm.x86.avx512.mask.pmovus.dw.mem.128
llvm.x86.avx512.mask.pmovus.dw.mem.256
llvm.x86.avx512.mask.pmovus.dw.mem.512
llvm.x86.avx512.mask.pmovus.qb.128
llvm.x86.avx512.mask.pmovus.qb.256
llvm.x86.avx512.mask.pmovus.qb.512
llvm.x86.avx512.mask.pmovus.qb.mem.128
llvm.x86.avx512.mask.pmovus.qb.mem.256
llvm.x86.avx512.mask.pmovus.qb.mem.512
llvm.x86.avx512.mask.pmovus.qd.128
llvm.x86.avx512.mask.pmovus.qd.256
llvm.x86.avx512.mask.pmovus.qd.512
llvm.x86.avx512.mask.pmovus.qd.mem.128
llvm.x86.avx512.mask.pmovus.qd.mem.256
llvm.x86.avx512.mask.pmovus.qd.mem.512
llvm.x86.avx512.mask.pmovus.qw.128
llvm.x86.avx512.mask.pmovus.qw.256
llvm.x86.avx512.mask.pmovus.qw.512
llvm.x86.avx512.mask.pmovus.qw.mem.128
llvm.x86.avx512.mask.pmovus.qw.mem.256
llvm.x86.avx512.mask.pmovus.qw.mem.512
llvm.x86.avx512.mask.pmovus.wb.128
llvm.x86.avx512.mask.pmovus.wb.256
llvm.x86.avx512.mask.pmovus.wb.512
llvm.x86.avx512.mask.pmovus.wb.mem.128
llvm.x86.avx512.mask.pmovus.wb.mem.256
llvm.x86.avx512.mask.pmovus.wb.mem.512
llvm.x86.avx512.mask.pmul.hr.sw.128
llvm.x86.avx512.mask.pmul.hr.sw.256
llvm.x86.avx512.mask.pmul.hr.sw.512
llvm.x86.avx512.mask.pmulh.w.128
llvm.x86.avx512.mask.pmulh.w.256
llvm.x86.avx512.mask.pmulh.w.512
llvm.x86.avx512.mask.pmulhu.w.128
llvm.x86.avx512.mask.pmulhu.w.256
llvm.x86.avx512.mask.pmulhu.w.512
llvm.x86.avx512.mask.pmultishift.qb.128
llvm.x86.avx512.mask.pmultishift.qb.256
llvm.x86.avx512.mask.pmultishift.qb.512
llvm.x86.avx512.mask.prol.d.128
llvm.x86.avx512.mask.prol.d.256
llvm.x86.avx512.mask.prol.d.512
llvm.x86.avx512.mask.prol.q.128
llvm.x86.avx512.mask.prol.q.256
llvm.x86.avx512.mask.prol.q.512
llvm.x86.avx512.mask.prolv.d.128
llvm.x86.avx512.mask.prolv.d.256
llvm.x86.avx512.mask.prolv.d.512
llvm.x86.avx512.mask.prolv.q.128
llvm.x86.avx512.mask.prolv.q.256
llvm.x86.avx512.mask.prolv.q.512
llvm.x86.avx512.mask.pror.d.128
llvm.x86.avx512.mask.pror.d.256
llvm.x86.avx512.mask.pror.d.512
llvm.x86.avx512.mask.pror.q.128
llvm.x86.avx512.mask.pror.q.256
llvm.x86.avx512.mask.pror.q.512
llvm.x86.avx512.mask.prorv.d.128
llvm.x86.avx512.mask.prorv.d.256
llvm.x86.avx512.mask.prorv.d.512
llvm.x86.avx512.mask.prorv.q.128
llvm.x86.avx512.mask.prorv.q.256
llvm.x86.avx512.mask.prorv.q.512
llvm.x86.avx512.mask.psubs.b.128
llvm.x86.avx512.mask.psubs.b.256
llvm.x86.avx512.mask.psubs.b.512
llvm.x86.avx512.mask.psubs.w.128
llvm.x86.avx512.mask.psubs.w.256
llvm.x86.avx512.mask.psubs.w.512
llvm.x86.avx512.mask.psubus.b.128
llvm.x86.avx512.mask.psubus.b.256
llvm.x86.avx512.mask.psubus.b.512
llvm.x86.avx512.mask.psubus.w.128
llvm.x86.avx512.mask.psubus.w.256
llvm.x86.avx512.mask.psubus.w.512
llvm.x86.avx512.mask.pternlog.d.128
llvm.x86.avx512.mask.pternlog.d.256
llvm.x86.avx512.mask.pternlog.d.512
llvm.x86.avx512.mask.pternlog.q.128
llvm.x86.avx512.mask.pternlog.q.256
llvm.x86.avx512.mask.pternlog.q.512
llvm.x86.avx512.mask.range.pd.128
llvm.x86.avx512.mask.range.pd.256
llvm.x86.avx512.mask.range.pd.512
llvm.x86.avx512.mask.range.ps.128
llvm.x86.avx512.mask.range.ps.256
llvm.x86.avx512.mask.range.ps.512
llvm.x86.avx512.mask.range.sd
llvm.x86.avx512.mask.range.ss
llvm.x86.avx512.mask.reduce.pd.128
llvm.x86.avx512.mask.reduce.pd.256
llvm.x86.avx512.mask.reduce.pd.512
llvm.x86.avx512.mask.reduce.ps.128
llvm.x86.avx512.mask.reduce.ps.256
llvm.x86.avx512.mask.reduce.ps.512
llvm.x86.avx512.mask.reduce.sd
llvm.x86.avx512.mask.reduce.ss
llvm.x86.avx512.mask.rndscale.pd.128
llvm.x86.avx512.mask.rndscale.pd.256
llvm.x86.avx512.mask.rndscale.pd.512
llvm.x86.avx512.mask.rndscale.ps.128
llvm.x86.avx512.mask.rndscale.ps.256
llvm.x86.avx512.mask.rndscale.ps.512
llvm.x86.avx512.mask.rndscale.sd
llvm.x86.avx512.mask.rndscale.ss
llvm.x86.avx512.mask.scalef.pd.128
llvm.x86.avx512.mask.scalef.pd.256
llvm.x86.avx512.mask.scalef.pd.512
llvm.x86.avx512.mask.scalef.ps.128
llvm.x86.avx512.mask.scalef.ps.256
llvm.x86.avx512.mask.scalef.ps.512
llvm.x86.avx512.mask.scalef.sd
llvm.x86.avx512.mask.scalef.ss
llvm.x86.avx512.mask.shuf.f32x4
llvm.x86.avx512.mask.shuf.f32x4.256
llvm.x86.avx512.mask.shuf.f64x2
llvm.x86.avx512.mask.shuf.f64x2.256
llvm.x86.avx512.mask.shuf.i32x4
llvm.x86.avx512.mask.shuf.i32x4.256
llvm.x86.avx512.mask.shuf.i64x2
llvm.x86.avx512.mask.shuf.i64x2.256
llvm.x86.avx512.mask.sqrt.pd.128
llvm.x86.avx512.mask.sqrt.pd.256
llvm.x86.avx512.mask.sqrt.pd.512
llvm.x86.avx512.mask.sqrt.ps.128
llvm.x86.avx512.mask.sqrt.ps.256
llvm.x86.avx512.mask.sqrt.ps.512
llvm.x86.avx512.mask.sqrt.sd
llvm.x86.avx512.mask.sqrt.ss
llvm.x86.avx512.mask.store.ss
llvm.x86.avx512.mask.sub.pd.512
llvm.x86.avx512.mask.sub.ps.512
llvm.x86.avx512.mask.sub.sd.round
llvm.x86.avx512.mask.sub.ss.round
llvm.x86.avx512.mask.ucmp.b.128
llvm.x86.avx512.mask.ucmp.b.256
llvm.x86.avx512.mask.ucmp.b.512
llvm.x86.avx512.mask.ucmp.d.128
llvm.x86.avx512.mask.ucmp.d.256
llvm.x86.avx512.mask.ucmp.d.512
llvm.x86.avx512.mask.ucmp.q.128
llvm.x86.avx512.mask.ucmp.q.256
llvm.x86.avx512.mask.ucmp.q.512
llvm.x86.avx512.mask.ucmp.w.128
llvm.x86.avx512.mask.ucmp.w.256
llvm.x86.avx512.mask.ucmp.w.512
llvm.x86.avx512.mask.vcvtph2ps.128
llvm.x86.avx512.mask.vcvtph2ps.256
llvm.x86.avx512.mask.vcvtph2ps.512
llvm.x86.avx512.mask.vcvtps2ph.128
llvm.x86.avx512.mask.vcvtps2ph.256
llvm.x86.avx512.mask.vcvtps2ph.512
llvm.x86.avx512.mask.vfmadd.pd.128
llvm.x86.avx512.mask.vfmadd.pd.256
llvm.x86.avx512.mask.vfmadd.pd.512
llvm.x86.avx512.mask.vfmadd.ps.128
llvm.x86.avx512.mask.vfmadd.ps.256
llvm.x86.avx512.mask.vfmadd.ps.512
llvm.x86.avx512.mask.vfmadd.sd
llvm.x86.avx512.mask.vfmadd.ss
llvm.x86.avx512.mask.vfmaddsub.pd.128
llvm.x86.avx512.mask.vfmaddsub.pd.256
llvm.x86.avx512.mask.vfmaddsub.pd.512
llvm.x86.avx512.mask.vfmaddsub.ps.128
llvm.x86.avx512.mask.vfmaddsub.ps.256
llvm.x86.avx512.mask.vfmaddsub.ps.512
llvm.x86.avx512.mask.vfnmadd.pd.128
llvm.x86.avx512.mask.vfnmadd.pd.256
llvm.x86.avx512.mask.vfnmadd.pd.512
llvm.x86.avx512.mask.vfnmadd.ps.128
llvm.x86.avx512.mask.vfnmadd.ps.256
llvm.x86.avx512.mask.vfnmadd.ps.512
llvm.x86.avx512.mask.vfnmsub.pd.128
llvm.x86.avx512.mask.vfnmsub.pd.256
llvm.x86.avx512.mask.vfnmsub.pd.512
llvm.x86.avx512.mask.vfnmsub.ps.128
llvm.x86.avx512.mask.vfnmsub.ps.256
llvm.x86.avx512.mask.vfnmsub.ps.512
llvm.x86.avx512.mask.vpermi2var.d.128
llvm.x86.avx512.mask.vpermi2var.d.256
llvm.x86.avx512.mask.vpermi2var.d.512
llvm.x86.avx512.mask.vpermi2var.hi.128
llvm.x86.avx512.mask.vpermi2var.hi.256
llvm.x86.avx512.mask.vpermi2var.hi.512
llvm.x86.avx512.mask.vpermi2var.pd.128
llvm.x86.avx512.mask.vpermi2var.pd.256
llvm.x86.avx512.mask.vpermi2var.pd.512
llvm.x86.avx512.mask.vpermi2var.ps.128
llvm.x86.avx512.mask.vpermi2var.ps.256
llvm.x86.avx512.mask.vpermi2var.ps.512
llvm.x86.avx512.mask.vpermi2var.q.128
llvm.x86.avx512.mask.vpermi2var.q.256
llvm.x86.avx512.mask.vpermi2var.q.512
llvm.x86.avx512.mask.vpermi2var.qi.128
llvm.x86.avx512.mask.vpermi2var.qi.256
llvm.x86.avx512.mask.vpermi2var.qi.512
llvm.x86.avx512.mask.vpermt2var.d.128
llvm.x86.avx512.mask.vpermt2var.d.256
llvm.x86.avx512.mask.vpermt2var.d.512
llvm.x86.avx512.mask.vpermt2var.hi.128
llvm.x86.avx512.mask.vpermt2var.hi.256
llvm.x86.avx512.mask.vpermt2var.hi.512
llvm.x86.avx512.mask.vpermt2var.pd.128
llvm.x86.avx512.mask.vpermt2var.pd.256
llvm.x86.avx512.mask.vpermt2var.pd.512
llvm.x86.avx512.mask.vpermt2var.ps.128
llvm.x86.avx512.mask.vpermt2var.ps.256
llvm.x86.avx512.mask.vpermt2var.ps.512
llvm.x86.avx512.mask.vpermt2var.q.128
llvm.x86.avx512.mask.vpermt2var.q.256
llvm.x86.avx512.mask.vpermt2var.q.512
llvm.x86.avx512.mask.vpermt2var.qi.128
llvm.x86.avx512.mask.vpermt2var.qi.256
llvm.x86.avx512.mask.vpermt2var.qi.512
llvm.x86.avx512.mask.vpmadd52h.uq.128
llvm.x86.avx512.mask.vpmadd52h.uq.256
llvm.x86.avx512.mask.vpmadd52h.uq.512
llvm.x86.avx512.mask.vpmadd52l.uq.128
llvm.x86.avx512.mask.vpmadd52l.uq.256
llvm.x86.avx512.mask.vpmadd52l.uq.512
llvm.x86.avx512.mask3.vfmadd.pd.128
llvm.x86.avx512.mask3.vfmadd.pd.256
llvm.x86.avx512.mask3.vfmadd.pd.512
llvm.x86.avx512.mask3.vfmadd.ps.128
llvm.x86.avx512.mask3.vfmadd.ps.256
llvm.x86.avx512.mask3.vfmadd.ps.512
llvm.x86.avx512.mask3.vfmadd.sd
llvm.x86.avx512.mask3.vfmadd.ss
llvm.x86.avx512.mask3.vfmaddsub.pd.128
llvm.x86.avx512.mask3.vfmaddsub.pd.256
llvm.x86.avx512.mask3.vfmaddsub.pd.512
llvm.x86.avx512.mask3.vfmaddsub.ps.128
llvm.x86.avx512.mask3.vfmaddsub.ps.256
llvm.x86.avx512.mask3.vfmaddsub.ps.512
llvm.x86.avx512.mask3.vfmsub.pd.128
llvm.x86.avx512.mask3.vfmsub.pd.256
llvm.x86.avx512.mask3.vfmsub.pd.512
llvm.x86.avx512.mask3.vfmsub.ps.128
llvm.x86.avx512.mask3.vfmsub.ps.256
llvm.x86.avx512.mask3.vfmsub.ps.512
llvm.x86.avx512.mask3.vfmsub.sd
llvm.x86.avx512.mask3.vfmsub.ss
llvm.x86.avx512.mask3.vfmsubadd.pd.128
llvm.x86.avx512.mask3.vfmsubadd.pd.256
llvm.x86.avx512.mask3.vfmsubadd.pd.512
llvm.x86.avx512.mask3.vfmsubadd.ps.128
llvm.x86.avx512.mask3.vfmsubadd.ps.256
llvm.x86.avx512.mask3.vfmsubadd.ps.512
llvm.x86.avx512.mask3.vfnmsub.pd.128
llvm.x86.avx512.mask3.vfnmsub.pd.256
llvm.x86.avx512.mask3.vfnmsub.pd.512
llvm.x86.avx512.mask3.vfnmsub.ps.128
llvm.x86.avx512.mask3.vfnmsub.ps.256
llvm.x86.avx512.mask3.vfnmsub.ps.512
llvm.x86.avx512.mask3.vfnmsub.sd
llvm.x86.avx512.mask3.vfnmsub.ss
llvm.x86.avx512.maskz.fixupimm.pd.128
llvm.x86.avx512.maskz.fixupimm.pd.256
llvm.x86.avx512.maskz.fixupimm.pd.512
llvm.x86.avx512.maskz.fixupimm.ps.128
llvm.x86.avx512.maskz.fixupimm.ps.256
llvm.x86.avx512.maskz.fixupimm.ps.512
llvm.x86.avx512.maskz.fixupimm.sd
llvm.x86.avx512.maskz.fixupimm.ss
llvm.x86.avx512.maskz.pternlog.d.128
llvm.x86.avx512.maskz.pternlog.d.256
llvm.x86.avx512.maskz.pternlog.d.512
llvm.x86.avx512.maskz.pternlog.q.128
llvm.x86.avx512.maskz.pternlog.q.256
llvm.x86.avx512.maskz.pternlog.q.512
llvm.x86.avx512.maskz.vfmadd.pd.128
llvm.x86.avx512.maskz.vfmadd.pd.256
llvm.x86.avx512.maskz.vfmadd.pd.512
llvm.x86.avx512.maskz.vfmadd.ps.128
llvm.x86.avx512.maskz.vfmadd.ps.256
llvm.x86.avx512.maskz.vfmadd.ps.512
llvm.x86.avx512.maskz.vfmadd.sd
llvm.x86.avx512.maskz.vfmadd.ss
llvm.x86.avx512.maskz.vfmaddsub.pd.128
llvm.x86.avx512.maskz.vfmaddsub.pd.256
llvm.x86.avx512.maskz.vfmaddsub.pd.512
llvm.x86.avx512.maskz.vfmaddsub.ps.128
llvm.x86.avx512.maskz.vfmaddsub.ps.256
llvm.x86.avx512.maskz.vfmaddsub.ps.512
llvm.x86.avx512.maskz.vpermt2var.d.128
llvm.x86.avx512.maskz.vpermt2var.d.256
llvm.x86.avx512.maskz.vpermt2var.d.512
llvm.x86.avx512.maskz.vpermt2var.hi.128
llvm.x86.avx512.maskz.vpermt2var.hi.256
llvm.x86.avx512.maskz.vpermt2var.hi.512
llvm.x86.avx512.maskz.vpermt2var.pd.128
llvm.x86.avx512.maskz.vpermt2var.pd.256
llvm.x86.avx512.maskz.vpermt2var.pd.512
llvm.x86.avx512.maskz.vpermt2var.ps.128
llvm.x86.avx512.maskz.vpermt2var.ps.256
llvm.x86.avx512.maskz.vpermt2var.ps.512
llvm.x86.avx512.maskz.vpermt2var.q.128
llvm.x86.avx512.maskz.vpermt2var.q.256
llvm.x86.avx512.maskz.vpermt2var.q.512
llvm.x86.avx512.maskz.vpermt2var.qi.128
llvm.x86.avx512.maskz.vpermt2var.qi.256
llvm.x86.avx512.maskz.vpermt2var.qi.512
llvm.x86.avx512.maskz.vpmadd52h.uq.128
llvm.x86.avx512.maskz.vpmadd52h.uq.256
llvm.x86.avx512.maskz.vpmadd52h.uq.512
llvm.x86.avx512.maskz.vpmadd52l.uq.128
llvm.x86.avx512.maskz.vpmadd52l.uq.256
llvm.x86.avx512.maskz.vpmadd52l.uq.512
llvm.x86.avx512.movntdqa
llvm.x86.avx512.pmul.dq.512
llvm.x86.avx512.pmulu.dq.512
llvm.x86.avx512.psad.bw.512
llvm.x86.avx512.pshuf.b.512
llvm.x86.avx512.psll.d.512
llvm.x86.avx512.psll.q.512
llvm.x86.avx512.psll.w.512
llvm.x86.avx512.pslli.d.512
llvm.x86.avx512.pslli.q.512
llvm.x86.avx512.pslli.w.512
llvm.x86.avx512.psllv.d.512
llvm.x86.avx512.psllv.q.512
llvm.x86.avx512.psllv.w.128
llvm.x86.avx512.psllv.w.256
llvm.x86.avx512.psllv.w.512
llvm.x86.avx512.psra.d.512
llvm.x86.avx512.psra.q.128
llvm.x86.avx512.psra.q.256
llvm.x86.avx512.psra.q.512
llvm.x86.avx512.psra.w.512
llvm.x86.avx512.psrai.d.512
llvm.x86.avx512.psrai.q.128
llvm.x86.avx512.psrai.q.256
llvm.x86.avx512.psrai.q.512
llvm.x86.avx512.psrai.w.512
llvm.x86.avx512.psrav.d.512
llvm.x86.avx512.psrav.q.128
llvm.x86.avx512.psrav.q.256
llvm.x86.avx512.psrav.q.512
llvm.x86.avx512.psrav.w.128
llvm.x86.avx512.psrav.w.256
llvm.x86.avx512.psrav.w.512
llvm.x86.avx512.psrl.d.512
llvm.x86.avx512.psrl.q.512
llvm.x86.avx512.psrl.w.512
llvm.x86.avx512.psrli.d.512
llvm.x86.avx512.psrli.q.512
llvm.x86.avx512.psrli.w.512
llvm.x86.avx512.psrlv.d.512
llvm.x86.avx512.psrlv.q.512
llvm.x86.avx512.psrlv.w.128
llvm.x86.avx512.psrlv.w.256
llvm.x86.avx512.psrlv.w.512
llvm.x86.avx512.ptestm.b.128
llvm.x86.avx512.ptestm.b.256
llvm.x86.avx512.ptestm.b.512
llvm.x86.avx512.ptestm.d.128
llvm.x86.avx512.ptestm.d.256
llvm.x86.avx512.ptestm.d.512
llvm.x86.avx512.ptestm.q.128
llvm.x86.avx512.ptestm.q.256
llvm.x86.avx512.ptestm.q.512
llvm.x86.avx512.ptestm.w.128
llvm.x86.avx512.ptestm.w.256
llvm.x86.avx512.ptestm.w.512
llvm.x86.avx512.ptestnm.b.128
llvm.x86.avx512.ptestnm.b.256
llvm.x86.avx512.ptestnm.b.512
llvm.x86.avx512.ptestnm.d.128
llvm.x86.avx512.ptestnm.d.256
llvm.x86.avx512.ptestnm.d.512
llvm.x86.avx512.ptestnm.q.128
llvm.x86.avx512.ptestnm.q.256
llvm.x86.avx512.ptestnm.q.512
llvm.x86.avx512.ptestnm.w.128
llvm.x86.avx512.ptestnm.w.256
llvm.x86.avx512.ptestnm.w.512
llvm.x86.avx512.rcp14.pd.128
llvm.x86.avx512.rcp14.pd.256
llvm.x86.avx512.rcp14.pd.512
llvm.x86.avx512.rcp14.ps.128
llvm.x86.avx512.rcp14.ps.256
llvm.x86.avx512.rcp14.ps.512
llvm.x86.avx512.rcp14.sd
llvm.x86.avx512.rcp14.ss
llvm.x86.avx512.rcp28.pd
llvm.x86.avx512.rcp28.ps
llvm.x86.avx512.rcp28.sd
llvm.x86.avx512.rcp28.ss
llvm.x86.avx512.rsqrt14.pd.128
llvm.x86.avx512.rsqrt14.pd.256
llvm.x86.avx512.rsqrt14.pd.512
llvm.x86.avx512.rsqrt14.ps.128
llvm.x86.avx512.rsqrt14.ps.256
llvm.x86.avx512.rsqrt14.ps.512
llvm.x86.avx512.rsqrt14.sd
llvm.x86.avx512.rsqrt14.ss
llvm.x86.avx512.rsqrt28.pd
llvm.x86.avx512.rsqrt28.ps
llvm.x86.avx512.rsqrt28.sd
llvm.x86.avx512.rsqrt28.ss
llvm.x86.avx512.scatter.dpd.512
llvm.x86.avx512.scatter.dpi.512
llvm.x86.avx512.scatter.dpq.512
llvm.x86.avx512.scatter.dps.512
llvm.x86.avx512.scatter.qpd.512
llvm.x86.avx512.scatter.qpi.512
llvm.x86.avx512.scatter.qpq.512
llvm.x86.avx512.scatter.qps.512
llvm.x86.avx512.scatterdiv2.df
llvm.x86.avx512.scatterdiv2.di
llvm.x86.avx512.scatterdiv4.df
llvm.x86.avx512.scatterdiv4.di
llvm.x86.avx512.scatterdiv4.sf
llvm.x86.avx512.scatterdiv4.si
llvm.x86.avx512.scatterdiv8.sf
llvm.x86.avx512.scatterdiv8.si
llvm.x86.avx512.scatterpf.dpd.512
llvm.x86.avx512.scatterpf.dps.512
llvm.x86.avx512.scatterpf.qpd.512
llvm.x86.avx512.scatterpf.qps.512
llvm.x86.avx512.scattersiv2.df
llvm.x86.avx512.scattersiv2.di
llvm.x86.avx512.scattersiv4.df
llvm.x86.avx512.scattersiv4.di
llvm.x86.avx512.scattersiv4.sf
llvm.x86.avx512.scattersiv4.si
llvm.x86.avx512.scattersiv8.sf
llvm.x86.avx512.scattersiv8.si
llvm.x86.avx512.vbroadcast.sd.512
llvm.x86.avx512.vbroadcast.ss.512
llvm.x86.avx512.vcomi.sd
llvm.x86.avx512.vcomi.ss
llvm.x86.avx512.vcvtsd2si32
llvm.x86.avx512.vcvtsd2si64
llvm.x86.avx512.vcvtsd2usi32
llvm.x86.avx512.vcvtsd2usi64
llvm.x86.avx512.vcvtss2si32
llvm.x86.avx512.vcvtss2si64
llvm.x86.avx512.vcvtss2usi32
llvm.x86.avx512.vcvtss2usi64
llvm.x86.avx512.vpermilvar.pd.512
llvm.x86.avx512.vpermilvar.ps.512
llvm.x86.bmi.bextr.32
llvm.x86.bmi.bextr.64
llvm.x86.bmi.bzhi.32
llvm.x86.bmi.bzhi.64
llvm.x86.bmi.pdep.32
llvm.x86.bmi.pdep.64
llvm.x86.bmi.pext.32
llvm.x86.bmi.pext.64
llvm.x86.clflushopt
llvm.x86.flags.read.u32
llvm.x86.flags.read.u64
llvm.x86.flags.write.u32
llvm.x86.flags.write.u64
llvm.x86.fma.vfmadd.pd
llvm.x86.fma.vfmadd.pd.256
llvm.x86.fma.vfmadd.ps
llvm.x86.fma.vfmadd.ps.256
llvm.x86.fma.vfmadd.sd
llvm.x86.fma.vfmadd.ss
llvm.x86.fma.vfmaddsub.pd
llvm.x86.fma.vfmaddsub.pd.256
llvm.x86.fma.vfmaddsub.ps
llvm.x86.fma.vfmaddsub.ps.256
llvm.x86.fma.vfmsub.pd
llvm.x86.fma.vfmsub.pd.256
llvm.x86.fma.vfmsub.ps
llvm.x86.fma.vfmsub.ps.256
llvm.x86.fma.vfmsub.sd
llvm.x86.fma.vfmsub.ss
llvm.x86.fma.vfmsubadd.pd
llvm.x86.fma.vfmsubadd.pd.256
llvm.x86.fma.vfmsubadd.ps
llvm.x86.fma.vfmsubadd.ps.256
llvm.x86.fma.vfnmadd.pd
llvm.x86.fma.vfnmadd.pd.256
llvm.x86.fma.vfnmadd.ps
llvm.x86.fma.vfnmadd.ps.256
llvm.x86.fma.vfnmadd.sd
llvm.x86.fma.vfnmadd.ss
llvm.x86.fma.vfnmsub.pd
llvm.x86.fma.vfnmsub.pd.256
llvm.x86.fma.vfnmsub.ps
llvm.x86.fma.vfnmsub.ps.256
llvm.x86.fma.vfnmsub.sd
llvm.x86.fma.vfnmsub.ss
llvm.x86.fxrstor
llvm.x86.fxrstor64
llvm.x86.fxsave
llvm.x86.fxsave64
llvm.x86.int
llvm.x86.mmx.emms
llvm.x86.mmx.femms
llvm.x86.mmx.maskmovq
llvm.x86.mmx.movnt.dq
llvm.x86.mmx.packssdw
llvm.x86.mmx.packsswb
llvm.x86.mmx.packuswb
llvm.x86.mmx.padd.b
llvm.x86.mmx.padd.d
llvm.x86.mmx.padd.q
llvm.x86.mmx.padd.w
llvm.x86.mmx.padds.b
llvm.x86.mmx.padds.w
llvm.x86.mmx.paddus.b
llvm.x86.mmx.paddus.w
llvm.x86.mmx.palignr.b
llvm.x86.mmx.pand
llvm.x86.mmx.pandn
llvm.x86.mmx.pavg.b
llvm.x86.mmx.pavg.w
llvm.x86.mmx.pcmpeq.b
llvm.x86.mmx.pcmpeq.d
llvm.x86.mmx.pcmpeq.w
llvm.x86.mmx.pcmpgt.b
llvm.x86.mmx.pcmpgt.d
llvm.x86.mmx.pcmpgt.w
llvm.x86.mmx.pextr.w
llvm.x86.mmx.pinsr.w
llvm.x86.mmx.pmadd.wd
llvm.x86.mmx.pmaxs.w
llvm.x86.mmx.pmaxu.b
llvm.x86.mmx.pmins.w
llvm.x86.mmx.pminu.b
llvm.x86.mmx.pmovmskb
llvm.x86.mmx.pmulh.w
llvm.x86.mmx.pmulhu.w
llvm.x86.mmx.pmull.w
llvm.x86.mmx.pmulu.dq
llvm.x86.mmx.por
llvm.x86.mmx.psad.bw
llvm.x86.mmx.psll.d
llvm.x86.mmx.psll.q
llvm.x86.mmx.psll.w
llvm.x86.mmx.pslli.d
llvm.x86.mmx.pslli.q
llvm.x86.mmx.pslli.w
llvm.x86.mmx.psra.d
llvm.x86.mmx.psra.w
llvm.x86.mmx.psrai.d
llvm.x86.mmx.psrai.w
llvm.x86.mmx.psrl.d
llvm.x86.mmx.psrl.q
llvm.x86.mmx.psrl.w
llvm.x86.mmx.psrli.d
llvm.x86.mmx.psrli.q
llvm.x86.mmx.psrli.w
llvm.x86.mmx.psub.b
llvm.x86.mmx.psub.d
llvm.x86.mmx.psub.q
llvm.x86.mmx.psub.w
llvm.x86.mmx.psubs.b
llvm.x86.mmx.psubs.w
llvm.x86.mmx.psubus.b
llvm.x86.mmx.psubus.w
llvm.x86.mmx.punpckhbw
llvm.x86.mmx.punpckhdq
llvm.x86.mmx.punpckhwd
llvm.x86.mmx.punpcklbw
llvm.x86.mmx.punpckldq
llvm.x86.mmx.punpcklwd
llvm.x86.mmx.pxor
llvm.x86.monitorx
llvm.x86.mwaitx
llvm.x86.pclmulqdq
llvm.x86.rdfsbase.32
llvm.x86.rdfsbase.64
llvm.x86.rdgsbase.32
llvm.x86.rdgsbase.64
llvm.x86.rdpkru
llvm.x86.rdpmc
llvm.x86.rdrand.16
llvm.x86.rdrand.32
llvm.x86.rdrand.64
llvm.x86.rdseed.16
llvm.x86.rdseed.32
llvm.x86.rdseed.64
llvm.x86.rdtsc
llvm.x86.rdtscp
llvm.x86.seh.ehguard
llvm.x86.seh.ehregnode
llvm.x86.seh.lsda
llvm.x86.seh.recoverfp
llvm.x86.sha1msg1
llvm.x86.sha1msg2
llvm.x86.sha1nexte
llvm.x86.sha1rnds4
llvm.x86.sha256msg1
llvm.x86.sha256msg2
llvm.x86.sha256rnds2
llvm.x86.sse.cmp.ps
llvm.x86.sse.cmp.ss
llvm.x86.sse.comieq.ss
llvm.x86.sse.comige.ss
llvm.x86.sse.comigt.ss
llvm.x86.sse.comile.ss
llvm.x86.sse.comilt.ss
llvm.x86.sse.comineq.ss
llvm.x86.sse.cvtpd2pi
llvm.x86.sse.cvtpi2pd
llvm.x86.sse.cvtpi2ps
llvm.x86.sse.cvtps2pi
llvm.x86.sse.cvtsi2ss
llvm.x86.sse.cvtsi642ss
llvm.x86.sse.cvtss2si
llvm.x86.sse.cvtss2si64
llvm.x86.sse.cvttpd2pi
llvm.x86.sse.cvttps2pi
llvm.x86.sse.cvttss2si
llvm.x86.sse.cvttss2si64
llvm.x86.sse.ldmxcsr
llvm.x86.sse.max.ps
llvm.x86.sse.max.ss
llvm.x86.sse.min.ps
llvm.x86.sse.min.ss
llvm.x86.sse.movmsk.ps
llvm.x86.sse.pshuf.w
llvm.x86.sse.rcp.ps
llvm.x86.sse.rcp.ss
llvm.x86.sse.rsqrt.ps
llvm.x86.sse.rsqrt.ss
llvm.x86.sse.sfence
llvm.x86.sse.sqrt.ps
llvm.x86.sse.sqrt.ss
llvm.x86.sse.stmxcsr
llvm.x86.sse.ucomieq.ss
llvm.x86.sse.ucomige.ss
llvm.x86.sse.ucomigt.ss
llvm.x86.sse.ucomile.ss
llvm.x86.sse.ucomilt.ss
llvm.x86.sse.ucomineq.ss
llvm.x86.sse2.clflush
llvm.x86.sse2.cmp.pd
llvm.x86.sse2.cmp.sd
llvm.x86.sse2.comieq.sd
llvm.x86.sse2.comige.sd
llvm.x86.sse2.comigt.sd
llvm.x86.sse2.comile.sd
llvm.x86.sse2.comilt.sd
llvm.x86.sse2.comineq.sd
llvm.x86.sse2.cvtdq2ps
llvm.x86.sse2.cvtpd2dq
llvm.x86.sse2.cvtpd2ps
llvm.x86.sse2.cvtps2dq
llvm.x86.sse2.cvtsd2si
llvm.x86.sse2.cvtsd2si64
llvm.x86.sse2.cvtsd2ss
llvm.x86.sse2.cvtsi2sd
llvm.x86.sse2.cvtsi642sd
llvm.x86.sse2.cvtss2sd
llvm.x86.sse2.cvttpd2dq
llvm.x86.sse2.cvttps2dq
llvm.x86.sse2.cvttsd2si
llvm.x86.sse2.cvttsd2si64
llvm.x86.sse2.lfence
llvm.x86.sse2.maskmov.dqu
llvm.x86.sse2.max.pd
llvm.x86.sse2.max.sd
llvm.x86.sse2.mfence
llvm.x86.sse2.min.pd
llvm.x86.sse2.min.sd
llvm.x86.sse2.movmsk.pd
llvm.x86.sse2.packssdw.128
llvm.x86.sse2.packsswb.128
llvm.x86.sse2.packuswb.128
llvm.x86.sse2.padds.b
llvm.x86.sse2.padds.w
llvm.x86.sse2.paddus.b
llvm.x86.sse2.paddus.w
llvm.x86.sse2.pause
llvm.x86.sse2.pavg.b
llvm.x86.sse2.pavg.w
llvm.x86.sse2.pmadd.wd
llvm.x86.sse2.pmovmskb.128
llvm.x86.sse2.pmulh.w
llvm.x86.sse2.pmulhu.w
llvm.x86.sse2.pmulu.dq
llvm.x86.sse2.psad.bw
llvm.x86.sse2.psll.d
llvm.x86.sse2.psll.q
llvm.x86.sse2.psll.w
llvm.x86.sse2.pslli.d
llvm.x86.sse2.pslli.q
llvm.x86.sse2.pslli.w
llvm.x86.sse2.psra.d
llvm.x86.sse2.psra.w
llvm.x86.sse2.psrai.d
llvm.x86.sse2.psrai.w
llvm.x86.sse2.psrl.d
llvm.x86.sse2.psrl.q
llvm.x86.sse2.psrl.w
llvm.x86.sse2.psrli.d
llvm.x86.sse2.psrli.q
llvm.x86.sse2.psrli.w
llvm.x86.sse2.psubs.b
llvm.x86.sse2.psubs.w
llvm.x86.sse2.psubus.b
llvm.x86.sse2.psubus.w
llvm.x86.sse2.sqrt.pd
llvm.x86.sse2.sqrt.sd
llvm.x86.sse2.ucomieq.sd
llvm.x86.sse2.ucomige.sd
llvm.x86.sse2.ucomigt.sd
llvm.x86.sse2.ucomile.sd
llvm.x86.sse2.ucomilt.sd
llvm.x86.sse2.ucomineq.sd
llvm.x86.sse3.addsub.pd
llvm.x86.sse3.addsub.ps
llvm.x86.sse3.hadd.pd
llvm.x86.sse3.hadd.ps
llvm.x86.sse3.hsub.pd
llvm.x86.sse3.hsub.ps
llvm.x86.sse3.ldu.dq
llvm.x86.sse3.monitor
llvm.x86.sse3.mwait
llvm.x86.sse41.blendvpd
llvm.x86.sse41.blendvps
llvm.x86.sse41.dppd
llvm.x86.sse41.dpps
llvm.x86.sse41.insertps
llvm.x86.sse41.movntdqa
llvm.x86.sse41.mpsadbw
llvm.x86.sse41.packusdw
llvm.x86.sse41.pblendvb
llvm.x86.sse41.phminposuw
llvm.x86.sse41.pmuldq
llvm.x86.sse41.ptestc
llvm.x86.sse41.ptestnzc
llvm.x86.sse41.ptestz
llvm.x86.sse41.round.pd
llvm.x86.sse41.round.ps
llvm.x86.sse41.round.sd
llvm.x86.sse41.round.ss
llvm.x86.sse42.crc32.32.16
llvm.x86.sse42.crc32.32.32
llvm.x86.sse42.crc32.32.8
llvm.x86.sse42.crc32.64.64
llvm.x86.sse42.pcmpestri128
llvm.x86.sse42.pcmpestria128
llvm.x86.sse42.pcmpestric128
llvm.x86.sse42.pcmpestrio128
llvm.x86.sse42.pcmpestris128
llvm.x86.sse42.pcmpestriz128
llvm.x86.sse42.pcmpestrm128
llvm.x86.sse42.pcmpistri128
llvm.x86.sse42.pcmpistria128
llvm.x86.sse42.pcmpistric128
llvm.x86.sse42.pcmpistrio128
llvm.x86.sse42.pcmpistris128
llvm.x86.sse42.pcmpistriz128
llvm.x86.sse42.pcmpistrm128
llvm.x86.sse4a.extrq
llvm.x86.sse4a.extrqi
llvm.x86.sse4a.insertq
llvm.x86.sse4a.insertqi
llvm.x86.ssse3.pabs.b
llvm.x86.ssse3.pabs.b.128
llvm.x86.ssse3.pabs.d
llvm.x86.ssse3.pabs.d.128
llvm.x86.ssse3.pabs.w
llvm.x86.ssse3.pabs.w.128
llvm.x86.ssse3.phadd.d
llvm.x86.ssse3.phadd.d.128
llvm.x86.ssse3.phadd.sw
llvm.x86.ssse3.phadd.sw.128
llvm.x86.ssse3.phadd.w
llvm.x86.ssse3.phadd.w.128
llvm.x86.ssse3.phsub.d
llvm.x86.ssse3.phsub.d.128
llvm.x86.ssse3.phsub.sw
llvm.x86.ssse3.phsub.sw.128
llvm.x86.ssse3.phsub.w
llvm.x86.ssse3.phsub.w.128
llvm.x86.ssse3.pmadd.ub.sw
llvm.x86.ssse3.pmadd.ub.sw.128
llvm.x86.ssse3.pmul.hr.sw
llvm.x86.ssse3.pmul.hr.sw.128
llvm.x86.ssse3.pshuf.b
llvm.x86.ssse3.pshuf.b.128
llvm.x86.ssse3.psign.b
llvm.x86.ssse3.psign.b.128
llvm.x86.ssse3.psign.d
llvm.x86.ssse3.psign.d.128
llvm.x86.ssse3.psign.w
llvm.x86.ssse3.psign.w.128
llvm.x86.subborrow.u32
llvm.x86.subborrow.u64
llvm.x86.tbm.bextri.u32
llvm.x86.tbm.bextri.u64
llvm.x86.vcvtph2ps.128
llvm.x86.vcvtph2ps.256
llvm.x86.vcvtps2ph.128
llvm.x86.vcvtps2ph.256
llvm.x86.wrfsbase.32
llvm.x86.wrfsbase.64
llvm.x86.wrgsbase.32
llvm.x86.wrgsbase.64
llvm.x86.wrpkru
llvm.x86.xabort
llvm.x86.xbegin
llvm.x86.xend
llvm.x86.xgetbv
llvm.x86.xop.vfrcz.pd
llvm.x86.xop.vfrcz.pd.256
llvm.x86.xop.vfrcz.ps
llvm.x86.xop.vfrcz.ps.256
llvm.x86.xop.vfrcz.sd
llvm.x86.xop.vfrcz.ss
llvm.x86.xop.vpcmov
llvm.x86.xop.vpcmov.256
llvm.x86.xop.vpcomb
llvm.x86.xop.vpcomd
llvm.x86.xop.vpcomq
llvm.x86.xop.vpcomub
llvm.x86.xop.vpcomud
llvm.x86.xop.vpcomuq
llvm.x86.xop.vpcomuw
llvm.x86.xop.vpcomw
llvm.x86.xop.vpermil2pd
llvm.x86.xop.vpermil2pd.256
llvm.x86.xop.vpermil2ps
llvm.x86.xop.vpermil2ps.256
llvm.x86.xop.vphaddbd
llvm.x86.xop.vphaddbq
llvm.x86.xop.vphaddbw
llvm.x86.xop.vphadddq
llvm.x86.xop.vphaddubd
llvm.x86.xop.vphaddubq
llvm.x86.xop.vphaddubw
llvm.x86.xop.vphaddudq
llvm.x86.xop.vphadduwd
llvm.x86.xop.vphadduwq
llvm.x86.xop.vphaddwd
llvm.x86.xop.vphaddwq
llvm.x86.xop.vphsubbw
llvm.x86.xop.vphsubdq
llvm.x86.xop.vphsubwd
llvm.x86.xop.vpmacsdd
llvm.x86.xop.vpmacsdqh
llvm.x86.xop.vpmacsdql
llvm.x86.xop.vpmacssdd
llvm.x86.xop.vpmacssdqh
llvm.x86.xop.vpmacssdql
llvm.x86.xop.vpmacsswd
llvm.x86.xop.vpmacssww
llvm.x86.xop.vpmacswd
llvm.x86.xop.vpmacsww
llvm.x86.xop.vpmadcsswd
llvm.x86.xop.vpmadcswd
llvm.x86.xop.vpperm
llvm.x86.xop.vprotb
llvm.x86.xop.vprotbi
llvm.x86.xop.vprotd
llvm.x86.xop.vprotdi
llvm.x86.xop.vprotq
llvm.x86.xop.vprotqi
llvm.x86.xop.vprotw
llvm.x86.xop.vprotwi
llvm.x86.xop.vpshab
llvm.x86.xop.vpshad
llvm.x86.xop.vpshaq
llvm.x86.xop.vpshaw
llvm.x86.xop.vpshlb
llvm.x86.xop.vpshld
llvm.x86.xop.vpshlq
llvm.x86.xop.vpshlw
llvm.x86.xrstor
llvm.x86.xrstor64
llvm.x86.xrstors
llvm.x86.xrstors64
llvm.x86.xsave
llvm.x86.xsave64
llvm.x86.xsavec
llvm.x86.xsavec64
llvm.x86.xsaveopt
llvm.x86.xsaveopt64
llvm.x86.xsaves
llvm.x86.xsaves64
llvm.x86.xsetbv
llvm.x86.xtest
llvm.xcore.bitrev
llvm.xcore.checkevent
llvm.xcore.chkct
llvm.xcore.clre
llvm.xcore.clrpt
llvm.xcore.clrsr
llvm.xcore.crc32
llvm.xcore.crc8
llvm.xcore.edu
llvm.xcore.eeu
llvm.xcore.endin
llvm.xcore.freer
llvm.xcore.geted
llvm.xcore.getet
llvm.xcore.getid
llvm.xcore.getps
llvm.xcore.getr
llvm.xcore.getst
llvm.xcore.getts
llvm.xcore.in
llvm.xcore.inct
llvm.xcore.initcp
llvm.xcore.initdp
llvm.xcore.initlr
llvm.xcore.initpc
llvm.xcore.initsp
llvm.xcore.inshr
llvm.xcore.int
llvm.xcore.mjoin
llvm.xcore.msync
llvm.xcore.out
llvm.xcore.outct
llvm.xcore.outshr
llvm.xcore.outt
llvm.xcore.peek
llvm.xcore.setc
llvm.xcore.setclk
llvm.xcore.setd
llvm.xcore.setev
llvm.xcore.setps
llvm.xcore.setpsc
llvm.xcore.setpt
llvm.xcore.setrdy
llvm.xcore.setsr
llvm.xcore.settw
llvm.xcore.setv
llvm.xcore.sext
llvm.xcore.ssync
llvm.xcore.syncr
llvm.xcore.testct
llvm.xcore.testwct
llvm.xcore.waitevent
llvm.xcore.zext
vararg
<Invalid operator> 
switch
indirectbr
invoke
resume
unreachable
cleanupret
catchret
catchswitch
fadd
fsub
fmul
udiv
sdiv
fdiv
urem
srem
frem
lshr
ashr
alloca
load
store
getelementptr
fence
cmpxchg
atomicrmw
trunc
zext
sext
fptoui
fptosi
uitofp
sitofp
fptrunc
fpext
ptrtoint
inttoptr
bitcast
addrspacecast
cleanuppad
catchpad
icmp
fcmp
call
select
va_arg
extractelement
insertelement
shufflevector
extractvalue
insertvalue
landingpad
unknown
false
true
error
warning
remark
note
Pass Arguments: 
Pass '
' is not initialized.
Verify if there is a pass dependency cycle.
Required Passes:
Error: Required pass not found! Possible causes:
- Pass misconfiguration (e.g.: missing macros)
- Corruption of the global PassRegistry
*** IR Dump Before 
 ***
*** IR Dump After 
Releasing pass '
Running pass '
 on module '
function
basic block
 -*- '
' is the last user of following pass instances.
 Free these instances
 -- '
' is not preserving '
Used
 Analyses:
 Uninitialized Pass
Preserved
Required
Executing Pass '
Made Modification '
 Freeing Pass '
' on BasicBlock '
'...
' on Function '
' on Module '
' on Region '
' on Loop '
' on Call Graph Nodes '
FunctionPass Manager
Function Pass Manager
Disabled
disable debug output
Arguments
print pass arguments to pass to 'opt'
Structure
print pass structure before run()
Executions
print pass name before it is executed
Details
print pass details when it is executed
debug-pass
Print PassManager debugging information
print-before
Print IR before specified passes
print-after
Print IR after specified passes
print-before-all
Print IR before each pass
print-after-all
Print IR after each pass
filter-print-funcs
function names
Only print IR for functions whose name match this for all print-[before|after][-all] options
Time each pass, printing elapsed time for each on exit
time-passes
cl::location(x) specified more than once!
Cannot find option named '
function_section_prefix
__unnamed_
branch_weights
llvm.module.flags
NumRegisterParameters
Dwarf Version
CodeView
PIE Level
ProfileSummary
opt-bisect-limit
Maximum optimization to perform
NOT 
BISECT: 
running pass 
 on 
module (
function (
Pass::print not implemented for pass: '
Unnamed pass: implement Pass::getPassName()
Two passes with the same argument (-
) attempted to be registered!
InstrProf
SampleProfile
DetailedSummary
ProfileFormat
TotalCount
MaxCount
MaxInternalCount
MaxFunctionCount
NumCounts
NumFunctions
statepoint-id
statepoint-num-patch-bytes
ppcf128
isVoid
x86mmx
v16i1
v32i1
v64i1
v512i1
v1024i1
v16i8
v32i8
v64i8
v128i8
v256i8
v1i16
v2i16
v4i16
v8i16
v16i16
v32i16
v64i16
v128i16
v1i32
v2i32
v4i32
v8i32
v16i32
v32i32
v64i32
v1i64
v2i64
v4i64
v8i64
v16i64
v32i64
v1i128
v1f32
v2f32
v2f16
v4f16
v8f16
v4f32
v8f32
v16f32
v1f64
v2f64
v4f64
v8f64
Untyped
verify-debug-info
Basic Block in function '
' does not have terminator!
Function context does not match Module context!
Functions may not have common linkage
Functions cannot return aggregate values!
Invalid struct return type!
Attribute after last parameter!
Attribute 'builtin' can only be applied to a callsite.
Calling convention does not support varargs or perfect forwarding!
llvm.
Argument value does not match function argument type!
Function arguments must have first-class types!
Function takes metadata but isn't an intrinsic
Function takes token but isn't an intrinsic
Functions returns a token but isn't an intrinsic
!prof annotations should have exactly 2 operands
first operand should not be null
expected string with name of the !prof annotation
function_entry_count
first operand should be 'function_entry_count'
second operand should not be null
expected integer argument to function_entry_count
Referencing personality function in another module!
unmaterialized function cannot have metadata
function declaration may not have a !dbg attachment
function declaration may not have a !prof attachment
Function declaration shouldn't have a personality routine
llvm intrinsics cannot be defined!
Entry block to function must not have predecessors!
blockaddress may not be used with the entry block!
function must have a single !dbg attachment
function !dbg attachment must be a subprogram
DISubprogram attached to more than one function
function must have a single !prof attachment
Invalid user of intrinsic instruction!
Function is marked as dllimport, but not external.
!dbg attachment points at wrong subprogram for function
Basic Block does not have terminator!
PHI nodes must have at least one entry.  If the block is dead, the PHI should be removed!
PHINode should have one entry for each predecessor of its parent basic block!
PHI node has multiple entries for the same basic block with different incoming values!
PHI node entries do not match predecessors!
Instruction has bogus parent pointer!
Operand is null
EH pads can't handle each other's exceptions
Found return instr that returns non-void in Function of void return type!
Function return type does not match operand type of return inst!
Terminator found in the middle of a basic block!
Branch condition is not 'i1' type!
Switch constants must all be same type as switch value!
Duplicate integer as switch case
Indirectbr operand must have pointer type!
Indirectbr destinations must all have pointer type!
The unwind destination does not have an exception handling instruction!
ResumeInst needs to be in a function with a personality.
The resume instruction should have a consistent result type inside a function.
CleanupReturnInst needs to be provided a CleanupPad
CleanupReturnInst must unwind to an EH block which is not a landingpad.
CatchReturnInst needs to be provided a CatchPad
CatchSwitchInst needs to be in a function with a personality.
CatchSwitchInst not the first non-PHI instruction in the block.
CatchSwitchInst has an invalid parent.
CatchSwitchInst must unwind to an EH block which is not a landingpad.
CatchSwitchInst cannot have empty handler list
CatchSwitchInst handlers must be catchpads
Allocation instruction pointer not in the generic address space!
Cannot allocate unsized type
Alloca array size must have integer type
huge alignment values are unsupported
Load operand must be a pointer.
loading unsized types is not allowed
Load cannot have Release ordering
Atomic load must specify explicit alignment
atomic load operand must have integer, pointer, or floating point type!
atomic memory access' size must be byte-sized
atomic memory access' operand must have a power-of-two size
Non-atomic load cannot have SynchronizationScope specified
Store operand must be a pointer.
Stored value type does not match pointer operand type!
storing unsized types is not allowed
Store cannot have Acquire ordering
Atomic store must specify explicit alignment
atomic store operand must have integer, pointer, or floating point type!
Non-atomic store cannot have SynchronizationScope specified
GEP base pointer is not a vector or a vector of pointers
GEP into unsized type!
Invalid indices for GEP pointer type!
GEP is not of right type for indices!
Vector GEP result width doesn't match operand's
Invalid GEP index vector width
All GEP indices should be of integer type
fence instructions may only have acquire, release, acq_rel, or seq_cst ordering.
cmpxchg instructions must be atomic.
cmpxchg instructions cannot be unordered.
cmpxchg instructions failure argument shall be no stronger than the success argument
cmpxchg failure ordering cannot include release semantics
First cmpxchg operand must be a pointer.
cmpxchg operand must have integer or pointer type
Expected value type does not match pointer operand type!
atomicrmw instructions must be atomic.
atomicrmw instructions cannot be unordered.
First atomicrmw operand must be a pointer.
atomicrmw operand must have integer type!
Argument value type does not match pointer operand type!
Invalid binary operation!
Trunc only operates on integer
Trunc only produces integer
trunc source and destination must both be a vector or neither
DestTy too big for Trunc
ZExt only operates on integer
ZExt only produces an integer
zext source and destination must both be a vector or neither
Type too small for ZExt
SExt only operates on integer
SExt only produces an integer
sext source and destination must both be a vector or neither
Type too small for SExt
FPToUI source and dest must both be vector or scalar
FPToUI source must be FP or FP vector
FPToUI result must be integer or integer vector
FPToUI source and dest vector length mismatch
FPToSI source and dest must both be vector or scalar
FPToSI source must be FP or FP vector
FPToSI result must be integer or integer vector
FPToSI source and dest vector length mismatch
UIToFP source and dest must both be vector or scalar
UIToFP source must be integer or integer vector
UIToFP result must be FP or FP vector
UIToFP source and dest vector length mismatch
SIToFP source and dest must both be vector or scalar
SIToFP source must be integer or integer vector
SIToFP result must be FP or FP vector
SIToFP source and dest vector length mismatch
FPTrunc only operates on FP
FPTrunc only produces an FP
fptrunc source and destination must both be a vector or neither
DestTy too big for FPTrunc
FPExt only operates on FP
FPExt only produces an FP
fpext source and destination must both be a vector or neither
DestTy too small for FPExt
PtrToInt source must be pointer
ptrtoint not supported for non-integral pointers
PtrToInt result must be integral
PtrToInt type mismatch
PtrToInt Vector width mismatch
IntToPtr source must be an integral
IntToPtr result must be a pointer
inttoptr not supported for non-integral pointers
IntToPtr type mismatch
IntToPtr Vector width mismatch
Invalid bitcast
AddrSpaceCast source must be a pointer
AddrSpaceCast result must be a pointer
AddrSpaceCast must be between different address spaces
AddrSpaceCast vector pointer number of elements mismatch
CleanupPadInst needs to be in a function with a personality.
CleanupPadInst not the first non-PHI instruction in the block.
CleanupPadInst has an invalid parent.
CatchPadInst needs to be in a function with a personality.
CatchPadInst needs to be directly nested in a CatchSwitchInst.
CatchPadInst not the first non-PHI instruction in the block.
Both operands to ICmp instruction are not of the same type!
Invalid operand types for ICmp instruction
Invalid predicate in ICmp instruction!
Both operands to FCmp instruction are not of the same type!
Invalid operand types for FCmp instruction
Invalid predicate in FCmp instruction!
PHI nodes not grouped at top of basic block!
PHI nodes cannot have token type!
PHI node operands are not the same type as the result!
Invalid operands for select instruction!
Select values must have same type as select instruction!
User-defined operators should not live outside of a pass!
Invalid extractelement operands!
Invalid insertelement operands!
Invalid shufflevector operands!
Invalid ExtractValueInst operands!
Invalid InsertValueInst operands!
LandingPadInst needs at least one clause or to be a cleanup.
The landingpad instruction should have a consistent result type inside a function.
LandingPadInst needs to be in a function with a personality.
LandingPadInst not the first non-PHI instruction in the block.
Catch operand does not have pointer type!
Clause is neither catch nor filter!
Filter operand is not an array of constants!
cannot use musttail call with inline asm
cannot guarantee tail call due to mismatched parameter counts
cannot guarantee tail call due to mismatched varargs
cannot guarantee tail call due to mismatched return types
cannot guarantee tail call due to mismatched parameter types
cannot guarantee tail call due to mismatched calling conv
cannot guarantee tail call due to mismatched ABI impacting function attributes
bitcast following musttail call must use the call
musttail call must be precede a ret with an optional bitcast
musttail call result must be returned
FuncletPadInst must not be nested within itself
Bogus funclet pad use
Unwind edges out of a funclet pad must have the same unwind dest
Unwind edges out of a catch must have the same unwind dest as the parent catchswitch
Both operands to a binary operator are not of the same type!
Integer arithmetic operators only work with integral types!
Integer arithmetic operators must have same type for operands and result!
Floating-point arithmetic operators only work with floating-point types!
Floating-point arithmetic operators must have same type for operands and result!
Logical operators only work with integral types!
Logical operators must have same type for operands and result!
Shifts only work with integral types!
Shift return type must be same as operands!
EH pad cannot be in entry block.
Block containing LandingPadInst must be jumped to only by the unwind edge of an invoke.
Block containg CatchPadInst must be jumped to only by its catchswitch.
Catchswitch cannot unwind to one of its catchpads
EH pad must be jumped to via an unwind edge
A cleanupret must exit its cleanup
EH pad cannot handle exceptions raised within it
A single unwind edge may only enter one EH pad
EH pad jumps through a cycle of pads
Called function must be a pointer!
Called function is not pointer to function type!
Called function is not the same type as the call!
Called function requires more parameters than were provided!
Incorrect number of arguments passed to called function!
Call parameter type does not match function signature!
inalloca argument for call has mismatched alloca
swifterror argument for call has mismatched alloca
swifterror argument should come from an alloca or parameter
swifterror argument for call has mismatched parameter
More than one parameter has attribute nest!
More than one parameter has attribute returned!
Incompatible argument and return types for 'returned' attribute
Attribute 'sret' cannot be used for vararg call arguments!
inalloca isn't on the last argument!
Function has metadata parameter but isn't an intrinsic
Function has token parameter but isn't an intrinsic
Return type cannot be token for indirect call!
Multiple deopt operand bundles
Multiple gc-transition operand bundles
Multiple funclet operand bundles
Expected exactly one funclet bundle operand
Funclet bundle operands should correspond to a FuncletPadInst
inlinable function call in a function with debug info must have a !dbg location
Intrinsic functions should never be defined!
Intrinsic has incorrect return type!
Intrinsic has incorrect argument type!
Intrinsic was not defined with variable arguments!
Callsite was not defined with variable arguments!
Intrinsic has too few arguments!
Intrinsic name not mangled correctly for type arguments! Should be: 
info argument of llvm.coro.begin must refer to an initialized constant
info argument of llvm.coro.begin must refer to either a struct or an array
is_zero_undef argument of bit counting intrinsics must be a constant int
invalid llvm.dbg.declare intrinsic call 1
declare
invalid llvm.dbg.
 intrinsic address/value
 intrinsic variable
 intrinsic expression
llvm.dbg.
 intrinsic requires a !dbg attachment
mismatched subprogram between llvm.dbg.
 variable and !dbg attachment
value
alignment argument of memory intrinsics must be a constant int
alignment argument of memory intrinsics must be a power of 2
isvolatile argument of memory intrinsics must be a constant int
element size of the element-wise atomic memory intrinsic must be a constant int
element size of the element-wise atomic memory intrinsic must be a power of 2
incorrect alignment of the destination argument
incorrect alignment of the source argument
llvm.gcroot parameter #1 must be an alloca.
llvm.gcroot parameter #2 must be a constant.
llvm.gcroot parameter #1 must either be a pointer alloca, or argument #2 must be a non-null constant.
Enclosing function does not use GC.
llvm.init_trampoline parameter #2 must resolve to a function.
invalid arguments to llvm.prefetch
llvm.stackprotector parameter #2 must resolve to an alloca.
size argument of memory use markers must be a constant integer
llvm.invariant.end parameter #2 must be a constant integer
llvm.localescape used outside of entry block
multiple calls to llvm.localescape in one function
llvm.localescape only accepts static allocas
llvm.localrecover first argument must be function defined in this module
idx argument of llvm.localrecover must be a constant int
gc.statepoint support for inline assembly unimplemented
gc.statepoint must read and write all memory to preserve reordering restrictions required by safepoint semantics
gc.statepoint ID must be a constant integer
gc.statepoint number of patchable bytes must be a constant integer
gc.statepoint number of patchable bytes must be positive
gc.statepoint callee must be of function pointer type
gc.statepoint number of arguments to underlying call must be constant integer
gc.statepoint number of arguments to underlying call must be positive
gc.statepoint mismatch in number of vararg call args
gc.statepoint doesn't support wrapping non-void vararg functions yet
gc.statepoint mismatch in number of call args
gc.statepoint flags must be constant integer
unknown flag used in gc.statepoint flags argument
gc.statepoint call argument does not match wrapped function type
gc.statepoint number of transition arguments must be constant integer
gc.statepoint number of transition arguments must be positive
gc.statepoint number of deoptimization arguments must be constant integer
gc.statepoint number of deoptimization arguments must be positive
gc.statepoint too few arguments according to length fields
illegal use of statepoint token
gc.result or gc.relocate are the only value uses of a gc.statepoint
gc.result connected to wrong gc.statepoint
gc.relocate connected to wrong gc.statepoint
gc.result operand #1 must be from a statepoint
gc.result result type does not match wrapped callee
wrong number of arguments
gc.relocate must return a pointer or a vector of pointers
safepoints should have unique landingpads
safepoint block should be well formed
gc relocate should be linked to a statepoint
gc relocate is incorrectly tied to the statepoint
gc.relocate operand #2 must be integer offset
gc.relocate operand #3 must be integer offset
gc.relocate: statepoint base index out of bounds
gc.relocate: statepoint derived index out of bounds
gc.statepoint: insufficient arguments
gc.statement: number of call arguments must be constant integer
gc.statepoint: mismatch in number of call arguments
gc.statepoint: number of transition arguments must be a constant integer
gc.statepoint: number of deoptimization arguments must be a constant integer
gc.relocate: statepoint base index doesn't fall within the 'gc parameters' section of the statepoint call
gc.relocate: statepoint derived index doesn't fall within the 'gc parameters' section of the statepoint call
gc.relocate: relocated value must be a gc pointer
gc.relocate: vector relocates to vector and pointer to pointer
gc.relocate: relocating a pointer shouldn't change its address space
eh.exceptionpointer argument must be a catchpad
masked_load: must return a vector
masked_load: mask must be vector
masked_load: return must match pointer type
masked_load: pass through and data type must match
masked_load: vector mask must be same length as data
masked_store: mask must be vector
masked_store: storee must match pointer type
masked_store: vector mask must be same length as data
experimental_guard cannot be invoked
experimental_guard must have exactly one "deopt" operand bundle
experimental_deoptimize cannot be invoked
experimental_deoptimize must have exactly one "deopt" operand bundle
experimental_deoptimize return type must match caller return type
calls to experimental_deoptimize must be followed by a return
calls to experimental_deoptimize must be followed by a return of the value computed by experimental_deoptimize
dbg intrinsic without variable
conflicting debug info for argument
Expected valid value
Unexpected metadata round-trip through values
function-local metadata used outside a function
function-local metadata not in basic block
function-local metadata used in wrong function
Attributes 'byval', 'inalloca', 'nest', 'sret', 'nocapture', 'returned', 'swiftself', and 'swifterror' do not apply to return values!
Attributes 'byval', 'inalloca', 'inreg', 'nest', and 'sret' are incompatible!
Attributes 'inalloca and readonly' are incompatible!
Attributes 'sret and returned' are incompatible!
Attributes 'zeroext and signext' are incompatible!
Attributes 'readnone and readonly' are incompatible!
Attributes 'readnone and writeonly' are incompatible!
Attributes 'readonly and writeonly' are incompatible!
Attributes 'noinline and alwaysinline' are incompatible!
Wrong types for attribute: 
Attributes 'byval' and 'inalloca' do not support unsized types!
Attribute 'swifterror' only applies to parameters with pointer to pointer type!
Attribute 'byval' only applies to parameters with pointer type!
Attribute 'swifterror' only applies to parameters with pointer type!
Attribute '
' only applies to functions!
' does not apply to function returns
' does not apply to functions!
Instruction not embedded in basic block!
Only PHI nodes may reference their own value!
Instruction has a name, but provides a void value!
Instruction returns a non-scalar type!
Invalid use of metadata!
Instruction referencing instruction not embedded in a basic block!
Use of instruction is not an instruction!
Instruction has null operand!
Instruction operands must be first-class values!
Cannot take the address of an intrinsic!
Cannot invoke an intrinsic other than donothing, patchpoint, statepoint, coro_resume or coro_destroy
Referencing function in another module!
Referring to a basic block in another function!
Referring to an argument in another function!
Referencing global in another module!
Instruction does not dominate all uses!
Cannot take the address of an inline asm!
fpmath requires a floating point result!
fpmath takes one operand!
fpmath accuracy must have float type
fpmath accuracy not a positive number!
invalid fpmath accuracy!
Ranges are only for loads, calls and invokes!
Unfinished range!
It should have at least one range!
The lower limit must be an integer!
The upper limit must be an integer!
Range types must match instruction type!
Range must not be empty!
Intervals are overlapping
Intervals are not in order
Intervals are contiguous
nonnull applies only to pointer types
nonnull applies only to load instructions, use attributes for calls or invokes
align applies only to pointer types
align applies only to load instructions, use attributes for calls or invokes
align takes one operand!
align metadata value must be an i64!
align metadata value must be a power of 2!
alignment is larger that implementation defined limit
invalid !dbg metadata attachment
fragment is larger than or outside of variable
fragment covers entire variable
TBAA is only for loads, stores and calls!
Old-style TBAA is no longer allowed, use struct-path TBAA instead
Struct tag metadata must have either 3 or 4 operands
Immutability tag on struct tag metadata must be a constant
Immutability part of the struct tag metadata must be either 0 or 1
Malformed struct tag metadata:  base and access-type should be non-null and point to Metadata nodes
Access type node must be a valid scalar type
Offset must be constant integer
Cycle detected in struct path
Offset not zero at the point of scalar access
Access bit-width not the same as description bit-width
Did not see access type in access path!
Could not find TBAA parent in struct type node
Base nodes must have at least two operands
Struct tag nodes must have an odd number of operands!
Struct tag nodes have a string as their first operand
Incorrect field entry in struct type node!
Offset entries must be constants!
Bitwidth between the offsets and struct type entries must match
Offsets must be increasing!
dereferenceable, dereferenceable_or_null apply only to pointer types
dereferenceable, dereferenceable_or_null apply only to load instructions, use attributes for calls or invokes
dereferenceable, dereferenceable_or_null take one operand!
dereferenceable, dereferenceable_or_null metadata value must be an i64!
; ModuleID = '
location requires a valid scope
inlined-at should be a location
invalid expression
invalid tag
invalid subrange count
invalid file
invalid pointer to member type
invalid scope
invalid base type
DWARF address space only applies to pointer or reference types
invalid composite elements
invalid vtable holder
invalid reference flags
class/union requires a filename
invalid subroutine type ref
invalid checksum kind
compile units must be distinct
invalid filename
invalid emission kind
invalid enum list
invalid enum type
invalid retained type list
invalid retained type
invalid global variable list
invalid global variable ref
invalid imported entity list
invalid imported entity ref
invalid macro list
invalid macro ref
invalid subroutine type
invalid containing type
invalid subprogram declaration
invalid variable list
invalid local variable
subprogram definitions must be distinct
subprogram definitions must have a compile unit
invalid unit type
subprogram declarations must not have a compile unit
invalid thrown types list
invalid thrown type
cannot have column info without line info
invalid scope ref
anonymous module
invalid type ref
local variable requires a valid scope
invalid scope for imported entity
invalid imported entity
invalid macinfo type
anonymous macro
Invalid operand for global metadata!
Expected no forward declarations!
All nodes should be resolved!
missing global variable name
invalid static data member declaration
invalid local scope
invalid template params
invalid template parameter
missing variable
swifterror value can only be loaded and stored from, or as a swifterror argument!
swifterror value should be the second operand when used by stores
swifterror value when used in a callsite should be marked with swifterror attribute
Cannot have multiple 'sret' parameters!
Attribute 'sret' is not on first or second parameter!
Cannot have multiple 'swiftself' parameters!
Cannot have multiple 'swifterror' parameters!
inalloca isn't on the last parameter!
Attributes 'readnone and inaccessiblemem_or_argmemonly' are incompatible!
Attributes 'readnone and inaccessiblememonly' are incompatible!
Attribute 'optnone' requires 'noinline'!
Attributes 'optsize and optnone' are incompatible!
Attributes 'minsize and optnone' are incompatible!
Attribute 'jumptable' requires 'unnamed_addr'
element size
number of elements
'allocsize' 
 argument is out of bounds
 argument must refer to an integer parameter
Global is external, but doesn't have external or weak linkage!
Only global variables can have appending linkage!
Only global arrays can have appending linkage!
Declaration may not be in a Comdat!
Global is referenced by parentless instruction!
Global is referenced in a different module!
Global is used by function in a different module
all indices passed to llvm.localrecover must be less than the number of arguments passed ot llvm.localescape in the parent function
Global variable initializer type does not match global variable type!
'common' global must have a zero initializer!
'common' global may not be marked constant!
'common' global may not be in a Comdat!
llvm.global_ctors
llvm.global_dtors
invalid linkage for intrinsic global variable
wrong type for intrinsic global variable
llvm.used
llvm.compiler.used
wrong initalizer for intrinsic global variable
invalid llvm.used member
members of llvm.used must be named
Global is marked as dllimport, but not external
!dbg attachment of global variable must be a DIGlobalVariableExpression
Alias should have private, internal, linkonce, weak, linkonce_odr, weak_odr, or external linkage!
Aliasee cannot be NULL!
Alias and aliasee types should match!
Aliasee should be either GlobalValue or ConstantExpr
llvm.dbg.cu
unrecognized named metadata node in the llvm.dbg namespace
invalid compile unit
incorrect number of operands in module flag
invalid behavior operand in module flag (expected constant integer)
invalid behavior operand in module flag (unexpected constant)
invalid ID operand in module flag (expected metadata string)
invalid value for 'require' module flag (expected metadata pair)
invalid value for 'require' module flag (first value operand should be a string)
invalid value for 'append'-type module flag (expected a metadata node)
module flag identifiers must be unique (or of 'require' type)
invalid requirement on flag, flag is not present in module
invalid requirement on flag, flag does not have the required value
llvm.ident
incorrect number of operands in llvm.ident metadata
invalid value for llvm.ident metadata entry operand(the operand should be a string)
All DICompileUnits must be listed in llvm.dbg.cu
All llvm.experimental.deoptimize declarations must have the same calling convention
comdat global value has private linkage
Alias must point to a definition
Aliases cannot form a cycle
Alias cannot point to an interposable alias
Module Verifier
verify
Broken function found, compilation aborted!
Broken module found, compilation aborted!
Failed to strip malformed debug info
h,1A
h,5A
h,=A
h,!A
h,%A
h,-A
`=0A
`=4A
`=<A
h/1A
h/5A
h/=A
h/!A
h/%A
h/-A
hL1A
hL5A
hL=A
hT1A
hT5A
hT=A
h\1A
h\5A
h\=A
hK1A
hK5A
hK=A
hS1A
hS5A
hS=A
h[1A
h[5A
h[=A
hM1A
hM5A
hM=A
hU1A
hU5A
hU=A
h]1A
h]5A
h]=A
hN1A
hN5A
hN=A
hV1A
hV5A
hV=A
h^1A
h^5A
h^=A
hO1A
hO5A
hO=A
hW1A
hW5A
hW=A
h_1A
h_5A
h_=A
h.1A
h.5A
h.=A
h.!A
h.%A
h.-A
