<stg><name>DebayerG</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %p_lcssa5490 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa5490"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %p_lcssa54535492 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54535492"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %p_lcssa54575494 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54575494"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %p_lcssa54595496 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54595496"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %p_lcssa54635498 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54635498"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %p_lcssa54655500 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54655500"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
entry:7 %p_lcssa54695502 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54695502"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
entry:8 %p_lcssa54715504 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54715504"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:9 %p_lcssa54755506 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54755506"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
entry:10 %p_lcssa54775508 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa54775508"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
entry:11 %bayerWindow = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
entry:12 %bayerWindow_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32">
<![CDATA[
entry:13 %bayerWindow_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32">
<![CDATA[
entry:14 %bayerWindow_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
entry:15 %bayerWindow_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32">
<![CDATA[
entry:16 %bayerWindow_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32">
<![CDATA[
entry:17 %bayerWindow_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32">
<![CDATA[
entry:18 %bayerWindow_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32">
<![CDATA[
entry:19 %bayerWindow_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
entry:20 %bayerWindow_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_12"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32">
<![CDATA[
entry:21 %bayerWindow_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_13"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32">
<![CDATA[
entry:22 %bayerWindow_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32">
<![CDATA[
entry:23 %bayerWindow_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32">
<![CDATA[
entry:24 %bayerWindow_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32">
<![CDATA[
entry:25 %bayerWindow_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_18"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32">
<![CDATA[
entry:26 %pixBuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
entry:27 %pixBuf_195 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_195"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32">
<![CDATA[
entry:28 %pixBuf_196 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_196"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32">
<![CDATA[
entry:29 %pixBuf_197 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_197"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32">
<![CDATA[
entry:30 %pixBuf_198 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_198"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %bayerPhase_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bayerPhase_read

]]></Node>
<StgValue><ssdm name="bayerPhase_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:35 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c9, i16 %bayerPhase_read_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgG, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %imgBayer, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="64">
<![CDATA[
entry:40 %linebuf_yuv = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="40" op_0_bw="64">
<![CDATA[
entry:41 %linebuf_yuv_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="40" op_0_bw="64">
<![CDATA[
entry:42 %linebuf_yuv_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="64">
<![CDATA[
entry:43 %linebuf_yuv_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
entry:44 %zext_ln274 = zext i16 %height_read

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:45 %loopHeight = add i17 %zext_ln274, i17 2

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
entry:46 %zext_ln283 = zext i16 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16">
<![CDATA[
entry:47 %x_phase = trunc i16 %bayerPhase_read_1

]]></Node>
<StgValue><ssdm name="x_phase"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln293_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_read_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln293_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="1">
<![CDATA[
entry:49 %zext_ln294 = zext i1 %x_phase

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:50 %add_ln315 = add i17 %zext_ln283, i17 3

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln315, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:52 %add_ln315_1 = add i15 %trunc_ln, i15 1

]]></Node>
<StgValue><ssdm name="add_ln315_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %xor229_1 = xor i1 %x_phase, i1 1

]]></Node>
<StgValue><ssdm name="xor229_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="1">
<![CDATA[
entry:54 %xor229_1_cast = zext i1 %xor229_1

]]></Node>
<StgValue><ssdm name="xor229_1_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:55 %store_ln271 = store i17 0, i17 %y

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
entry:56 %br_ln315 = br void %VITIS_LOOP_318_4

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_318_4:0 %y_7 = load i17 %y

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_318_4:1 %icmp_ln315 = icmp_eq  i17 %y_7, i17 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_318_4:2 %y_8 = add i17 %y_7, i17 1

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_318_4:3 %br_ln315 = br i1 %icmp_ln315, void %VITIS_LOOP_318_4.split, void %for.end749

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_318_4.split:32 %out_y = add i17 %y_7, i17 131070

]]></Node>
<StgValue><ssdm name="out_y"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="17">
<![CDATA[
VITIS_LOOP_318_4.split:33 %empty = trunc i17 %out_y

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_318_4.split:37 %cmp84 = icmp_ult  i17 %y_7, i17 %zext_ln274

]]></Node>
<StgValue><ssdm name="cmp84"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_318_4.split:38 %cmp170 = icmp_ne  i17 %y_7, i17 0

]]></Node>
<StgValue><ssdm name="cmp170"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_318_4.split:41 %empty_208 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_318_4.split:43 %store_ln271 = store i17 %y_8, i17 %y

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
for.end749:0 %ret_ln591 = ret

]]></Node>
<StgValue><ssdm name="ret_ln591"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:0 %p_lcssa5490_load = load i10 %p_lcssa5490

]]></Node>
<StgValue><ssdm name="p_lcssa5490_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:1 %p_lcssa54535492_load = load i10 %p_lcssa54535492

]]></Node>
<StgValue><ssdm name="p_lcssa54535492_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:2 %p_lcssa54575494_load = load i10 %p_lcssa54575494

]]></Node>
<StgValue><ssdm name="p_lcssa54575494_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:3 %p_lcssa54595496_load = load i10 %p_lcssa54595496

]]></Node>
<StgValue><ssdm name="p_lcssa54595496_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:4 %p_lcssa54635498_load = load i10 %p_lcssa54635498

]]></Node>
<StgValue><ssdm name="p_lcssa54635498_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:5 %p_lcssa54655500_load = load i10 %p_lcssa54655500

]]></Node>
<StgValue><ssdm name="p_lcssa54655500_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:6 %p_lcssa54695502_load = load i10 %p_lcssa54695502

]]></Node>
<StgValue><ssdm name="p_lcssa54695502_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:7 %p_lcssa54715504_load = load i10 %p_lcssa54715504

]]></Node>
<StgValue><ssdm name="p_lcssa54715504_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:8 %p_lcssa54755506_load = load i10 %p_lcssa54755506

]]></Node>
<StgValue><ssdm name="p_lcssa54755506_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:9 %p_lcssa54775508_load = load i10 %p_lcssa54775508

]]></Node>
<StgValue><ssdm name="p_lcssa54775508_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:10 %bayerWindow_load = load i10 %bayerWindow

]]></Node>
<StgValue><ssdm name="bayerWindow_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:11 %bayerWindow_1_load = load i10 %bayerWindow_1

]]></Node>
<StgValue><ssdm name="bayerWindow_1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:12 %bayerWindow_2_load = load i10 %bayerWindow_2

]]></Node>
<StgValue><ssdm name="bayerWindow_2_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:13 %bayerWindow_4_load = load i10 %bayerWindow_4

]]></Node>
<StgValue><ssdm name="bayerWindow_4_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:14 %bayerWindow_5_load = load i10 %bayerWindow_5

]]></Node>
<StgValue><ssdm name="bayerWindow_5_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:15 %bayerWindow_6_load = load i10 %bayerWindow_6

]]></Node>
<StgValue><ssdm name="bayerWindow_6_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:16 %bayerWindow_8_load = load i10 %bayerWindow_8

]]></Node>
<StgValue><ssdm name="bayerWindow_8_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:17 %bayerWindow_9_load = load i10 %bayerWindow_9

]]></Node>
<StgValue><ssdm name="bayerWindow_9_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:18 %bayerWindow_10_load = load i10 %bayerWindow_10

]]></Node>
<StgValue><ssdm name="bayerWindow_10_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:19 %bayerWindow_12_load = load i10 %bayerWindow_12

]]></Node>
<StgValue><ssdm name="bayerWindow_12_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:20 %bayerWindow_13_load = load i10 %bayerWindow_13

]]></Node>
<StgValue><ssdm name="bayerWindow_13_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:21 %bayerWindow_14_load = load i10 %bayerWindow_14

]]></Node>
<StgValue><ssdm name="bayerWindow_14_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:22 %bayerWindow_16_load = load i10 %bayerWindow_16

]]></Node>
<StgValue><ssdm name="bayerWindow_16_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:23 %bayerWindow_17_load = load i10 %bayerWindow_17

]]></Node>
<StgValue><ssdm name="bayerWindow_17_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:24 %bayerWindow_18_load = load i10 %bayerWindow_18

]]></Node>
<StgValue><ssdm name="bayerWindow_18_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:25 %pixBuf_load = load i10 %pixBuf

]]></Node>
<StgValue><ssdm name="pixBuf_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:26 %pixBuf_195_load = load i10 %pixBuf_195

]]></Node>
<StgValue><ssdm name="pixBuf_195_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:27 %pixBuf_196_load = load i10 %pixBuf_196

]]></Node>
<StgValue><ssdm name="pixBuf_196_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:28 %pixBuf_197_load = load i10 %pixBuf_197

]]></Node>
<StgValue><ssdm name="pixBuf_197_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_318_4.split:29 %pixBuf_198_load = load i10 %pixBuf_198

]]></Node>
<StgValue><ssdm name="pixBuf_198_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="1">
<![CDATA[
VITIS_LOOP_318_4.split:34 %and226_cast = zext i1 %empty

]]></Node>
<StgValue><ssdm name="and226_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_318_4.split:35 %xor = xor i15 %trunc_ln293_1, i15 %and226_cast

]]></Node>
<StgValue><ssdm name="xor"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_318_4.split:36 %cmp689 = icmp_eq  i15 %and226_cast, i15 %trunc_ln293_1

]]></Node>
<StgValue><ssdm name="cmp689"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_318_4.split:39 %cmp230 = icmp_ne  i15 %xor, i15 %zext_ln294

]]></Node>
<StgValue><ssdm name="cmp230"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_318_4.split:40 %cmp230_1 = icmp_ne  i15 %xor, i15 %xor229_1_cast

]]></Node>
<StgValue><ssdm name="cmp230_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="15" op_32_bw="120" op_33_bw="17" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="40" op_38_bw="40" op_39_bw="40" op_40_bw="40" op_41_bw="16" op_42_bw="1" op_43_bw="1" op_44_bw="40" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="10" op_60_bw="10" op_61_bw="10" op_62_bw="10" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="18" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
VITIS_LOOP_318_4.split:42 %call_ln315 = call void @DebayerG_Pipeline_VITIS_LOOP_318_4, i10 %pixBuf_198_load, i10 %pixBuf_197_load, i10 %pixBuf_196_load, i10 %pixBuf_195_load, i10 %pixBuf_load, i10 %bayerWindow_18_load, i10 %bayerWindow_17_load, i10 %bayerWindow_16_load, i10 %bayerWindow_14_load, i10 %bayerWindow_13_load, i10 %bayerWindow_12_load, i10 %bayerWindow_10_load, i10 %bayerWindow_9_load, i10 %bayerWindow_8_load, i10 %bayerWindow_6_load, i10 %bayerWindow_5_load, i10 %bayerWindow_4_load, i10 %bayerWindow_2_load, i10 %bayerWindow_1_load, i10 %bayerWindow_load, i10 %p_lcssa54775508_load, i10 %p_lcssa54755506_load, i10 %p_lcssa54715504_load, i10 %p_lcssa54695502_load, i10 %p_lcssa54655500_load, i10 %p_lcssa54635498_load, i10 %p_lcssa54595496_load, i10 %p_lcssa54575494_load, i10 %p_lcssa54535492_load, i10 %p_lcssa5490_load, i15 %add_ln315_1, i120 %imgG, i17 %out_y, i1 %cmp689, i1 %cmp230_1, i1 %cmp230, i40 %linebuf_yuv_3, i40 %linebuf_yuv_2, i40 %linebuf_yuv_1, i40 %linebuf_yuv, i16 %width_read, i1 %cmp170, i1 %cmp84, i40 %imgBayer, i10 %pixBuf_198, i10 %pixBuf_197, i10 %pixBuf_196, i10 %pixBuf_195, i10 %pixBuf, i10 %bayerWindow_18, i10 %bayerWindow_17, i10 %bayerWindow_16, i10 %bayerWindow_14, i10 %bayerWindow_13, i10 %bayerWindow_12, i10 %bayerWindow_10, i10 %bayerWindow_9, i10 %bayerWindow_8, i10 %bayerWindow_6, i10 %bayerWindow_5, i10 %bayerWindow_4, i10 %bayerWindow_2, i10 %bayerWindow_1, i10 %bayerWindow, i10 %p_lcssa54775508, i10 %p_lcssa54755506, i10 %p_lcssa54715504, i10 %p_lcssa54695502, i10 %p_lcssa54655500, i10 %p_lcssa54635498, i10 %p_lcssa54595496, i10 %p_lcssa54575494, i10 %p_lcssa54535492, i10 %p_lcssa5490, i10 %DIV1_TABLE, i18 %DIV2_TABLE

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_318_4.split:30 %speclooptripcount_ln277 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 65537, i64 32769

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln277"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_318_4.split:31 %specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln315"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="15" op_32_bw="120" op_33_bw="17" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="40" op_38_bw="40" op_39_bw="40" op_40_bw="40" op_41_bw="16" op_42_bw="1" op_43_bw="1" op_44_bw="40" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="10" op_60_bw="10" op_61_bw="10" op_62_bw="10" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="18" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
VITIS_LOOP_318_4.split:42 %call_ln315 = call void @DebayerG_Pipeline_VITIS_LOOP_318_4, i10 %pixBuf_198_load, i10 %pixBuf_197_load, i10 %pixBuf_196_load, i10 %pixBuf_195_load, i10 %pixBuf_load, i10 %bayerWindow_18_load, i10 %bayerWindow_17_load, i10 %bayerWindow_16_load, i10 %bayerWindow_14_load, i10 %bayerWindow_13_load, i10 %bayerWindow_12_load, i10 %bayerWindow_10_load, i10 %bayerWindow_9_load, i10 %bayerWindow_8_load, i10 %bayerWindow_6_load, i10 %bayerWindow_5_load, i10 %bayerWindow_4_load, i10 %bayerWindow_2_load, i10 %bayerWindow_1_load, i10 %bayerWindow_load, i10 %p_lcssa54775508_load, i10 %p_lcssa54755506_load, i10 %p_lcssa54715504_load, i10 %p_lcssa54695502_load, i10 %p_lcssa54655500_load, i10 %p_lcssa54635498_load, i10 %p_lcssa54595496_load, i10 %p_lcssa54575494_load, i10 %p_lcssa54535492_load, i10 %p_lcssa5490_load, i15 %add_ln315_1, i120 %imgG, i17 %out_y, i1 %cmp689, i1 %cmp230_1, i1 %cmp230, i40 %linebuf_yuv_3, i40 %linebuf_yuv_2, i40 %linebuf_yuv_1, i40 %linebuf_yuv, i16 %width_read, i1 %cmp170, i1 %cmp84, i40 %imgBayer, i10 %pixBuf_198, i10 %pixBuf_197, i10 %pixBuf_196, i10 %pixBuf_195, i10 %pixBuf, i10 %bayerWindow_18, i10 %bayerWindow_17, i10 %bayerWindow_16, i10 %bayerWindow_14, i10 %bayerWindow_13, i10 %bayerWindow_12, i10 %bayerWindow_10, i10 %bayerWindow_9, i10 %bayerWindow_8, i10 %bayerWindow_6, i10 %bayerWindow_5, i10 %bayerWindow_4, i10 %bayerWindow_2, i10 %bayerWindow_1, i10 %bayerWindow, i10 %p_lcssa54775508, i10 %p_lcssa54755506, i10 %p_lcssa54715504, i10 %p_lcssa54695502, i10 %p_lcssa54655500, i10 %p_lcssa54635498, i10 %p_lcssa54595496, i10 %p_lcssa54575494, i10 %p_lcssa54535492, i10 %p_lcssa5490, i10 %DIV1_TABLE, i18 %DIV2_TABLE

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_318_4.split:44 %br_ln315 = br void %VITIS_LOOP_318_4

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
