Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jan 28 11:48:51 2026
| Host         : 24e206-10 running 64-bit AlmaLinux release 9.3 (Shamrock Pampas Cat)
| Command      : report_control_sets -verbose -file CPU_Bootloader_control_sets_placed.rpt
| Design       : CPU_Bootloader
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              68 |           22 |
| No           | Yes                   | No                     |              33 |           19 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |             122 |           50 |
| Yes          | Yes                   | No                     |              13 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  SEPT_SEG_CTRL/clock_segment/r_prst_reg[0]_0 |                                           | rst_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               | BL/inst_uart_send/shift[0]_i_1_n_0        | rst_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               | BL/inst_uart_send/shift[8]_i_2_n_0        | BL/inst_uart_send/shift[8]_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               |                                           | BL/inst_uart_send/cnt[7]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                               | BL/inst_uart_recv/nbbits[3]_i_2__0_n_0    | BL/inst_uart_recv/nbbits[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               |                                           |                                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                               | BL/rx_byte_count[5]_i_1_n_0               | rst_IBUF                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                               | UC/CPU/E[0]                               | rst_IBUF                            |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                               | BL/inst_uart_send/shift1_in[0]            | rst_IBUF                            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | BL/inst_uart_recv/shift0                  |                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | BL/inst_uart_recv/dat[7]_i_1_n_0          |                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | BL/w2b/word_dv_dly_reg_0                  |                                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                               | UC/CPU/FSM_sequential_etat_p_reg[0]_2[0]  | rst_IBUF                            |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                               | UC/CPU/R_nn_reg_0[0]                      | rst_IBUF                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                               | UC/CPU/R_nn_reg[0]                        | rst_IBUF                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                               | UC/CPU/FSM_sequential_etat_p_reg[1]_0[0]  | rst_IBUF                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                               | BL/inst_uart_recv/E[0]                    | rst_IBUF                            |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG                               | UC/CPU/FSM_onehot_current_state_reg[2][0] | rst_IBUF                            |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               |                                           | rst_IBUF                            |               38 |             96 |         2.53 |
+----------------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+


