#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug  3 16:53:29 2022
# Process ID: 12112
# Current directory: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/xsim.dir/m_add/webtalk/xsim_webtalk.tcl -notrace
# Log file: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/webtalk.log
# Journal file: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/xsim.dir/m_add/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/xsim.dir/m_add/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Aug  3 16:53:35 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.309 ; gain = 17.816
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  3 16:53:35 2022...
