   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fal_tiger_vlan_translate.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/fal/tiger/fal_tiger_vlan_translate.c"
  18              		.section	.rodata.fal_tiger_vlan_trans_untagPvidIgnore_set.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC0:
  21 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,47,0,sizeof(vlan_trans_unta"
  21      7461626C 
  21      655F7265 
  21      675F7265 
  21      61642875 
  22 0033 675F7669 		.ascii	"g_vid_mode_ctrl_t),&entry)\000"
  22      645F6D6F 
  22      64655F63 
  22      74726C5F 
  22      74292C26 
  23 004e 0000     		.align	2
  24              	.LC1:
  25 0050 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
  25      206F6620 
  25      22257322 
  25      20696E20 
  25      25730D0A 
  26 0065 000000   		.align	2
  27              	.LC2:
  28 0068 68616C5F 		.ascii	"hal_table_reg_write(unit,47,0,sizeof(vlan_trans_unt"
  28      7461626C 
  28      655F7265 
  28      675F7772 
  28      69746528 
  29 009b 61675F76 		.ascii	"ag_vid_mode_ctrl_t),&entry)\000"
  29      69645F6D 
  29      6F64655F 
  29      6374726C 
  29      5F74292C 
  30              		.section	.text.fal_tiger_vlan_trans_untagPvidIgnore_set,"ax",%progbits
  31              		.align	1
  32              		.global	fal_tiger_vlan_trans_untagPvidIgnore_set
  33              		.syntax unified
  34              		.thumb
  35              		.thumb_func
  37              	fal_tiger_vlan_trans_untagPvidIgnore_set:
  38              	.LVL0:
  39              	.LFB3:
   1:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "yt_error.h"
   2:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** //#include "osal_mem.h"
   3:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** //#include "osal_print.h"
   4:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "fal_cmm.h"
   5:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "fal_tiger_vlan_translate.h"
   6:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "hal_mem.h"
   7:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "fal_tiger_struct.h"
   8:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "fal_tiger_entry.h"
   9:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** #include "fal_tiger_mem.h"
  10:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  11:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t fal_tiger_vlan_trans_untagPvidIgnore_set(yt_unit_t unit, yt_vlan_type_t type,  yt_port_t  
  12:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
  40              		.loc 1 12 1 view -0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 8
  43              		@ frame_needed = 0, uses_anonymous_args = 0
  44              		.loc 1 12 1 is_stmt 0 view .LVU1
  45 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  46              		.cfi_def_cfa_offset 24
  47              		.cfi_offset 4, -24
  48              		.cfi_offset 5, -20
  49              		.cfi_offset 6, -16
  50              		.cfi_offset 7, -12
  51              		.cfi_offset 8, -8
  52              		.cfi_offset 14, -4
  53 0004 84B0     		sub	sp, sp, #16
  54              		.cfi_def_cfa_offset 40
  55 0006 0546     		mov	r5, r0
  56 0008 0E46     		mov	r6, r1
  57 000a 1F46     		mov	r7, r3
  13:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_trans_untag_vid_mode_ctrl_t entry;
  58              		.loc 1 13 5 is_stmt 1 view .LVU2
  14:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
  59              		.loc 1 14 5 view .LVU3
  60              	.LVL1:
  15:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpMode = 0;
  61              		.loc 1 15 5 view .LVU4
  16:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
  62              		.loc 1 16 5 view .LVU5
  63              		.loc 1 16 24 is_stmt 0 view .LVU6
  64 000c 474B     		ldr	r3, .L19
  65              	.LVL2:
  66              		.loc 1 16 24 view .LVU7
  67 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  68 0010 5BB1     		cbz	r3, .L11
  69              		.loc 1 16 24 discriminator 1 view .LVU8
  70 0012 474B     		ldr	r3, .L19+4
  71 0014 53F82030 		ldr	r3, [r3, r0, lsl #2]
  72 0018 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
  73              	.LVL3:
  74              		.loc 1 16 24 discriminator 1 view .LVU9
  75 001a 9142     		cmp	r1, r2
  76 001c 1BD9     		bls	.L12
  77              		.loc 1 16 24 discriminator 3 view .LVU10
  78 001e 0632     		adds	r2, r2, #6
  79              	.LVL4:
  80              		.loc 1 16 24 discriminator 3 view .LVU11
  81 0020 53F82230 		ldr	r3, [r3, r2, lsl #2]
  82 0024 93F80080 		ldrb	r8, [r3]	@ zero_extendqisi2
  83 0028 01E0     		b	.L2
  84              	.LVL5:
  85              	.L11:
  86              		.loc 1 16 24 view .LVU12
  87 002a 4FF0FF08 		mov	r8, #255
  88              	.LVL6:
  89              	.L2:
  17:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
  90              		.loc 1 18 5 is_stmt 1 discriminator 6 view .LVU13
  91              		.loc 1 18 5 discriminator 6 view .LVU14
  92 002e 03AB     		add	r3, sp, #12
  93 0030 0093     		str	r3, [sp]
  94 0032 0423     		movs	r3, #4
  95 0034 0022     		movs	r2, #0
  96 0036 2F21     		movs	r1, #47
  97 0038 2846     		mov	r0, r5
  98              	.LVL7:
  99              		.loc 1 18 5 is_stmt 0 discriminator 6 view .LVU15
 100 003a FFF7FEFF 		bl	hal_table_reg_read
 101              	.LVL8:
 102 003e 0446     		mov	r4, r0
 103              	.LVL9:
 104              		.loc 1 18 5 discriminator 6 view .LVU16
 105 0040 10F0FF03 		ands	r3, r0, #255
 106 0044 1AD0     		beq	.L3
 107              		.loc 1 18 5 is_stmt 1 discriminator 1 view .LVU17
 108              		.loc 1 18 5 discriminator 1 view .LVU18
 109 0046 3B4A     		ldr	r2, .L19+8
 110 0048 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 111 004a 012A     		cmp	r2, #1
 112 004c 06D8     		bhi	.L15
 113              	.LVL10:
 114              	.L4:
 115              		.loc 1 18 5 discriminator 5 view .LVU19
 116              		.loc 1 18 5 discriminator 5 view .LVU20
 117              		.loc 1 18 5 discriminator 5 view .LVU21
 118 004e E0B2     		uxtb	r0, r4
 119              	.LVL11:
 120              	.L1:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
  20:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if(VLAN_TYPE_CVLAN == type)
  21:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
  22:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if(enable)
  23:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
  24:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             SET_BIT(tmpMode, macid << 1);
  25:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
  26:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         else
  27:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
  28:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             CLEAR_BIT(tmpMode, macid << 1);
  29:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
  30:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
  31:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     else if(VLAN_TYPE_SVLAN == type)
  32:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
  33:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if(enable)
  34:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
  35:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             SET_BIT(tmpMode, (macid << 1) + 1);
  36:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
  37:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         else
  38:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
  39:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             CLEAR_BIT(tmpMode, (macid << 1) + 1);
  40:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
  41:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
  42:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, tm
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0, sizeof(vlan_trans_untag
  44:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  45:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
  46:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 121              		.loc 1 46 1 is_stmt 0 view .LVU22
 122 0050 04B0     		add	sp, sp, #16
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 24
 125              		@ sp needed
 126 0052 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 127              	.LVL12:
 128              	.L12:
 129              		.cfi_restore_state
  16:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 130              		.loc 1 16 24 view .LVU23
 131 0056 4FF0FF08 		mov	r8, #255
 132 005a E8E7     		b	.L2
 133              	.LVL13:
 134              	.L15:
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 135              		.loc 1 18 5 is_stmt 1 discriminator 3 view .LVU24
 136              	.LBB2:
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 137              		.loc 1 18 5 discriminator 3 view .LVU25
 138 005c 142B     		cmp	r3, #20
 139 005e 28BF     		it	cs
 140 0060 1423     		movcs	r3, #20
 141 0062 1A46     		mov	r2, r3
 142 0064 344B     		ldr	r3, .L19+12
 143 0066 0093     		str	r3, [sp]
 144 0068 344B     		ldr	r3, .L19+16
 145 006a 3549     		ldr	r1, .L19+20
 146 006c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 147 0070 3449     		ldr	r1, .L19+24
 148 0072 8968     		ldr	r1, [r1, #8]
 149 0074 3448     		ldr	r0, .L19+28
 150              	.LVL14:
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 151              		.loc 1 18 5 is_stmt 0 discriminator 3 view .LVU26
 152 0076 FFF7FEFF 		bl	osal_printf
 153              	.LVL15:
 154 007a E8E7     		b	.L4
 155              	.LVL16:
 156              	.L3:
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 157              		.loc 1 18 5 discriminator 3 view .LVU27
 158              	.LBE2:
  18:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 159              		.loc 1 18 5 is_stmt 1 discriminator 2 view .LVU28
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 160              		.loc 1 19 5 discriminator 2 view .LVU29
 161              	.LBB3:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 162              		.loc 1 19 5 discriminator 2 view .LVU30
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 163              		.loc 1 19 5 discriminator 2 view .LVU31
 164 007c 02AB     		add	r3, sp, #8
 165 007e 03AA     		add	r2, sp, #12
 166 0080 0021     		movs	r1, #0
 167 0082 2F20     		movs	r0, #47
 168              	.LVL17:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 169              		.loc 1 19 5 is_stmt 0 discriminator 2 view .LVU32
 170 0084 FFF7FEFF 		bl	hal_tbl_reg_field_get
 171              	.LVL18:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 172              		.loc 1 19 5 is_stmt 1 discriminator 2 view .LVU33
 173 0088 029B     		ldr	r3, [sp, #8]
 174              	.LVL19:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 175              		.loc 1 19 5 is_stmt 0 discriminator 2 view .LVU34
 176              	.LBE3:
  19:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 177              		.loc 1 19 5 is_stmt 1 discriminator 2 view .LVU35
  20:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 178              		.loc 1 20 5 discriminator 2 view .LVU36
  20:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 179              		.loc 1 20 7 is_stmt 0 discriminator 2 view .LVU37
 180 008a 7EB9     		cbnz	r6, .L6
  22:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 181              		.loc 1 22 9 is_stmt 1 view .LVU38
  22:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 182              		.loc 1 22 11 is_stmt 0 view .LVU39
 183 008c 37B1     		cbz	r7, .L7
  24:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 184              		.loc 1 24 13 is_stmt 1 view .LVU40
 185 008e 4FEA4808 		lsl	r8, r8, #1
 186              	.LVL20:
  24:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 187              		.loc 1 24 13 is_stmt 0 view .LVU41
 188 0092 0122     		movs	r2, #1
 189 0094 02FA08F2 		lsl	r2, r2, r8
 190 0098 1343     		orrs	r3, r3, r2
 191              	.LVL21:
  24:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 192              		.loc 1 24 13 view .LVU42
 193 009a 09E0     		b	.L8
 194              	.LVL22:
 195              	.L7:
  28:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 196              		.loc 1 28 13 is_stmt 1 view .LVU43
 197 009c 4FEA4808 		lsl	r8, r8, #1
 198              	.LVL23:
  28:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 199              		.loc 1 28 13 is_stmt 0 view .LVU44
 200 00a0 0122     		movs	r2, #1
 201 00a2 02FA08F2 		lsl	r2, r2, r8
 202 00a6 23EA0203 		bic	r3, r3, r2
 203              	.LVL24:
  28:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 204              		.loc 1 28 13 view .LVU45
 205 00aa 01E0     		b	.L8
 206              	.LVL25:
 207              	.L6:
  31:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 208              		.loc 1 31 10 is_stmt 1 view .LVU46
  31:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 209              		.loc 1 31 12 is_stmt 0 view .LVU47
 210 00ac 012E     		cmp	r6, #1
 211 00ae 12D0     		beq	.L16
 212              	.LVL26:
 213              	.L8:
  42:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0, sizeof(vlan_trans_untag
 214              		.loc 1 42 5 is_stmt 1 view .LVU48
 215 00b0 03AC     		add	r4, sp, #12
 216 00b2 2246     		mov	r2, r4
 217 00b4 0021     		movs	r1, #0
 218 00b6 2F20     		movs	r0, #47
 219 00b8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 220              	.LVL27:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 221              		.loc 1 43 5 view .LVU49
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 222              		.loc 1 43 5 view .LVU50
 223 00bc 0094     		str	r4, [sp]
 224 00be 0423     		movs	r3, #4
 225 00c0 0022     		movs	r2, #0
 226 00c2 2F21     		movs	r1, #47
 227 00c4 2846     		mov	r0, r5
 228 00c6 FFF7FEFF 		bl	hal_table_reg_write
 229              	.LVL28:
 230 00ca 0446     		mov	r4, r0
 231              	.LVL29:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 232              		.loc 1 43 5 is_stmt 0 view .LVU51
 233 00cc 10F0FF03 		ands	r3, r0, #255
 234 00d0 15D1     		bne	.L17
  45:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 235              		.loc 1 45 12 view .LVU52
 236 00d2 0020     		movs	r0, #0
 237              	.LVL30:
  45:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 238              		.loc 1 45 12 view .LVU53
 239 00d4 BCE7     		b	.L1
 240              	.LVL31:
 241              	.L16:
  33:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 242              		.loc 1 33 9 is_stmt 1 view .LVU54
  33:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 243              		.loc 1 33 11 is_stmt 0 view .LVU55
 244 00d6 47B1     		cbz	r7, .L9
  35:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 245              		.loc 1 35 13 is_stmt 1 view .LVU56
 246 00d8 4FEA4808 		lsl	r8, r8, #1
 247              	.LVL32:
  35:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 248              		.loc 1 35 13 is_stmt 0 view .LVU57
 249 00dc 08F10108 		add	r8, r8, #1
 250 00e0 0122     		movs	r2, #1
 251 00e2 02FA08F2 		lsl	r2, r2, r8
 252 00e6 1343     		orrs	r3, r3, r2
 253              	.LVL33:
  35:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 254              		.loc 1 35 13 view .LVU58
 255 00e8 E2E7     		b	.L8
 256              	.LVL34:
 257              	.L9:
  39:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 258              		.loc 1 39 13 is_stmt 1 view .LVU59
 259 00ea 4FEA4808 		lsl	r8, r8, #1
 260              	.LVL35:
  39:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 261              		.loc 1 39 13 is_stmt 0 view .LVU60
 262 00ee 08F10108 		add	r8, r8, #1
 263 00f2 0122     		movs	r2, #1
 264 00f4 02FA08F2 		lsl	r2, r2, r8
 265 00f8 23EA0203 		bic	r3, r3, r2
 266              	.LVL36:
  39:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 267              		.loc 1 39 13 view .LVU61
 268 00fc D8E7     		b	.L8
 269              	.LVL37:
 270              	.L17:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 271              		.loc 1 43 5 is_stmt 1 discriminator 1 view .LVU62
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 272              		.loc 1 43 5 discriminator 1 view .LVU63
 273 00fe 0D4A     		ldr	r2, .L19+8
 274 0100 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 275 0102 012A     		cmp	r2, #1
 276 0104 01D8     		bhi	.L18
 277              	.LVL38:
 278              	.L10:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 279              		.loc 1 43 5 discriminator 5 view .LVU64
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 280              		.loc 1 43 5 discriminator 5 view .LVU65
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 281              		.loc 1 43 5 discriminator 5 view .LVU66
 282 0106 E0B2     		uxtb	r0, r4
 283 0108 A2E7     		b	.L1
 284              	.LVL39:
 285              	.L18:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 286              		.loc 1 43 5 discriminator 3 view .LVU67
 287              	.LBB4:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 288              		.loc 1 43 5 discriminator 3 view .LVU68
 289 010a 142B     		cmp	r3, #20
 290 010c 28BF     		it	cs
 291 010e 1423     		movcs	r3, #20
 292 0110 1A46     		mov	r2, r3
 293 0112 094B     		ldr	r3, .L19+12
 294 0114 0093     		str	r3, [sp]
 295 0116 0D4B     		ldr	r3, .L19+32
 296 0118 0949     		ldr	r1, .L19+20
 297 011a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 298 011e 0949     		ldr	r1, .L19+24
 299 0120 8968     		ldr	r1, [r1, #8]
 300 0122 0948     		ldr	r0, .L19+28
 301              	.LVL40:
  43:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 302              		.loc 1 43 5 is_stmt 0 discriminator 3 view .LVU69
 303 0124 FFF7FEFF 		bl	osal_printf
 304              	.LVL41:
 305 0128 EDE7     		b	.L10
 306              	.L20:
 307 012a 00BF     		.align	2
 308              	.L19:
 309 012c 00000000 		.word	gcal_inited
 310 0130 00000000 		.word	gpSwitchUnit
 311 0134 00000000 		.word	yt_debug_level
 312 0138 00000000 		.word	__FUNCTION__.14
 313 013c 00000000 		.word	.LC0
 314 0140 00000000 		.word	_yt_errmsg
 315 0144 00000000 		.word	_yt_prompt_msg
 316 0148 50000000 		.word	.LC1
 317 014c 68000000 		.word	.LC2
 318              	.LBE4:
 319              		.cfi_endproc
 320              	.LFE3:
 322              		.section	.text.fal_tiger_vlan_trans_untagPvidIgnore_get,"ax",%progbits
 323              		.align	1
 324              		.global	fal_tiger_vlan_trans_untagPvidIgnore_get
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	fal_tiger_vlan_trans_untagPvidIgnore_get:
 330              	.LVL42:
 331              	.LFB4:
  47:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  48:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t fal_tiger_vlan_trans_untagPvidIgnore_get(yt_unit_t unit, yt_vlan_type_t  type,  yt_port_t 
  49:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 332              		.loc 1 49 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 8
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		.loc 1 49 1 is_stmt 0 view .LVU71
 337 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 338              		.cfi_def_cfa_offset 20
 339              		.cfi_offset 4, -20
 340              		.cfi_offset 5, -16
 341              		.cfi_offset 6, -12
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 85B0     		sub	sp, sp, #20
 345              		.cfi_def_cfa_offset 40
 346 0004 0E46     		mov	r6, r1
 347 0006 1D46     		mov	r5, r3
  50:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_trans_untag_vid_mode_ctrl_t entry;
 348              		.loc 1 50 5 is_stmt 1 view .LVU72
  51:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 349              		.loc 1 51 5 view .LVU73
 350              	.LVL43:
  52:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpMode = 0;
 351              		.loc 1 52 5 view .LVU74
  53:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 352              		.loc 1 53 5 view .LVU75
 353              		.loc 1 53 24 is_stmt 0 view .LVU76
 354 0008 274B     		ldr	r3, .L34
 355              	.LVL44:
 356              		.loc 1 53 24 view .LVU77
 357 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 358 000c 53B1     		cbz	r3, .L28
 359              		.loc 1 53 24 discriminator 1 view .LVU78
 360 000e 274B     		ldr	r3, .L34+4
 361 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 362 0014 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 363              	.LVL45:
 364              		.loc 1 53 24 discriminator 1 view .LVU79
 365 0016 9142     		cmp	r1, r2
 366 0018 18D9     		bls	.L29
 367              		.loc 1 53 24 discriminator 3 view .LVU80
 368 001a 0632     		adds	r2, r2, #6
 369              	.LVL46:
 370              		.loc 1 53 24 discriminator 3 view .LVU81
 371 001c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 372 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 373 0022 00E0     		b	.L22
 374              	.LVL47:
 375              	.L28:
 376              		.loc 1 53 24 view .LVU82
 377 0024 FF27     		movs	r7, #255
 378              	.LVL48:
 379              	.L22:
  54:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  55:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     *pEnable = YT_DISABLE;
 380              		.loc 1 55 5 is_stmt 1 discriminator 6 view .LVU83
 381              		.loc 1 55 14 is_stmt 0 discriminator 6 view .LVU84
 382 0026 0022     		movs	r2, #0
 383 0028 2A70     		strb	r2, [r5]
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 384              		.loc 1 56 5 is_stmt 1 discriminator 6 view .LVU85
 385              		.loc 1 56 5 discriminator 6 view .LVU86
 386 002a 03AB     		add	r3, sp, #12
 387 002c 0093     		str	r3, [sp]
 388 002e 0423     		movs	r3, #4
 389 0030 2F21     		movs	r1, #47
 390 0032 FFF7FEFF 		bl	hal_table_reg_read
 391              	.LVL49:
 392              		.loc 1 56 5 is_stmt 0 discriminator 6 view .LVU87
 393 0036 0446     		mov	r4, r0
 394              	.LVL50:
 395              		.loc 1 56 5 discriminator 6 view .LVU88
 396 0038 10F0FF03 		ands	r3, r0, #255
 397 003c 18D0     		beq	.L23
 398              		.loc 1 56 5 is_stmt 1 discriminator 1 view .LVU89
 399              		.loc 1 56 5 discriminator 1 view .LVU90
 400 003e 1C4A     		ldr	r2, .L34+8
 401 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 402 0042 012A     		cmp	r2, #1
 403 0044 04D8     		bhi	.L32
 404              	.LVL51:
 405              	.L24:
 406              		.loc 1 56 5 discriminator 5 view .LVU91
 407              		.loc 1 56 5 discriminator 5 view .LVU92
 408              		.loc 1 56 5 discriminator 5 view .LVU93
 409 0046 E0B2     		uxtb	r0, r4
 410              	.LVL52:
 411              	.L21:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if ((VLAN_TYPE_CVLAN == type && (IS_BIT_SET(tmpMode, macid << 1))) ||
  59:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
  60:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
  61:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         *pEnable = YT_ENABLE;
  62:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
  63:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  64:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
  65:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 412              		.loc 1 65 1 is_stmt 0 view .LVU94
 413 0048 05B0     		add	sp, sp, #20
 414              		.cfi_remember_state
 415              		.cfi_def_cfa_offset 20
 416              		@ sp needed
 417 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 418              	.LVL53:
 419              	.L29:
 420              		.cfi_restore_state
  53:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 421              		.loc 1 53 24 view .LVU95
 422 004c FF27     		movs	r7, #255
 423 004e EAE7     		b	.L22
 424              	.LVL54:
 425              	.L32:
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 426              		.loc 1 56 5 is_stmt 1 discriminator 3 view .LVU96
 427              	.LBB5:
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 428              		.loc 1 56 5 discriminator 3 view .LVU97
 429 0050 142B     		cmp	r3, #20
 430 0052 28BF     		it	cs
 431 0054 1423     		movcs	r3, #20
 432 0056 1A46     		mov	r2, r3
 433 0058 164B     		ldr	r3, .L34+12
 434 005a 0093     		str	r3, [sp]
 435 005c 164B     		ldr	r3, .L34+16
 436 005e 1749     		ldr	r1, .L34+20
 437 0060 51F82220 		ldr	r2, [r1, r2, lsl #2]
 438 0064 1649     		ldr	r1, .L34+24
 439 0066 8968     		ldr	r1, [r1, #8]
 440 0068 1648     		ldr	r0, .L34+28
 441              	.LVL55:
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 442              		.loc 1 56 5 is_stmt 0 discriminator 3 view .LVU98
 443 006a FFF7FEFF 		bl	osal_printf
 444              	.LVL56:
 445 006e EAE7     		b	.L24
 446              	.LVL57:
 447              	.L23:
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 448              		.loc 1 56 5 discriminator 3 view .LVU99
 449              	.LBE5:
  56:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_TRANS_UNTAG_VID_MODE_CTRLm, 0,sizeof(vlan_trans_untag_v
 450              		.loc 1 56 5 is_stmt 1 discriminator 2 view .LVU100
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 451              		.loc 1 57 5 discriminator 2 view .LVU101
 452              	.LBB6:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 453              		.loc 1 57 5 discriminator 2 view .LVU102
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 454              		.loc 1 57 5 discriminator 2 view .LVU103
 455 0070 02AB     		add	r3, sp, #8
 456 0072 03AA     		add	r2, sp, #12
 457 0074 0021     		movs	r1, #0
 458 0076 2F20     		movs	r0, #47
 459              	.LVL58:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 460              		.loc 1 57 5 is_stmt 0 discriminator 2 view .LVU104
 461 0078 FFF7FEFF 		bl	hal_tbl_reg_field_get
 462              	.LVL59:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 463              		.loc 1 57 5 is_stmt 1 discriminator 2 view .LVU105
 464 007c 0298     		ldr	r0, [sp, #8]
 465              	.LVL60:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 466              		.loc 1 57 5 is_stmt 0 discriminator 2 view .LVU106
 467              	.LBE6:
  57:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_TRANS_UNTAG_VID_MODE_CTRLm, VLAN_TRANS_UNTAG_VID_MODE_CTRL_MODEf, &entry, &t
 468              		.loc 1 57 5 is_stmt 1 discriminator 2 view .LVU107
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
 469              		.loc 1 58 5 discriminator 2 view .LVU108
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
 470              		.loc 1 58 8 is_stmt 0 discriminator 2 view .LVU109
 471 007e 2EB9     		cbnz	r6, .L26
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
 472              		.loc 1 58 38 discriminator 1 view .LVU110
 473 0080 7B00     		lsls	r3, r7, #1
 474 0082 20FA03F3 		lsr	r3, r0, r3
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
 475              		.loc 1 58 34 discriminator 1 view .LVU111
 476 0086 13F0010F 		tst	r3, #1
 477 008a 09D1     		bne	.L27
 478              	.L26:
  58:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         (VLAN_TYPE_SVLAN == type && (IS_BIT_SET(tmpMode, (macid << 1) + 1))))
 479              		.loc 1 58 72 discriminator 3 view .LVU112
 480 008c 012E     		cmp	r6, #1
 481 008e 01D0     		beq	.L33
  64:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 482              		.loc 1 64 12 view .LVU113
 483 0090 0020     		movs	r0, #0
 484              	.LVL61:
  64:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 485              		.loc 1 64 12 view .LVU114
 486 0092 D9E7     		b	.L21
 487              	.LVL62:
 488              	.L33:
  59:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 489              		.loc 1 59 38 view .LVU115
 490 0094 7F00     		lsls	r7, r7, #1
 491              	.LVL63:
  59:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 492              		.loc 1 59 38 view .LVU116
 493 0096 0137     		adds	r7, r7, #1
 494 0098 F840     		lsrs	r0, r0, r7
 495              	.LVL64:
  59:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 496              		.loc 1 59 34 view .LVU117
 497 009a 10F00100 		ands	r0, r0, #1
 498 009e D3D0     		beq	.L21
 499              	.L27:
  61:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 500              		.loc 1 61 9 is_stmt 1 view .LVU118
  61:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 501              		.loc 1 61 18 is_stmt 0 view .LVU119
 502 00a0 0123     		movs	r3, #1
 503 00a2 2B70     		strb	r3, [r5]
 504              	.LVL65:
  64:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 505              		.loc 1 64 12 view .LVU120
 506 00a4 0020     		movs	r0, #0
 507 00a6 CFE7     		b	.L21
 508              	.L35:
 509              		.align	2
 510              	.L34:
 511 00a8 00000000 		.word	gcal_inited
 512 00ac 00000000 		.word	gpSwitchUnit
 513 00b0 00000000 		.word	yt_debug_level
 514 00b4 00000000 		.word	__FUNCTION__.13
 515 00b8 00000000 		.word	.LC0
 516 00bc 00000000 		.word	_yt_errmsg
 517 00c0 00000000 		.word	_yt_prompt_msg
 518 00c4 50000000 		.word	.LC1
 519              		.cfi_endproc
 520              	.LFE4:
 522              		.section	.rodata.fal_tiger_vlan_trans_rangeProfile_get.str1.4,"aMS",%progbits,1
 523              		.align	2
 524              	.LC3:
 525 0000 25732573 		.ascii	"%s%s\015\012\000"
 525      0D0A00
 526 0007 00       		.align	2
 527              	.LC4:
 528 0008 68616C5F 		.ascii	"hal_table_reg_read(unit,48,profile_id,sizeof(vlan_r"
 528      7461626C 
 528      655F7265 
 528      675F7265 
 528      61642875 
 529 003b 616E6765 		.ascii	"ange_profilen_t),&vlan_range_profilen)\000"
 529      5F70726F 
 529      66696C65 
 529      6E5F7429 
 529      2C26766C 
 530              		.section	.text.fal_tiger_vlan_trans_rangeProfile_get,"ax",%progbits
 531              		.align	1
 532              		.global	fal_tiger_vlan_trans_rangeProfile_get
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	fal_tiger_vlan_trans_rangeProfile_get:
 538              	.LVL66:
 539              	.LFB6:
  66:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  67:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_rangeProfile_add(yt_unit_t unit, yt_vlan_range_group_t vlan_range, y
  68:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
  69:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
  70:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
  71:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_vlan_range_group_t exist_vlan_range;
  72:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_profile_id_t profile_id;
  73:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  74:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     /* profile 0 always used as default setting for all ports */
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     for(profile_id = 1; profile_id < CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit); profile_id++)
  76:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         CMM_ERR_CHK(fal_tiger_vlan_trans_rangeProfile_get(unit, profile_id, &exist_vlan_range), ret
  78:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if(!exist_vlan_range.vid_range0_max && !exist_vlan_range.vid_range1_max &&
  80:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
  81:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
  82:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             break;
  83:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
  84:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
  85:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) == profile_id, CMM_ERR_TABLE_FULL);
  87:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
  88:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID0f, &vlan_range_profilen, vlan_r
  89:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, vlan_r
  90:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
  91:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_0f, &vlan_range_profilen, (vla
  92:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, (vla
  93:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, vlan_r
  94:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
  95:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID2f, &vlan_range_profilen, vlan_r
  96:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, vlan
  97:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, vlan
  98:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
  99:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID3f, &vlan_range_profilen, vlan_r
 100:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, vlan_r
 101:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_RANGE_PROFILENm, profile_id, sizeof(vlan_range_profile
 103:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 104:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     *pProfile_id = profile_id;
 105:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 106:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 107:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 108:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 109:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_rangeProfile_get(yt_unit_t unit, yt_profile_id_t profile_id, yt_vlan
 110:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 540              		.loc 1 110 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 16
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		.loc 1 110 1 is_stmt 0 view .LVU122
 545 0000 70B5     		push	{r4, r5, r6, lr}
 546              		.cfi_def_cfa_offset 16
 547              		.cfi_offset 4, -16
 548              		.cfi_offset 5, -12
 549              		.cfi_offset 6, -8
 550              		.cfi_offset 14, -4
 551 0002 86B0     		sub	sp, sp, #24
 552              		.cfi_def_cfa_offset 40
 111:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
 553              		.loc 1 111 5 is_stmt 1 view .LVU123
 112:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 554              		.loc 1 112 5 view .LVU124
 555              	.LVL67:
 113:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint16_t tmp_range1 = 0;
 556              		.loc 1 113 5 view .LVU125
 114:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint16_t tmp_range2 = 0;
 557              		.loc 1 114 5 view .LVU126
 115:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(0 == profile_id, CMM_ERR_EXCEED_RANGE);
 558              		.loc 1 116 5 view .LVU127
 559              		.loc 1 116 5 view .LVU128
 560 0004 C9B1     		cbz	r1, .L45
 561 0006 1446     		mov	r4, r2
 562 0008 0A46     		mov	r2, r1
 563              	.LVL68:
 564              		.loc 1 116 5 discriminator 2 view .LVU129
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 565              		.loc 1 117 5 discriminator 2 view .LVU130
 566              		.loc 1 117 5 discriminator 2 view .LVU131
 567 000a 4F4B     		ldr	r3, .L50
 568 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 569 0010 D3F8AC30 		ldr	r3, [r3, #172]
 570 0014 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 571 0016 8B42     		cmp	r3, r1
 572 0018 1DD9     		bls	.L46
 573              		.loc 1 117 5 discriminator 2 view .LVU132
 118:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_RANGE_PROFILENm, profile_id, sizeof(vlan_range_profilen
 574              		.loc 1 119 5 discriminator 2 view .LVU133
 575              		.loc 1 119 5 discriminator 2 view .LVU134
 576 001a 03AB     		add	r3, sp, #12
 577 001c 0093     		str	r3, [sp]
 578 001e 0C23     		movs	r3, #12
 579 0020 3021     		movs	r1, #48
 580              	.LVL69:
 581              		.loc 1 119 5 is_stmt 0 discriminator 2 view .LVU135
 582 0022 FFF7FEFF 		bl	hal_table_reg_read
 583              	.LVL70:
 584              		.loc 1 119 5 discriminator 2 view .LVU136
 585 0026 0546     		mov	r5, r0
 586              	.LVL71:
 587              		.loc 1 119 5 discriminator 2 view .LVU137
 588 0028 10F0FF03 		ands	r3, r0, #255
 589 002c 32D0     		beq	.L42
 590              		.loc 1 119 5 is_stmt 1 discriminator 1 view .LVU138
 591              		.loc 1 119 5 discriminator 1 view .LVU139
 592 002e 474A     		ldr	r2, .L50+4
 593 0030 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 594 0032 012A     		cmp	r2, #1
 595 0034 1ED8     		bhi	.L47
 596              	.LVL72:
 597              	.L43:
 598              		.loc 1 119 5 discriminator 5 view .LVU140
 599              		.loc 1 119 5 discriminator 5 view .LVU141
 600              		.loc 1 119 5 discriminator 5 view .LVU142
 601 0036 E8B2     		uxtb	r0, r5
 602 0038 12E0     		b	.L36
 603              	.LVL73:
 604              	.L45:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 605              		.loc 1 116 5 discriminator 1 view .LVU143
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 606              		.loc 1 116 5 discriminator 1 view .LVU144
 607 003a 444B     		ldr	r3, .L50+4
 608 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 609 003e 012B     		cmp	r3, #1
 610 0040 01D8     		bhi	.L48
 611              	.LVL74:
 612              	.L38:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 613              		.loc 1 116 5 discriminator 5 view .LVU145
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 614              		.loc 1 116 5 discriminator 5 view .LVU146
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 615              		.loc 1 116 5 discriminator 5 view .LVU147
 616 0042 1120     		movs	r0, #17
 617 0044 0CE0     		b	.L36
 618              	.LVL75:
 619              	.L48:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 620              		.loc 1 116 5 discriminator 3 view .LVU148
 621              	.LBB7:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 622              		.loc 1 116 5 discriminator 3 view .LVU149
 623 0046 424B     		ldr	r3, .L50+8
 624 0048 5A6C     		ldr	r2, [r3, #68]
 625              	.LVL76:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 626              		.loc 1 116 5 is_stmt 0 discriminator 3 view .LVU150
 627 004a 424B     		ldr	r3, .L50+12
 628 004c 9968     		ldr	r1, [r3, #8]
 629              	.LVL77:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 630              		.loc 1 116 5 discriminator 3 view .LVU151
 631 004e 4248     		ldr	r0, .L50+16
 632              	.LVL78:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 633              		.loc 1 116 5 discriminator 3 view .LVU152
 634 0050 FFF7FEFF 		bl	osal_printf
 635              	.LVL79:
 636 0054 F5E7     		b	.L38
 637              	.LVL80:
 638              	.L46:
 116:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 639              		.loc 1 116 5 discriminator 3 view .LVU153
 640              	.LBE7:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 641              		.loc 1 117 5 is_stmt 1 discriminator 1 view .LVU154
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 642              		.loc 1 117 5 discriminator 1 view .LVU155
 643 0056 3D4B     		ldr	r3, .L50+4
 644 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 645 005a 012B     		cmp	r3, #1
 646 005c 02D8     		bhi	.L49
 647              	.LVL81:
 648              	.L41:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 649              		.loc 1 117 5 discriminator 5 view .LVU156
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 650              		.loc 1 117 5 discriminator 5 view .LVU157
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 651              		.loc 1 117 5 discriminator 5 view .LVU158
 652 005e 1120     		movs	r0, #17
 653              	.LVL82:
 654              	.L36:
 120:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID0f, &vlan_range_profilen, &pVlan
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 123:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_0f, &vlan_range_profilen, &tmp
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 127:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 128:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 129:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     tmp_range2 = tmp_range1 = 0;
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID2f, &vlan_range_profilen, &pVlan
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 133:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 134:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID3f, &vlan_range_profilen, &pVlan
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 137:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 138:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 139:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 655              		.loc 1 139 1 is_stmt 0 view .LVU159
 656 0060 06B0     		add	sp, sp, #24
 657              		.cfi_remember_state
 658              		.cfi_def_cfa_offset 16
 659              		@ sp needed
 660 0062 70BD     		pop	{r4, r5, r6, pc}
 661              	.LVL83:
 662              	.L49:
 663              		.cfi_restore_state
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 664              		.loc 1 117 5 is_stmt 1 discriminator 3 view .LVU160
 665              	.LBB8:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 666              		.loc 1 117 5 discriminator 3 view .LVU161
 667 0064 3A4B     		ldr	r3, .L50+8
 668 0066 5A6C     		ldr	r2, [r3, #68]
 669 0068 3A4B     		ldr	r3, .L50+12
 670 006a 9968     		ldr	r1, [r3, #8]
 671              	.LVL84:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 672              		.loc 1 117 5 is_stmt 0 discriminator 3 view .LVU162
 673 006c 3A48     		ldr	r0, .L50+16
 674              	.LVL85:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 675              		.loc 1 117 5 discriminator 3 view .LVU163
 676 006e FFF7FEFF 		bl	osal_printf
 677              	.LVL86:
 678 0072 F4E7     		b	.L41
 679              	.LVL87:
 680              	.L47:
 117:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 681              		.loc 1 117 5 discriminator 3 view .LVU164
 682              	.LBE8:
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 683              		.loc 1 119 5 is_stmt 1 discriminator 3 view .LVU165
 684              	.LBB9:
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 685              		.loc 1 119 5 discriminator 3 view .LVU166
 686 0074 142B     		cmp	r3, #20
 687 0076 28BF     		it	cs
 688 0078 1423     		movcs	r3, #20
 689 007a 1A46     		mov	r2, r3
 690 007c 374B     		ldr	r3, .L50+20
 691 007e 0093     		str	r3, [sp]
 692 0080 374B     		ldr	r3, .L50+24
 693 0082 3349     		ldr	r1, .L50+8
 694 0084 51F82220 		ldr	r2, [r1, r2, lsl #2]
 695 0088 3249     		ldr	r1, .L50+12
 696 008a 8968     		ldr	r1, [r1, #8]
 697 008c 3548     		ldr	r0, .L50+28
 698              	.LVL88:
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 699              		.loc 1 119 5 is_stmt 0 discriminator 3 view .LVU167
 700 008e FFF7FEFF 		bl	osal_printf
 701              	.LVL89:
 702 0092 D0E7     		b	.L43
 703              	.LVL90:
 704              	.L42:
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 705              		.loc 1 119 5 discriminator 3 view .LVU168
 706              	.LBE9:
 119:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 707              		.loc 1 119 5 is_stmt 1 discriminator 2 view .LVU169
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 708              		.loc 1 121 5 discriminator 2 view .LVU170
 709              	.LBB10:
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 710              		.loc 1 121 5 discriminator 2 view .LVU171
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 711              		.loc 1 121 5 discriminator 2 view .LVU172
 712 0094 02AB     		add	r3, sp, #8
 713 0096 03AA     		add	r2, sp, #12
 714 0098 0921     		movs	r1, #9
 715 009a 3020     		movs	r0, #48
 716              	.LVL91:
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 717              		.loc 1 121 5 is_stmt 0 discriminator 2 view .LVU173
 718 009c FFF7FEFF 		bl	hal_tbl_reg_field_get
 719              	.LVL92:
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 720              		.loc 1 121 5 is_stmt 1 discriminator 2 view .LVU174
 721 00a0 029B     		ldr	r3, [sp, #8]
 722 00a2 2380     		strh	r3, [r4]	@ movhi
 723              	.LBE10:
 121:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, &pVlan
 724              		.loc 1 121 5 discriminator 2 view .LVU175
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 725              		.loc 1 122 5 discriminator 2 view .LVU176
 726              	.LBB11:
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 727              		.loc 1 122 5 discriminator 2 view .LVU177
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 728              		.loc 1 122 5 discriminator 2 view .LVU178
 729 00a4 02AB     		add	r3, sp, #8
 730 00a6 03AA     		add	r2, sp, #12
 731 00a8 0821     		movs	r1, #8
 732 00aa 3020     		movs	r0, #48
 733 00ac FFF7FEFF 		bl	hal_tbl_reg_field_get
 734              	.LVL93:
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 735              		.loc 1 122 5 discriminator 2 view .LVU179
 736 00b0 029B     		ldr	r3, [sp, #8]
 737 00b2 6380     		strh	r3, [r4, #2]	@ movhi
 738              	.LBE11:
 122:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 739              		.loc 1 122 5 discriminator 2 view .LVU180
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 740              		.loc 1 124 5 discriminator 2 view .LVU181
 741              	.LBB12:
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 742              		.loc 1 124 5 discriminator 2 view .LVU182
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 743              		.loc 1 124 5 discriminator 2 view .LVU183
 744 00b4 02AB     		add	r3, sp, #8
 745 00b6 03AA     		add	r2, sp, #12
 746 00b8 0721     		movs	r1, #7
 747 00ba 3020     		movs	r0, #48
 748 00bc FFF7FEFF 		bl	hal_tbl_reg_field_get
 749              	.LVL94:
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 750              		.loc 1 124 5 discriminator 2 view .LVU184
 751 00c0 029E     		ldr	r6, [sp, #8]
 752              	.LVL95:
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 753              		.loc 1 124 5 is_stmt 0 discriminator 2 view .LVU185
 754              	.LBE12:
 124:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, &tmp
 755              		.loc 1 124 5 is_stmt 1 discriminator 2 view .LVU186
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 756              		.loc 1 125 5 discriminator 2 view .LVU187
 757              	.LBB13:
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 758              		.loc 1 125 5 discriminator 2 view .LVU188
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 759              		.loc 1 125 5 discriminator 2 view .LVU189
 760 00c2 02AB     		add	r3, sp, #8
 761              	.LVL96:
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 762              		.loc 1 125 5 is_stmt 0 discriminator 2 view .LVU190
 763 00c4 03AA     		add	r2, sp, #12
 764 00c6 0621     		movs	r1, #6
 765 00c8 3020     		movs	r0, #48
 766 00ca FFF7FEFF 		bl	hal_tbl_reg_field_get
 767              	.LVL97:
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 768              		.loc 1 125 5 is_stmt 1 discriminator 2 view .LVU191
 769 00ce 029D     		ldr	r5, [sp, #8]
 770              	.LVL98:
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 771              		.loc 1 125 5 is_stmt 0 discriminator 2 view .LVU192
 772              	.LBE13:
 125:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, &pVlan
 773              		.loc 1 125 5 is_stmt 1 discriminator 2 view .LVU193
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 774              		.loc 1 126 5 discriminator 2 view .LVU194
 775              	.LBB14:
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 776              		.loc 1 126 5 discriminator 2 view .LVU195
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 777              		.loc 1 126 5 discriminator 2 view .LVU196
 778 00d0 02AB     		add	r3, sp, #8
 779              	.LVL99:
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 780              		.loc 1 126 5 is_stmt 0 discriminator 2 view .LVU197
 781 00d2 03AA     		add	r2, sp, #12
 782 00d4 0521     		movs	r1, #5
 783 00d6 3020     		movs	r0, #48
 784 00d8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 785              	.LVL100:
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 786              		.loc 1 126 5 is_stmt 1 discriminator 2 view .LVU198
 787 00dc 029B     		ldr	r3, [sp, #8]
 788 00de E380     		strh	r3, [r4, #6]	@ movhi
 789              	.LBE14:
 126:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range1_min = (tmp_range2 << 8) | tmp_range1;
 790              		.loc 1 126 5 discriminator 2 view .LVU199
 127:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 791              		.loc 1 127 5 discriminator 2 view .LVU200
 127:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 792              		.loc 1 127 47 is_stmt 0 discriminator 2 view .LVU201
 793 00e0 2B02     		lsls	r3, r5, #8
 794 00e2 23F07F43 		bic	r3, r3, #-16777216
 795 00e6 23F0FF03 		bic	r3, r3, #255
 127:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 796              		.loc 1 127 53 discriminator 2 view .LVU202
 797 00ea 3343     		orrs	r3, r3, r6
 127:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 798              		.loc 1 127 33 discriminator 2 view .LVU203
 799 00ec A380     		strh	r3, [r4, #4]	@ movhi
 129:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID2f, &vlan_range_profilen, &pVlan
 800              		.loc 1 129 5 is_stmt 1 discriminator 2 view .LVU204
 801              	.LVL101:
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 802              		.loc 1 130 5 discriminator 2 view .LVU205
 803              	.LBB15:
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 804              		.loc 1 130 5 discriminator 2 view .LVU206
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 805              		.loc 1 130 5 discriminator 2 view .LVU207
 806 00ee 02AB     		add	r3, sp, #8
 807 00f0 03AA     		add	r2, sp, #12
 808 00f2 0421     		movs	r1, #4
 809 00f4 3020     		movs	r0, #48
 810 00f6 FFF7FEFF 		bl	hal_tbl_reg_field_get
 811              	.LVL102:
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 812              		.loc 1 130 5 discriminator 2 view .LVU208
 813 00fa 029B     		ldr	r3, [sp, #8]
 814 00fc 2381     		strh	r3, [r4, #8]	@ movhi
 815              	.LBE15:
 130:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, &tmp
 816              		.loc 1 130 5 discriminator 2 view .LVU209
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 817              		.loc 1 131 5 discriminator 2 view .LVU210
 818              	.LBB16:
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 819              		.loc 1 131 5 discriminator 2 view .LVU211
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 820              		.loc 1 131 5 discriminator 2 view .LVU212
 821 00fe 02AB     		add	r3, sp, #8
 822 0100 03AA     		add	r2, sp, #12
 823 0102 0321     		movs	r1, #3
 824 0104 3020     		movs	r0, #48
 825 0106 FFF7FEFF 		bl	hal_tbl_reg_field_get
 826              	.LVL103:
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 827              		.loc 1 131 5 discriminator 2 view .LVU213
 828 010a 029D     		ldr	r5, [sp, #8]
 829              	.LVL104:
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 830              		.loc 1 131 5 is_stmt 0 discriminator 2 view .LVU214
 831              	.LBE16:
 131:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, &tmp
 832              		.loc 1 131 5 is_stmt 1 discriminator 2 view .LVU215
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 833              		.loc 1 132 5 discriminator 2 view .LVU216
 834              	.LBB17:
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 835              		.loc 1 132 5 discriminator 2 view .LVU217
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 836              		.loc 1 132 5 discriminator 2 view .LVU218
 837 010c 02AB     		add	r3, sp, #8
 838              	.LVL105:
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 839              		.loc 1 132 5 is_stmt 0 discriminator 2 view .LVU219
 840 010e 03AA     		add	r2, sp, #12
 841 0110 0221     		movs	r1, #2
 842 0112 3020     		movs	r0, #48
 843 0114 FFF7FEFF 		bl	hal_tbl_reg_field_get
 844              	.LVL106:
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 845              		.loc 1 132 5 is_stmt 1 discriminator 2 view .LVU220
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 846              		.loc 1 132 5 is_stmt 0 discriminator 2 view .LVU221
 847              	.LBE17:
 132:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pVlan_range->vid_range2_max = (tmp_range2 << 4) | tmp_range1;
 848              		.loc 1 132 5 is_stmt 1 discriminator 2 view .LVU222
 133:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 849              		.loc 1 133 5 discriminator 2 view .LVU223
 133:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 850              		.loc 1 133 47 is_stmt 0 discriminator 2 view .LVU224
 851 0118 029A     		ldr	r2, [sp, #8]
 852 011a 134B     		ldr	r3, .L50+32
 853 011c 03EA0213 		and	r3, r3, r2, lsl #4
 133:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 854              		.loc 1 133 53 discriminator 2 view .LVU225
 855 0120 2B43     		orrs	r3, r3, r5
 133:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 856              		.loc 1 133 33 discriminator 2 view .LVU226
 857 0122 6381     		strh	r3, [r4, #10]	@ movhi
 858              	.LVL107:
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 859              		.loc 1 135 5 is_stmt 1 discriminator 2 view .LVU227
 860              	.LBB18:
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 861              		.loc 1 135 5 discriminator 2 view .LVU228
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 862              		.loc 1 135 5 discriminator 2 view .LVU229
 863 0124 02AB     		add	r3, sp, #8
 864 0126 03AA     		add	r2, sp, #12
 865 0128 0121     		movs	r1, #1
 866 012a 3020     		movs	r0, #48
 867 012c FFF7FEFF 		bl	hal_tbl_reg_field_get
 868              	.LVL108:
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 869              		.loc 1 135 5 discriminator 2 view .LVU230
 870 0130 029B     		ldr	r3, [sp, #8]
 871 0132 A381     		strh	r3, [r4, #12]	@ movhi
 872              	.LBE18:
 135:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, &pVlan
 873              		.loc 1 135 5 discriminator 2 view .LVU231
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 874              		.loc 1 136 5 discriminator 2 view .LVU232
 875              	.LBB19:
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 876              		.loc 1 136 5 discriminator 2 view .LVU233
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 877              		.loc 1 136 5 discriminator 2 view .LVU234
 878 0134 02AB     		add	r3, sp, #8
 879 0136 03AA     		add	r2, sp, #12
 880 0138 0021     		movs	r1, #0
 881 013a 3020     		movs	r0, #48
 882 013c FFF7FEFF 		bl	hal_tbl_reg_field_get
 883              	.LVL109:
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 884              		.loc 1 136 5 discriminator 2 view .LVU235
 885 0140 029B     		ldr	r3, [sp, #8]
 886 0142 E381     		strh	r3, [r4, #14]	@ movhi
 887              	.LBE19:
 136:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 888              		.loc 1 136 5 discriminator 2 view .LVU236
 138:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 889              		.loc 1 138 5 discriminator 2 view .LVU237
 138:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 890              		.loc 1 138 12 is_stmt 0 discriminator 2 view .LVU238
 891 0144 0020     		movs	r0, #0
 892 0146 8BE7     		b	.L36
 893              	.L51:
 894              		.align	2
 895              	.L50:
 896 0148 00000000 		.word	gpSwitchUnit
 897 014c 00000000 		.word	yt_debug_level
 898 0150 00000000 		.word	_yt_errmsg
 899 0154 00000000 		.word	_yt_prompt_msg
 900 0158 00000000 		.word	.LC3
 901 015c 00000000 		.word	__FUNCTION__.11
 902 0160 08000000 		.word	.LC4
 903 0164 50000000 		.word	.LC1
 904 0168 F0FF0F00 		.word	1048560
 905              		.cfi_endproc
 906              	.LFE6:
 908              		.section	.rodata.fal_tiger_vlan_trans_rangeProfile_add.str1.4,"aMS",%progbits,1
 909              		.align	2
 910              	.LC5:
 911 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_rangeProfile_get(unit, profile"
 911      74696765 
 911      725F766C 
 911      616E5F74 
 911      72616E73 
 912 0033 5F69642C 		.ascii	"_id, &exist_vlan_range)\000"
 912      20266578 
 912      6973745F 
 912      766C616E 
 912      5F72616E 
 913 004b 00       		.align	2
 914              	.LC6:
 915 004c 68616C5F 		.ascii	"hal_table_reg_write(unit,48,profile_id,sizeof(vlan_"
 915      7461626C 
 915      655F7265 
 915      675F7772 
 915      69746528 
 916 007f 72616E67 		.ascii	"range_profilen),&vlan_range_profilen)\000"
 916      655F7072 
 916      6F66696C 
 916      656E292C 
 916      26766C61 
 917              		.section	.text.fal_tiger_vlan_trans_rangeProfile_add,"ax",%progbits
 918              		.align	1
 919              		.global	fal_tiger_vlan_trans_rangeProfile_add
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	fal_tiger_vlan_trans_rangeProfile_add:
 925              	.LVL110:
 926              	.LFB5:
  68:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
 927              		.loc 1 68 1 is_stmt 1 view -0
 928              		.cfi_startproc
 929              		@ args = 24, pretend = 16, frame = 32
 930              		@ frame_needed = 0, uses_anonymous_args = 0
  68:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
 931              		.loc 1 68 1 is_stmt 0 view .LVU240
 932 0000 84B0     		sub	sp, sp, #16
 933              		.cfi_def_cfa_offset 16
 934 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 935              		.cfi_def_cfa_offset 36
 936              		.cfi_offset 4, -36
 937              		.cfi_offset 5, -32
 938              		.cfi_offset 6, -28
 939              		.cfi_offset 7, -24
 940              		.cfi_offset 14, -20
 941 0004 8BB0     		sub	sp, sp, #44
 942              		.cfi_def_cfa_offset 80
 943 0006 0646     		mov	r6, r0
 944 0008 11A8     		add	r0, sp, #68
 945              	.LVL111:
  68:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
 946              		.loc 1 68 1 view .LVU241
 947 000a 80E80E00 		stm	r0, {r1, r2, r3}
  69:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 948              		.loc 1 69 5 is_stmt 1 view .LVU242
  70:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_vlan_range_group_t exist_vlan_range;
 949              		.loc 1 70 5 view .LVU243
 950              	.LVL112:
  71:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_profile_id_t profile_id;
 951              		.loc 1 71 5 view .LVU244
  72:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 952              		.loc 1 72 5 view .LVU245
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 953              		.loc 1 75 5 view .LVU246
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 954              		.loc 1 75 20 is_stmt 0 view .LVU247
 955 000e 0124     		movs	r4, #1
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 956              		.loc 1 75 5 view .LVU248
 957 0010 1BE0     		b	.L53
 958              	.LVL113:
 959              	.L66:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 960              		.loc 1 77 9 is_stmt 1 discriminator 1 view .LVU249
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 961              		.loc 1 77 9 discriminator 1 view .LVU250
 962 0012 604A     		ldr	r2, .L71
 963 0014 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 964 0016 012A     		cmp	r2, #1
 965 0018 05D8     		bhi	.L65
 966              	.LVL114:
 967              	.L55:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 968              		.loc 1 77 9 discriminator 5 view .LVU251
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 969              		.loc 1 77 9 discriminator 5 view .LVU252
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 970              		.loc 1 77 9 discriminator 5 view .LVU253
 971 001a E8B2     		uxtb	r0, r5
 972              	.LVL115:
 973              	.L52:
 107:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 974              		.loc 1 107 1 is_stmt 0 view .LVU254
 975 001c 0BB0     		add	sp, sp, #44
 976              		.cfi_remember_state
 977              		.cfi_def_cfa_offset 36
 978              		@ sp needed
 979 001e BDE8F040 		pop	{r4, r5, r6, r7, lr}
 980              		.cfi_restore 14
 981              		.cfi_restore 7
 982              		.cfi_restore 6
 983              		.cfi_restore 5
 984              		.cfi_restore 4
 985              		.cfi_def_cfa_offset 16
 986              	.LVL116:
 107:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 987              		.loc 1 107 1 view .LVU255
 988 0022 04B0     		add	sp, sp, #16
 989              		.cfi_def_cfa_offset 0
 990 0024 7047     		bx	lr
 991              	.LVL117:
 992              	.L65:
 993              		.cfi_restore_state
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 994              		.loc 1 77 9 is_stmt 1 discriminator 3 view .LVU256
 995              	.LBB20:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 996              		.loc 1 77 9 discriminator 3 view .LVU257
 997 0026 142B     		cmp	r3, #20
 998 0028 28BF     		it	cs
 999 002a 1423     		movcs	r3, #20
 1000 002c 1A46     		mov	r2, r3
 1001 002e 5A4B     		ldr	r3, .L71+4
 1002 0030 0093     		str	r3, [sp]
 1003 0032 5A4B     		ldr	r3, .L71+8
 1004 0034 5A49     		ldr	r1, .L71+12
 1005 0036 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1006 003a 5A49     		ldr	r1, .L71+16
 1007 003c 8968     		ldr	r1, [r1, #8]
 1008 003e 5A48     		ldr	r0, .L71+20
 1009              	.LVL118:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1010              		.loc 1 77 9 is_stmt 0 discriminator 3 view .LVU258
 1011 0040 FFF7FEFF 		bl	osal_printf
 1012              	.LVL119:
 1013 0044 E9E7     		b	.L55
 1014              	.LVL120:
 1015              	.L57:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1016              		.loc 1 77 9 discriminator 3 view .LVU259
 1017              	.LBE20:
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 1018              		.loc 1 75 86 is_stmt 1 discriminator 2 view .LVU260
 1019 0046 0134     		adds	r4, r4, #1
 1020              	.LVL121:
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 1021              		.loc 1 75 86 is_stmt 0 discriminator 2 view .LVU261
 1022 0048 E4B2     		uxtb	r4, r4
 1023              	.LVL122:
 1024              	.L53:
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 1025              		.loc 1 75 36 is_stmt 1 discriminator 1 view .LVU262
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 1026              		.loc 1 75 38 is_stmt 0 discriminator 1 view .LVU263
 1027 004a 584B     		ldr	r3, .L71+24
 1028 004c 53F82630 		ldr	r3, [r3, r6, lsl #2]
 1029 0050 D3F8AC30 		ldr	r3, [r3, #172]
 1030 0054 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
  75:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 1031              		.loc 1 75 36 discriminator 1 view .LVU264
 1032 0056 A342     		cmp	r3, r4
 1033 0058 18D9     		bls	.L58
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1034              		.loc 1 77 9 is_stmt 1 view .LVU265
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1035              		.loc 1 77 9 view .LVU266
 1036 005a 03AA     		add	r2, sp, #12
 1037 005c 2146     		mov	r1, r4
 1038 005e 3046     		mov	r0, r6
 1039 0060 FFF7FEFF 		bl	fal_tiger_vlan_trans_rangeProfile_get
 1040              	.LVL123:
 1041 0064 0546     		mov	r5, r0
 1042              	.LVL124:
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1043              		.loc 1 77 9 is_stmt 0 view .LVU267
 1044 0066 10F0FF03 		ands	r3, r0, #255
 1045 006a D2D1     		bne	.L66
  77:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         /* if all max id are zero, treate it's a blank entry */
 1046              		.loc 1 77 9 is_stmt 1 discriminator 2 view .LVU268
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1047              		.loc 1 79 9 discriminator 2 view .LVU269
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1048              		.loc 1 79 29 is_stmt 0 discriminator 2 view .LVU270
 1049 006c BDF80E30 		ldrh	r3, [sp, #14]
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1050              		.loc 1 79 11 discriminator 2 view .LVU271
 1051 0070 002B     		cmp	r3, #0
 1052 0072 E8D1     		bne	.L57
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1053              		.loc 1 79 65 discriminator 1 view .LVU272
 1054 0074 BDF81230 		ldrh	r3, [sp, #18]
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1055              		.loc 1 79 45 discriminator 1 view .LVU273
 1056 0078 002B     		cmp	r3, #0
 1057 007a E4D1     		bne	.L57
  80:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 1058              		.loc 1 80 30 discriminator 2 view .LVU274
 1059 007c BDF81630 		ldrh	r3, [sp, #22]
  79:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             !exist_vlan_range.vid_range2_max && !exist_vlan_range.vid_range3_max)
 1060              		.loc 1 79 81 discriminator 2 view .LVU275
 1061 0080 002B     		cmp	r3, #0
 1062 0082 E0D1     		bne	.L57
  80:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 1063              		.loc 1 80 66 view .LVU276
 1064 0084 BDF81A30 		ldrh	r3, [sp, #26]
  80:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 1065              		.loc 1 80 46 view .LVU277
 1066 0088 002B     		cmp	r3, #0
 1067 008a DCD1     		bne	.L57
 1068              	.LVL125:
 1069              	.L58:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1070              		.loc 1 86 5 is_stmt 1 view .LVU278
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1071              		.loc 1 86 5 view .LVU279
 1072 008c 474B     		ldr	r3, .L71+24
 1073 008e 53F82630 		ldr	r3, [r3, r6, lsl #2]
 1074 0092 D3F8AC30 		ldr	r3, [r3, #172]
 1075 0096 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1076 0098 A342     		cmp	r3, r4
 1077 009a 56D0     		beq	.L67
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1078              		.loc 1 86 5 discriminator 2 view .LVU280
  88:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, vlan_r
 1079              		.loc 1 88 5 discriminator 2 view .LVU281
 1080 009c 07AD     		add	r5, sp, #28
 1081 009e BDF84430 		ldrh	r3, [sp, #68]
 1082 00a2 2A46     		mov	r2, r5
 1083 00a4 0921     		movs	r1, #9
 1084 00a6 3020     		movs	r0, #48
 1085 00a8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1086              	.LVL126:
  89:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 1087              		.loc 1 89 5 discriminator 2 view .LVU282
 1088 00ac BDF84630 		ldrh	r3, [sp, #70]
 1089 00b0 2A46     		mov	r2, r5
 1090 00b2 0821     		movs	r1, #8
 1091 00b4 3020     		movs	r0, #48
 1092 00b6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1093              	.LVL127:
  91:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MIN_VID1_1f, &vlan_range_profilen, (vla
 1094              		.loc 1 91 5 discriminator 2 view .LVU283
 1095 00ba BDF84870 		ldrh	r7, [sp, #72]
 1096 00be FBB2     		uxtb	r3, r7
 1097 00c0 2A46     		mov	r2, r5
 1098 00c2 0721     		movs	r1, #7
 1099 00c4 3020     		movs	r0, #48
 1100 00c6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1101              	.LVL128:
  92:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, vlan_r
 1102              		.loc 1 92 5 discriminator 2 view .LVU284
 1103 00ca 3B0A     		lsrs	r3, r7, #8
 1104 00cc 2A46     		mov	r2, r5
 1105 00ce 0621     		movs	r1, #6
 1106 00d0 3020     		movs	r0, #48
 1107 00d2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1108              	.LVL129:
  93:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 1109              		.loc 1 93 5 discriminator 2 view .LVU285
 1110 00d6 BDF84A30 		ldrh	r3, [sp, #74]
 1111 00da 2A46     		mov	r2, r5
 1112 00dc 0521     		movs	r1, #5
 1113 00de 3020     		movs	r0, #48
 1114 00e0 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1115              	.LVL130:
  95:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, vlan
 1116              		.loc 1 95 5 discriminator 2 view .LVU286
 1117 00e4 BDF84C30 		ldrh	r3, [sp, #76]
 1118 00e8 2A46     		mov	r2, r5
 1119 00ea 0421     		movs	r1, #4
 1120 00ec 3020     		movs	r0, #48
 1121 00ee FFF7FEFF 		bl	hal_tbl_reg_field_set
 1122              	.LVL131:
  96:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, vlan
 1123              		.loc 1 96 5 discriminator 2 view .LVU287
 1124 00f2 BDF84E70 		ldrh	r7, [sp, #78]
 1125 00f6 07F00F03 		and	r3, r7, #15
 1126 00fa 2A46     		mov	r2, r5
 1127 00fc 0321     		movs	r1, #3
 1128 00fe 3020     		movs	r0, #48
 1129 0100 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1130              	.LVL132:
  97:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 1131              		.loc 1 97 5 discriminator 2 view .LVU288
 1132 0104 3B09     		lsrs	r3, r7, #4
 1133 0106 2A46     		mov	r2, r5
 1134 0108 0221     		movs	r1, #2
 1135 010a 3020     		movs	r0, #48
 1136 010c FFF7FEFF 		bl	hal_tbl_reg_field_set
 1137              	.LVL133:
  99:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, vlan_r
 1138              		.loc 1 99 5 discriminator 2 view .LVU289
 1139 0110 BDF85030 		ldrh	r3, [sp, #80]
 1140 0114 2A46     		mov	r2, r5
 1141 0116 0121     		movs	r1, #1
 1142 0118 3020     		movs	r0, #48
 1143 011a FFF7FEFF 		bl	hal_tbl_reg_field_set
 1144              	.LVL134:
 100:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1145              		.loc 1 100 5 discriminator 2 view .LVU290
 1146 011e BDF85230 		ldrh	r3, [sp, #82]
 1147 0122 2A46     		mov	r2, r5
 1148 0124 0021     		movs	r1, #0
 1149 0126 3020     		movs	r0, #48
 1150 0128 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1151              	.LVL135:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1152              		.loc 1 102 5 discriminator 2 view .LVU291
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1153              		.loc 1 102 5 discriminator 2 view .LVU292
 1154 012c 0095     		str	r5, [sp]
 1155 012e 0C23     		movs	r3, #12
 1156 0130 2246     		mov	r2, r4
 1157 0132 3021     		movs	r1, #48
 1158 0134 3046     		mov	r0, r6
 1159 0136 FFF7FEFF 		bl	hal_table_reg_write
 1160              	.LVL136:
 1161 013a 0546     		mov	r5, r0
 1162              	.LVL137:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1163              		.loc 1 102 5 is_stmt 0 discriminator 2 view .LVU293
 1164 013c 10F0FF03 		ands	r3, r0, #255
 1165 0140 11D1     		bne	.L68
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1166              		.loc 1 102 5 is_stmt 1 discriminator 2 view .LVU294
 104:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1167              		.loc 1 104 5 discriminator 2 view .LVU295
 104:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1168              		.loc 1 104 18 is_stmt 0 discriminator 2 view .LVU296
 1169 0142 159B     		ldr	r3, [sp, #84]
 1170 0144 1C70     		strb	r4, [r3]
 106:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1171              		.loc 1 106 5 is_stmt 1 discriminator 2 view .LVU297
 106:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1172              		.loc 1 106 12 is_stmt 0 discriminator 2 view .LVU298
 1173 0146 0020     		movs	r0, #0
 1174              	.LVL138:
 106:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1175              		.loc 1 106 12 discriminator 2 view .LVU299
 1176 0148 68E7     		b	.L52
 1177              	.LVL139:
 1178              	.L67:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1179              		.loc 1 86 5 is_stmt 1 discriminator 1 view .LVU300
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1180              		.loc 1 86 5 discriminator 1 view .LVU301
 1181 014a 124B     		ldr	r3, .L71
 1182 014c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1183 014e 012B     		cmp	r3, #1
 1184 0150 01D8     		bhi	.L69
 1185              	.L61:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1186              		.loc 1 86 5 discriminator 5 view .LVU302
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1187              		.loc 1 86 5 discriminator 5 view .LVU303
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1188              		.loc 1 86 5 discriminator 5 view .LVU304
 1189 0152 0820     		movs	r0, #8
 1190 0154 62E7     		b	.L52
 1191              	.L69:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1192              		.loc 1 86 5 discriminator 3 view .LVU305
 1193              	.LBB21:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1194              		.loc 1 86 5 discriminator 3 view .LVU306
 1195 0156 124B     		ldr	r3, .L71+12
 1196 0158 1A6A     		ldr	r2, [r3, #32]
 1197 015a 124B     		ldr	r3, .L71+16
 1198 015c 9968     		ldr	r1, [r3, #8]
 1199 015e 1448     		ldr	r0, .L71+28
 1200 0160 FFF7FEFF 		bl	osal_printf
 1201              	.LVL140:
 1202 0164 F5E7     		b	.L61
 1203              	.LVL141:
 1204              	.L68:
  86:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1205              		.loc 1 86 5 is_stmt 0 discriminator 3 view .LVU307
 1206              	.LBE21:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1207              		.loc 1 102 5 is_stmt 1 discriminator 1 view .LVU308
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1208              		.loc 1 102 5 discriminator 1 view .LVU309
 1209 0166 0B4A     		ldr	r2, .L71
 1210 0168 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1211 016a 012A     		cmp	r2, #1
 1212 016c 01D8     		bhi	.L70
 1213              	.LVL142:
 1214              	.L63:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1215              		.loc 1 102 5 discriminator 5 view .LVU310
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1216              		.loc 1 102 5 discriminator 5 view .LVU311
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1217              		.loc 1 102 5 discriminator 5 view .LVU312
 1218 016e E8B2     		uxtb	r0, r5
 1219 0170 54E7     		b	.L52
 1220              	.LVL143:
 1221              	.L70:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1222              		.loc 1 102 5 discriminator 3 view .LVU313
 1223              	.LBB22:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1224              		.loc 1 102 5 discriminator 3 view .LVU314
 1225 0172 142B     		cmp	r3, #20
 1226 0174 28BF     		it	cs
 1227 0176 1423     		movcs	r3, #20
 1228 0178 1A46     		mov	r2, r3
 1229 017a 074B     		ldr	r3, .L71+4
 1230 017c 0093     		str	r3, [sp]
 1231 017e 0D4B     		ldr	r3, .L71+32
 1232 0180 0749     		ldr	r1, .L71+12
 1233 0182 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1234 0186 0749     		ldr	r1, .L71+16
 1235 0188 8968     		ldr	r1, [r1, #8]
 1236 018a 0748     		ldr	r0, .L71+20
 1237              	.LVL144:
 102:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1238              		.loc 1 102 5 is_stmt 0 discriminator 3 view .LVU315
 1239 018c FFF7FEFF 		bl	osal_printf
 1240              	.LVL145:
 1241 0190 EDE7     		b	.L63
 1242              	.L72:
 1243 0192 00BF     		.align	2
 1244              	.L71:
 1245 0194 00000000 		.word	yt_debug_level
 1246 0198 00000000 		.word	__FUNCTION__.12
 1247 019c 00000000 		.word	.LC5
 1248 01a0 00000000 		.word	_yt_errmsg
 1249 01a4 00000000 		.word	_yt_prompt_msg
 1250 01a8 50000000 		.word	.LC1
 1251 01ac 00000000 		.word	gpSwitchUnit
 1252 01b0 00000000 		.word	.LC3
 1253 01b4 4C000000 		.word	.LC6
 1254              	.LBE22:
 1255              		.cfi_endproc
 1256              	.LFE5:
 1258              		.section	.text.fal_tiger_vlan_trans_rangeProfile_del,"ax",%progbits
 1259              		.align	1
 1260              		.global	fal_tiger_vlan_trans_rangeProfile_del
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	fal_tiger_vlan_trans_rangeProfile_del:
 1266              	.LVL146:
 1267              	.LFB7:
 140:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 141:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_rangeProfile_del(yt_unit_t unit, yt_profile_id_t profile_id)
 142:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 1268              		.loc 1 142 1 is_stmt 1 view -0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 16
 1271              		@ frame_needed = 0, uses_anonymous_args = 0
 1272              		.loc 1 142 1 is_stmt 0 view .LVU317
 1273 0000 70B5     		push	{r4, r5, r6, lr}
 1274              		.cfi_def_cfa_offset 16
 1275              		.cfi_offset 4, -16
 1276              		.cfi_offset 5, -12
 1277              		.cfi_offset 6, -8
 1278              		.cfi_offset 14, -4
 1279 0002 86B0     		sub	sp, sp, #24
 1280              		.cfi_def_cfa_offset 40
 143:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_range_profilen_t vlan_range_profilen;
 1281              		.loc 1 143 5 is_stmt 1 view .LVU318
 144:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 1282              		.loc 1 144 5 view .LVU319
 1283              	.LVL147:
 145:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(0 == profile_id, CMM_ERR_EXCEED_RANGE);
 1284              		.loc 1 146 5 view .LVU320
 1285              		.loc 1 146 5 view .LVU321
 1286 0004 B1B3     		cbz	r1, .L82
 1287 0006 0446     		mov	r4, r0
 1288 0008 0E46     		mov	r6, r1
 1289              		.loc 1 146 5 discriminator 2 view .LVU322
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1290              		.loc 1 147 5 discriminator 2 view .LVU323
 1291              		.loc 1 147 5 discriminator 2 view .LVU324
 1292 000a 334B     		ldr	r3, .L88
 1293 000c 53F82030 		ldr	r3, [r3, r0, lsl #2]
 1294 0010 D3F8AC30 		ldr	r3, [r3, #172]
 1295 0014 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1296 0016 8B42     		cmp	r3, r1
 1297 0018 3AD9     		bls	.L83
 1298              		.loc 1 147 5 discriminator 2 view .LVU325
 148:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 149:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID0f, &vlan_range_profilen, 0);
 1299              		.loc 1 149 5 discriminator 2 view .LVU326
 1300 001a 03AD     		add	r5, sp, #12
 1301 001c 0023     		movs	r3, #0
 1302 001e 2A46     		mov	r2, r5
 1303 0020 0821     		movs	r1, #8
 1304              	.LVL148:
 1305              		.loc 1 149 5 is_stmt 0 discriminator 2 view .LVU327
 1306 0022 3020     		movs	r0, #48
 1307              	.LVL149:
 1308              		.loc 1 149 5 discriminator 2 view .LVU328
 1309 0024 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1310              	.LVL150:
 150:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID1f, &vlan_range_profilen, 0);
 1311              		.loc 1 150 5 is_stmt 1 discriminator 2 view .LVU329
 1312 0028 0023     		movs	r3, #0
 1313 002a 2A46     		mov	r2, r5
 1314 002c 0521     		movs	r1, #5
 1315 002e 3020     		movs	r0, #48
 1316 0030 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1317              	.LVL151:
 151:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_0f, &vlan_range_profilen, 0);
 1318              		.loc 1 151 5 discriminator 2 view .LVU330
 1319 0034 0023     		movs	r3, #0
 1320 0036 2A46     		mov	r2, r5
 1321 0038 0321     		movs	r1, #3
 1322 003a 3020     		movs	r0, #48
 1323 003c FFF7FEFF 		bl	hal_tbl_reg_field_set
 1324              	.LVL152:
 152:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID2_1f, &vlan_range_profilen, 0);
 1325              		.loc 1 152 5 discriminator 2 view .LVU331
 1326 0040 0023     		movs	r3, #0
 1327 0042 2A46     		mov	r2, r5
 1328 0044 0221     		movs	r1, #2
 1329 0046 3020     		movs	r0, #48
 1330 0048 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1331              	.LVL153:
 153:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_RANGE_PROFILENm, VLAN_RANGE_PROFILEN_MAX_VID3f, &vlan_range_profilen, 0);
 1332              		.loc 1 153 5 discriminator 2 view .LVU332
 1333 004c 0023     		movs	r3, #0
 1334 004e 2A46     		mov	r2, r5
 1335 0050 1946     		mov	r1, r3
 1336 0052 3020     		movs	r0, #48
 1337 0054 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1338              	.LVL154:
 154:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_RANGE_PROFILENm, profile_id, sizeof(vlan_range_profile
 1339              		.loc 1 155 5 discriminator 2 view .LVU333
 1340              		.loc 1 155 5 discriminator 2 view .LVU334
 1341 0058 0095     		str	r5, [sp]
 1342 005a 0C23     		movs	r3, #12
 1343 005c 3246     		mov	r2, r6
 1344 005e 3021     		movs	r1, #48
 1345 0060 2046     		mov	r0, r4
 1346 0062 FFF7FEFF 		bl	hal_table_reg_write
 1347              	.LVL155:
 1348 0066 0446     		mov	r4, r0
 1349              	.LVL156:
 1350              		.loc 1 155 5 is_stmt 0 discriminator 2 view .LVU335
 1351 0068 10F0FF03 		ands	r3, r0, #255
 1352 006c 1ED1     		bne	.L84
 156:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 157:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 1353              		.loc 1 157 12 view .LVU336
 1354 006e 0020     		movs	r0, #0
 1355              	.LVL157:
 1356              	.L73:
 158:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1357              		.loc 1 158 1 view .LVU337
 1358 0070 06B0     		add	sp, sp, #24
 1359              		.cfi_remember_state
 1360              		.cfi_def_cfa_offset 16
 1361              		@ sp needed
 1362 0072 70BD     		pop	{r4, r5, r6, pc}
 1363              	.LVL158:
 1364              	.L82:
 1365              		.cfi_restore_state
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1366              		.loc 1 146 5 is_stmt 1 discriminator 1 view .LVU338
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1367              		.loc 1 146 5 discriminator 1 view .LVU339
 1368 0074 194B     		ldr	r3, .L88+4
 1369 0076 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1370 0078 012B     		cmp	r3, #1
 1371 007a 01D8     		bhi	.L85
 1372              	.LVL159:
 1373              	.L75:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1374              		.loc 1 146 5 discriminator 5 view .LVU340
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1375              		.loc 1 146 5 discriminator 5 view .LVU341
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1376              		.loc 1 146 5 discriminator 5 view .LVU342
 1377 007c 1120     		movs	r0, #17
 1378 007e F7E7     		b	.L73
 1379              	.LVL160:
 1380              	.L85:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1381              		.loc 1 146 5 discriminator 3 view .LVU343
 1382              	.LBB23:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1383              		.loc 1 146 5 discriminator 3 view .LVU344
 1384 0080 174B     		ldr	r3, .L88+8
 1385 0082 5A6C     		ldr	r2, [r3, #68]
 1386 0084 174B     		ldr	r3, .L88+12
 1387 0086 9968     		ldr	r1, [r3, #8]
 1388              	.LVL161:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1389              		.loc 1 146 5 is_stmt 0 discriminator 3 view .LVU345
 1390 0088 1748     		ldr	r0, .L88+16
 1391              	.LVL162:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1392              		.loc 1 146 5 discriminator 3 view .LVU346
 1393 008a FFF7FEFF 		bl	osal_printf
 1394              	.LVL163:
 1395 008e F5E7     		b	.L75
 1396              	.LVL164:
 1397              	.L83:
 146:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_EXCEED_RANGE);
 1398              		.loc 1 146 5 discriminator 3 view .LVU347
 1399              	.LBE23:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1400              		.loc 1 147 5 is_stmt 1 discriminator 1 view .LVU348
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1401              		.loc 1 147 5 discriminator 1 view .LVU349
 1402 0090 124B     		ldr	r3, .L88+4
 1403 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1404 0094 012B     		cmp	r3, #1
 1405 0096 01D8     		bhi	.L86
 1406              	.LVL165:
 1407              	.L78:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1408              		.loc 1 147 5 discriminator 5 view .LVU350
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1409              		.loc 1 147 5 discriminator 5 view .LVU351
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1410              		.loc 1 147 5 discriminator 5 view .LVU352
 1411 0098 1120     		movs	r0, #17
 1412 009a E9E7     		b	.L73
 1413              	.LVL166:
 1414              	.L86:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1415              		.loc 1 147 5 discriminator 3 view .LVU353
 1416              	.LBB24:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1417              		.loc 1 147 5 discriminator 3 view .LVU354
 1418 009c 104B     		ldr	r3, .L88+8
 1419 009e 5A6C     		ldr	r2, [r3, #68]
 1420 00a0 104B     		ldr	r3, .L88+12
 1421 00a2 9968     		ldr	r1, [r3, #8]
 1422              	.LVL167:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1423              		.loc 1 147 5 is_stmt 0 discriminator 3 view .LVU355
 1424 00a4 1048     		ldr	r0, .L88+16
 1425              	.LVL168:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1426              		.loc 1 147 5 discriminator 3 view .LVU356
 1427 00a6 FFF7FEFF 		bl	osal_printf
 1428              	.LVL169:
 1429 00aa F5E7     		b	.L78
 1430              	.LVL170:
 1431              	.L84:
 147:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1432              		.loc 1 147 5 discriminator 3 view .LVU357
 1433              	.LBE24:
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1434              		.loc 1 155 5 is_stmt 1 discriminator 1 view .LVU358
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1435              		.loc 1 155 5 discriminator 1 view .LVU359
 1436 00ac 0B4A     		ldr	r2, .L88+4
 1437 00ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1438 00b0 012A     		cmp	r2, #1
 1439 00b2 01D8     		bhi	.L87
 1440              	.LVL171:
 1441              	.L79:
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1442              		.loc 1 155 5 discriminator 5 view .LVU360
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1443              		.loc 1 155 5 discriminator 5 view .LVU361
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1444              		.loc 1 155 5 discriminator 5 view .LVU362
 1445 00b4 E0B2     		uxtb	r0, r4
 1446 00b6 DBE7     		b	.L73
 1447              	.LVL172:
 1448              	.L87:
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1449              		.loc 1 155 5 discriminator 3 view .LVU363
 1450              	.LBB25:
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1451              		.loc 1 155 5 discriminator 3 view .LVU364
 1452 00b8 142B     		cmp	r3, #20
 1453 00ba 28BF     		it	cs
 1454 00bc 1423     		movcs	r3, #20
 1455 00be 1A46     		mov	r2, r3
 1456 00c0 0A4B     		ldr	r3, .L88+20
 1457 00c2 0093     		str	r3, [sp]
 1458 00c4 0A4B     		ldr	r3, .L88+24
 1459 00c6 0649     		ldr	r1, .L88+8
 1460 00c8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1461 00cc 0549     		ldr	r1, .L88+12
 1462 00ce 8968     		ldr	r1, [r1, #8]
 1463 00d0 0848     		ldr	r0, .L88+28
 1464              	.LVL173:
 155:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1465              		.loc 1 155 5 is_stmt 0 discriminator 3 view .LVU365
 1466 00d2 FFF7FEFF 		bl	osal_printf
 1467              	.LVL174:
 1468 00d6 EDE7     		b	.L79
 1469              	.L89:
 1470              		.align	2
 1471              	.L88:
 1472 00d8 00000000 		.word	gpSwitchUnit
 1473 00dc 00000000 		.word	yt_debug_level
 1474 00e0 00000000 		.word	_yt_errmsg
 1475 00e4 00000000 		.word	_yt_prompt_msg
 1476 00e8 00000000 		.word	.LC3
 1477 00ec 00000000 		.word	__FUNCTION__.10
 1478 00f0 4C000000 		.word	.LC6
 1479 00f4 50000000 		.word	.LC1
 1480              	.LBE25:
 1481              		.cfi_endproc
 1482              	.LFE7:
 1484              		.section	.rodata.fal_tiger_vlan_trans_port_rangeProfileSel_set.str1.4,"aMS",%progbits,1
 1485              		.align	2
 1486              	.LC7:
 1487 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,46,macid,sizeof(tmpCtrl),&t"
 1487      7461626C 
 1487      655F7265 
 1487      675F7265 
 1487      61642875 
 1488 0033 6D704374 		.ascii	"mpCtrl)\000"
 1488      726C2900 
 1489 003b 00       		.align	2
 1490              	.LC8:
 1491 003c 68616C5F 		.ascii	"hal_table_reg_write(unit,46,macid,sizeof(tmpCtrl),&"
 1491      7461626C 
 1491      655F7265 
 1491      675F7772 
 1491      69746528 
 1492 006f 746D7043 		.ascii	"tmpCtrl)\000"
 1492      74726C29 
 1492      00
 1493              		.section	.text.fal_tiger_vlan_trans_port_rangeProfileSel_set,"ax",%progbits
 1494              		.align	1
 1495              		.global	fal_tiger_vlan_trans_port_rangeProfileSel_set
 1496              		.syntax unified
 1497              		.thumb
 1498              		.thumb_func
 1500              	fal_tiger_vlan_trans_port_rangeProfileSel_set:
 1501              	.LVL175:
 1502              	.LFB8:
 159:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 160:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_port_rangeProfileSel_set(yt_unit_t unit, yt_port_t  port, yt_profile
 161:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 1503              		.loc 1 161 1 is_stmt 1 view -0
 1504              		.cfi_startproc
 1505              		@ args = 0, pretend = 0, frame = 8
 1506              		@ frame_needed = 0, uses_anonymous_args = 0
 1507              		.loc 1 161 1 is_stmt 0 view .LVU367
 1508 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1509              		.cfi_def_cfa_offset 20
 1510              		.cfi_offset 4, -20
 1511              		.cfi_offset 5, -16
 1512              		.cfi_offset 6, -12
 1513              		.cfi_offset 7, -8
 1514              		.cfi_offset 14, -4
 1515 0002 85B0     		sub	sp, sp, #20
 1516              		.cfi_def_cfa_offset 40
 1517 0004 0546     		mov	r5, r0
 1518 0006 1646     		mov	r6, r2
 162:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     port_vlan_ctrl1n_t tmpCtrl;
 1519              		.loc 1 162 5 is_stmt 1 view .LVU368
 163:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 1520              		.loc 1 163 5 view .LVU369
 1521              	.LVL176:
 164:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 1522              		.loc 1 164 5 view .LVU370
 1523              		.loc 1 164 24 is_stmt 0 view .LVU371
 1524 0008 394B     		ldr	r3, .L107
 1525 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1526 000c 53B1     		cbz	r3, .L98
 1527              		.loc 1 164 24 discriminator 1 view .LVU372
 1528 000e 394B     		ldr	r3, .L107+4
 1529 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 1530 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 1531              	.LVL177:
 1532              		.loc 1 164 24 discriminator 1 view .LVU373
 1533 0016 8A42     		cmp	r2, r1
 1534 0018 1FD9     		bls	.L99
 1535              		.loc 1 164 24 discriminator 3 view .LVU374
 1536 001a 0631     		adds	r1, r1, #6
 1537              	.LVL178:
 1538              		.loc 1 164 24 discriminator 3 view .LVU375
 1539 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1540 0020 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 1541 0022 00E0     		b	.L91
 1542              	.LVL179:
 1543              	.L98:
 1544              		.loc 1 164 24 view .LVU376
 1545 0024 FF27     		movs	r7, #255
 1546              	.LVL180:
 1547              	.L91:
 165:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_MAX_VLAN_RANGE_PROFILE_NUM(unit) <= profile_id, CMM_ERR_INPUT);
 1548              		.loc 1 166 5 is_stmt 1 discriminator 6 view .LVU377
 1549              		.loc 1 166 5 discriminator 6 view .LVU378
 1550 0026 334B     		ldr	r3, .L107+4
 1551 0028 53F82530 		ldr	r3, [r3, r5, lsl #2]
 1552 002c D3F8AC30 		ldr	r3, [r3, #172]
 1553 0030 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1554 0032 B342     		cmp	r3, r6
 1555 0034 13D9     		bls	.L102
 1556              		.loc 1 166 5 discriminator 2 view .LVU379
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1557              		.loc 1 167 5 discriminator 2 view .LVU380
 1558              		.loc 1 167 5 discriminator 2 view .LVU381
 1559 0036 03AB     		add	r3, sp, #12
 1560 0038 0093     		str	r3, [sp]
 1561 003a 0423     		movs	r3, #4
 1562 003c 3A46     		mov	r2, r7
 1563 003e 2E21     		movs	r1, #46
 1564 0040 2846     		mov	r0, r5
 1565              	.LVL181:
 1566              		.loc 1 167 5 is_stmt 0 discriminator 2 view .LVU382
 1567 0042 FFF7FEFF 		bl	hal_table_reg_read
 1568              	.LVL182:
 1569 0046 0446     		mov	r4, r0
 1570              	.LVL183:
 1571              		.loc 1 167 5 discriminator 2 view .LVU383
 1572 0048 10F0FF03 		ands	r3, r0, #255
 1573 004c 26D0     		beq	.L95
 1574              		.loc 1 167 5 is_stmt 1 discriminator 1 view .LVU384
 1575              		.loc 1 167 5 discriminator 1 view .LVU385
 1576 004e 2A4A     		ldr	r2, .L107+8
 1577 0050 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1578 0052 012A     		cmp	r2, #1
 1579 0054 12D8     		bhi	.L103
 1580              	.LVL184:
 1581              	.L96:
 1582              		.loc 1 167 5 discriminator 5 view .LVU386
 1583              		.loc 1 167 5 discriminator 5 view .LVU387
 1584              		.loc 1 167 5 discriminator 5 view .LVU388
 1585 0056 E0B2     		uxtb	r0, r4
 1586 0058 06E0     		b	.L90
 1587              	.LVL185:
 1588              	.L99:
 164:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 1589              		.loc 1 164 24 is_stmt 0 view .LVU389
 1590 005a FF27     		movs	r7, #255
 1591 005c E3E7     		b	.L91
 1592              	.LVL186:
 1593              	.L102:
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1594              		.loc 1 166 5 is_stmt 1 discriminator 1 view .LVU390
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1595              		.loc 1 166 5 discriminator 1 view .LVU391
 1596 005e 264B     		ldr	r3, .L107+8
 1597 0060 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1598 0062 012B     		cmp	r3, #1
 1599 0064 02D8     		bhi	.L104
 1600              	.LVL187:
 1601              	.L93:
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1602              		.loc 1 166 5 discriminator 5 view .LVU392
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1603              		.loc 1 166 5 discriminator 5 view .LVU393
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1604              		.loc 1 166 5 discriminator 5 view .LVU394
 1605 0066 0520     		movs	r0, #5
 1606              	.LVL188:
 1607              	.L90:
 168:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 170:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 171:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 172:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1608              		.loc 1 172 1 is_stmt 0 view .LVU395
 1609 0068 05B0     		add	sp, sp, #20
 1610              		.cfi_remember_state
 1611              		.cfi_def_cfa_offset 20
 1612              		@ sp needed
 1613 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 1614              	.LVL189:
 1615              	.L104:
 1616              		.cfi_restore_state
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1617              		.loc 1 166 5 is_stmt 1 discriminator 3 view .LVU396
 1618              	.LBB26:
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1619              		.loc 1 166 5 discriminator 3 view .LVU397
 1620 006c 234B     		ldr	r3, .L107+12
 1621 006e 5A69     		ldr	r2, [r3, #20]
 1622 0070 234B     		ldr	r3, .L107+16
 1623 0072 9968     		ldr	r1, [r3, #8]
 1624 0074 2348     		ldr	r0, .L107+20
 1625              	.LVL190:
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1626              		.loc 1 166 5 is_stmt 0 discriminator 3 view .LVU398
 1627 0076 FFF7FEFF 		bl	osal_printf
 1628              	.LVL191:
 1629 007a F4E7     		b	.L93
 1630              	.LVL192:
 1631              	.L103:
 166:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1632              		.loc 1 166 5 discriminator 3 view .LVU399
 1633              	.LBE26:
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1634              		.loc 1 167 5 is_stmt 1 discriminator 3 view .LVU400
 1635              	.LBB27:
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1636              		.loc 1 167 5 discriminator 3 view .LVU401
 1637 007c 142B     		cmp	r3, #20
 1638 007e 28BF     		it	cs
 1639 0080 1423     		movcs	r3, #20
 1640 0082 1A46     		mov	r2, r3
 1641 0084 204B     		ldr	r3, .L107+24
 1642 0086 0093     		str	r3, [sp]
 1643 0088 204B     		ldr	r3, .L107+28
 1644 008a 1C49     		ldr	r1, .L107+12
 1645 008c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1646 0090 1B49     		ldr	r1, .L107+16
 1647 0092 8968     		ldr	r1, [r1, #8]
 1648 0094 1E48     		ldr	r0, .L107+32
 1649              	.LVL193:
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1650              		.loc 1 167 5 is_stmt 0 discriminator 3 view .LVU402
 1651 0096 FFF7FEFF 		bl	osal_printf
 1652              	.LVL194:
 1653 009a DCE7     		b	.L96
 1654              	.LVL195:
 1655              	.L95:
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1656              		.loc 1 167 5 discriminator 3 view .LVU403
 1657              	.LBE27:
 167:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1658              		.loc 1 167 5 is_stmt 1 discriminator 2 view .LVU404
 168:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1659              		.loc 1 168 5 discriminator 2 view .LVU405
 1660 009c 03AC     		add	r4, sp, #12
 1661 009e 3346     		mov	r3, r6
 1662 00a0 2246     		mov	r2, r4
 1663 00a2 0121     		movs	r1, #1
 1664 00a4 2E20     		movs	r0, #46
 1665              	.LVL196:
 168:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, profile_id)
 1666              		.loc 1 168 5 is_stmt 0 discriminator 2 view .LVU406
 1667 00a6 FFF7FEFF 		bl	hal_tbl_reg_field_set
 1668              	.LVL197:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1669              		.loc 1 169 5 is_stmt 1 discriminator 2 view .LVU407
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1670              		.loc 1 169 5 discriminator 2 view .LVU408
 1671 00aa 0094     		str	r4, [sp]
 1672 00ac 0423     		movs	r3, #4
 1673 00ae 3A46     		mov	r2, r7
 1674 00b0 2E21     		movs	r1, #46
 1675 00b2 2846     		mov	r0, r5
 1676 00b4 FFF7FEFF 		bl	hal_table_reg_write
 1677              	.LVL198:
 1678 00b8 0446     		mov	r4, r0
 1679              	.LVL199:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1680              		.loc 1 169 5 is_stmt 0 discriminator 2 view .LVU409
 1681 00ba 10F0FF03 		ands	r3, r0, #255
 1682 00be 01D1     		bne	.L105
 171:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1683              		.loc 1 171 12 view .LVU410
 1684 00c0 0020     		movs	r0, #0
 1685              	.LVL200:
 171:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1686              		.loc 1 171 12 view .LVU411
 1687 00c2 D1E7     		b	.L90
 1688              	.LVL201:
 1689              	.L105:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1690              		.loc 1 169 5 is_stmt 1 discriminator 1 view .LVU412
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1691              		.loc 1 169 5 discriminator 1 view .LVU413
 1692 00c4 0C4A     		ldr	r2, .L107+8
 1693 00c6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1694 00c8 012A     		cmp	r2, #1
 1695 00ca 01D8     		bhi	.L106
 1696              	.LVL202:
 1697              	.L97:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1698              		.loc 1 169 5 discriminator 5 view .LVU414
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1699              		.loc 1 169 5 discriminator 5 view .LVU415
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1700              		.loc 1 169 5 discriminator 5 view .LVU416
 1701 00cc E0B2     		uxtb	r0, r4
 1702 00ce CBE7     		b	.L90
 1703              	.LVL203:
 1704              	.L106:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1705              		.loc 1 169 5 discriminator 3 view .LVU417
 1706              	.LBB28:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1707              		.loc 1 169 5 discriminator 3 view .LVU418
 1708 00d0 142B     		cmp	r3, #20
 1709 00d2 28BF     		it	cs
 1710 00d4 1423     		movcs	r3, #20
 1711 00d6 1A46     		mov	r2, r3
 1712 00d8 0B4B     		ldr	r3, .L107+24
 1713 00da 0093     		str	r3, [sp]
 1714 00dc 0D4B     		ldr	r3, .L107+36
 1715 00de 0749     		ldr	r1, .L107+12
 1716 00e0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1717 00e4 0649     		ldr	r1, .L107+16
 1718 00e6 8968     		ldr	r1, [r1, #8]
 1719 00e8 0948     		ldr	r0, .L107+32
 1720              	.LVL204:
 169:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1721              		.loc 1 169 5 is_stmt 0 discriminator 3 view .LVU419
 1722 00ea FFF7FEFF 		bl	osal_printf
 1723              	.LVL205:
 1724 00ee EDE7     		b	.L97
 1725              	.L108:
 1726              		.align	2
 1727              	.L107:
 1728 00f0 00000000 		.word	gcal_inited
 1729 00f4 00000000 		.word	gpSwitchUnit
 1730 00f8 00000000 		.word	yt_debug_level
 1731 00fc 00000000 		.word	_yt_errmsg
 1732 0100 00000000 		.word	_yt_prompt_msg
 1733 0104 00000000 		.word	.LC3
 1734 0108 00000000 		.word	__FUNCTION__.9
 1735 010c 00000000 		.word	.LC7
 1736 0110 50000000 		.word	.LC1
 1737 0114 3C000000 		.word	.LC8
 1738              	.LBE28:
 1739              		.cfi_endproc
 1740              	.LFE8:
 1742              		.section	.text.fal_tiger_vlan_trans_port_rangeProfileSel_get,"ax",%progbits
 1743              		.align	1
 1744              		.global	fal_tiger_vlan_trans_port_rangeProfileSel_get
 1745              		.syntax unified
 1746              		.thumb
 1747              		.thumb_func
 1749              	fal_tiger_vlan_trans_port_rangeProfileSel_get:
 1750              	.LVL206:
 1751              	.LFB9:
 173:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 174:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_port_rangeProfileSel_get(yt_unit_t unit, yt_port_t  port, yt_profile
 175:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 1752              		.loc 1 175 1 is_stmt 1 view -0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 8
 1755              		@ frame_needed = 0, uses_anonymous_args = 0
 1756              		.loc 1 175 1 is_stmt 0 view .LVU421
 1757 0000 30B5     		push	{r4, r5, lr}
 1758              		.cfi_def_cfa_offset 12
 1759              		.cfi_offset 4, -12
 1760              		.cfi_offset 5, -8
 1761              		.cfi_offset 14, -4
 1762 0002 85B0     		sub	sp, sp, #20
 1763              		.cfi_def_cfa_offset 32
 1764 0004 1546     		mov	r5, r2
 176:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     port_vlan_ctrl1n_t tmpCtrl;
 1765              		.loc 1 176 5 is_stmt 1 view .LVU422
 177:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 1766              		.loc 1 177 5 view .LVU423
 1767              	.LVL207:
 178:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 1768              		.loc 1 178 5 view .LVU424
 1769              		.loc 1 178 24 is_stmt 0 view .LVU425
 1770 0006 1E4B     		ldr	r3, .L118
 1771 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1772 000a 53B1     		cbz	r3, .L114
 1773              		.loc 1 178 24 discriminator 1 view .LVU426
 1774 000c 1D4B     		ldr	r3, .L118+4
 1775 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 1776 0012 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 1777              	.LVL208:
 1778              		.loc 1 178 24 discriminator 1 view .LVU427
 1779 0014 8A42     		cmp	r2, r1
 1780 0016 16D9     		bls	.L115
 1781              		.loc 1 178 24 discriminator 3 view .LVU428
 1782 0018 0631     		adds	r1, r1, #6
 1783              	.LVL209:
 1784              		.loc 1 178 24 discriminator 3 view .LVU429
 1785 001a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1786 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1787 0020 00E0     		b	.L110
 1788              	.LVL210:
 1789              	.L114:
 1790              		.loc 1 178 24 view .LVU430
 1791 0022 FF22     		movs	r2, #255
 1792              	.LVL211:
 1793              	.L110:
 179:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1794              		.loc 1 180 5 is_stmt 1 discriminator 6 view .LVU431
 1795              		.loc 1 180 5 discriminator 6 view .LVU432
 1796 0024 03AB     		add	r3, sp, #12
 1797 0026 0093     		str	r3, [sp]
 1798 0028 0423     		movs	r3, #4
 1799 002a 2E21     		movs	r1, #46
 1800 002c FFF7FEFF 		bl	hal_table_reg_read
 1801              	.LVL212:
 1802              		.loc 1 180 5 is_stmt 0 discriminator 6 view .LVU433
 1803 0030 0446     		mov	r4, r0
 1804              	.LVL213:
 1805              		.loc 1 180 5 discriminator 6 view .LVU434
 1806 0032 10F0FF03 		ands	r3, r0, #255
 1807 0036 18D0     		beq	.L111
 1808              		.loc 1 180 5 is_stmt 1 discriminator 1 view .LVU435
 1809              		.loc 1 180 5 discriminator 1 view .LVU436
 1810 0038 134A     		ldr	r2, .L118+8
 1811 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1812 003c 012A     		cmp	r2, #1
 1813 003e 04D8     		bhi	.L117
 1814              	.LVL214:
 1815              	.L112:
 1816              		.loc 1 180 5 discriminator 5 view .LVU437
 1817              		.loc 1 180 5 discriminator 5 view .LVU438
 1818              		.loc 1 180 5 discriminator 5 view .LVU439
 1819 0040 E0B2     		uxtb	r0, r4
 1820              	.L109:
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 182:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 183:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 184:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1821              		.loc 1 184 1 is_stmt 0 view .LVU440
 1822 0042 05B0     		add	sp, sp, #20
 1823              		.cfi_remember_state
 1824              		.cfi_def_cfa_offset 12
 1825              		@ sp needed
 1826 0044 30BD     		pop	{r4, r5, pc}
 1827              	.LVL215:
 1828              	.L115:
 1829              		.cfi_restore_state
 178:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1830              		.loc 1 178 24 view .LVU441
 1831 0046 FF22     		movs	r2, #255
 1832 0048 ECE7     		b	.L110
 1833              	.LVL216:
 1834              	.L117:
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1835              		.loc 1 180 5 is_stmt 1 discriminator 3 view .LVU442
 1836              	.LBB29:
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1837              		.loc 1 180 5 discriminator 3 view .LVU443
 1838 004a 142B     		cmp	r3, #20
 1839 004c 28BF     		it	cs
 1840 004e 1423     		movcs	r3, #20
 1841 0050 1A46     		mov	r2, r3
 1842 0052 0E4B     		ldr	r3, .L118+12
 1843 0054 0093     		str	r3, [sp]
 1844 0056 0E4B     		ldr	r3, .L118+16
 1845 0058 0E49     		ldr	r1, .L118+20
 1846 005a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1847 005e 0E49     		ldr	r1, .L118+24
 1848 0060 8968     		ldr	r1, [r1, #8]
 1849 0062 0E48     		ldr	r0, .L118+28
 1850              	.LVL217:
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1851              		.loc 1 180 5 is_stmt 0 discriminator 3 view .LVU444
 1852 0064 FFF7FEFF 		bl	osal_printf
 1853              	.LVL218:
 1854 0068 EAE7     		b	.L112
 1855              	.LVL219:
 1856              	.L111:
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1857              		.loc 1 180 5 discriminator 3 view .LVU445
 1858              	.LBE29:
 180:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1859              		.loc 1 180 5 is_stmt 1 discriminator 2 view .LVU446
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1860              		.loc 1 181 5 discriminator 2 view .LVU447
 1861              	.LBB30:
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1862              		.loc 1 181 5 discriminator 2 view .LVU448
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1863              		.loc 1 181 5 discriminator 2 view .LVU449
 1864 006a 02AB     		add	r3, sp, #8
 1865 006c 03AA     		add	r2, sp, #12
 1866 006e 0121     		movs	r1, #1
 1867 0070 2E20     		movs	r0, #46
 1868              	.LVL220:
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1869              		.loc 1 181 5 is_stmt 0 discriminator 2 view .LVU450
 1870 0072 FFF7FEFF 		bl	hal_tbl_reg_field_get
 1871              	.LVL221:
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1872              		.loc 1 181 5 is_stmt 1 discriminator 2 view .LVU451
 1873 0076 029B     		ldr	r3, [sp, #8]
 1874 0078 2B70     		strb	r3, [r5]
 1875              	.LBE30:
 181:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_PROFILE_IDf, &tmpCtrl, pProfile_id
 1876              		.loc 1 181 5 discriminator 2 view .LVU452
 183:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1877              		.loc 1 183 5 discriminator 2 view .LVU453
 183:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1878              		.loc 1 183 12 is_stmt 0 discriminator 2 view .LVU454
 1879 007a 0020     		movs	r0, #0
 1880 007c E1E7     		b	.L109
 1881              	.L119:
 1882 007e 00BF     		.align	2
 1883              	.L118:
 1884 0080 00000000 		.word	gcal_inited
 1885 0084 00000000 		.word	gpSwitchUnit
 1886 0088 00000000 		.word	yt_debug_level
 1887 008c 00000000 		.word	__FUNCTION__.8
 1888 0090 00000000 		.word	.LC7
 1889 0094 00000000 		.word	_yt_errmsg
 1890 0098 00000000 		.word	_yt_prompt_msg
 1891 009c 50000000 		.word	.LC1
 1892              		.cfi_endproc
 1893              	.LFE9:
 1895              		.section	.text.fal_tiger_vlan_trans_mode_set,"ax",%progbits
 1896              		.align	1
 1897              		.global	fal_tiger_vlan_trans_mode_set
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1902              	fal_tiger_vlan_trans_mode_set:
 1903              	.LVL222:
 1904              	.LFB10:
 185:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 186:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_mode_set(yt_unit_t unit, yt_port_t  port, yt_vlan_range_trans_mode_t
 187:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 1905              		.loc 1 187 1 is_stmt 1 view -0
 1906              		.cfi_startproc
 1907              		@ args = 0, pretend = 0, frame = 8
 1908              		@ frame_needed = 0, uses_anonymous_args = 0
 1909              		.loc 1 187 1 is_stmt 0 view .LVU456
 1910 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1911              		.cfi_def_cfa_offset 20
 1912              		.cfi_offset 4, -20
 1913              		.cfi_offset 5, -16
 1914              		.cfi_offset 6, -12
 1915              		.cfi_offset 7, -8
 1916              		.cfi_offset 14, -4
 1917 0002 85B0     		sub	sp, sp, #20
 1918              		.cfi_def_cfa_offset 40
 1919 0004 0646     		mov	r6, r0
 1920 0006 1746     		mov	r7, r2
 188:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     port_vlan_ctrl1n_t tmpCtrl;
 1921              		.loc 1 188 5 is_stmt 1 view .LVU457
 189:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 1922              		.loc 1 189 5 view .LVU458
 1923              	.LVL223:
 190:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 1924              		.loc 1 190 5 view .LVU459
 1925              		.loc 1 190 24 is_stmt 0 view .LVU460
 1926 0008 2E4B     		ldr	r3, .L133
 1927 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1928 000c 53B1     		cbz	r3, .L126
 1929              		.loc 1 190 24 discriminator 1 view .LVU461
 1930 000e 2E4B     		ldr	r3, .L133+4
 1931 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 1932 0014 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 1933              	.LVL224:
 1934              		.loc 1 190 24 discriminator 1 view .LVU462
 1935 0016 8A42     		cmp	r2, r1
 1936 0018 18D9     		bls	.L127
 1937              		.loc 1 190 24 discriminator 3 view .LVU463
 1938 001a 0631     		adds	r1, r1, #6
 1939              	.LVL225:
 1940              		.loc 1 190 24 discriminator 3 view .LVU464
 1941 001c 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1942 0020 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 1943 0022 00E0     		b	.L121
 1944              	.LVL226:
 1945              	.L126:
 1946              		.loc 1 190 24 view .LVU465
 1947 0024 FF25     		movs	r5, #255
 1948              	.LVL227:
 1949              	.L121:
 191:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 1950              		.loc 1 192 5 is_stmt 1 discriminator 6 view .LVU466
 1951              		.loc 1 192 5 discriminator 6 view .LVU467
 1952 0026 03AB     		add	r3, sp, #12
 1953 0028 0093     		str	r3, [sp]
 1954 002a 0423     		movs	r3, #4
 1955 002c 2A46     		mov	r2, r5
 1956 002e 2E21     		movs	r1, #46
 1957 0030 3046     		mov	r0, r6
 1958              	.LVL228:
 1959              		.loc 1 192 5 is_stmt 0 discriminator 6 view .LVU468
 1960 0032 FFF7FEFF 		bl	hal_table_reg_read
 1961              	.LVL229:
 1962 0036 0446     		mov	r4, r0
 1963              	.LVL230:
 1964              		.loc 1 192 5 discriminator 6 view .LVU469
 1965 0038 10F0FF03 		ands	r3, r0, #255
 1966 003c 18D0     		beq	.L122
 1967              		.loc 1 192 5 is_stmt 1 discriminator 1 view .LVU470
 1968              		.loc 1 192 5 discriminator 1 view .LVU471
 1969 003e 234A     		ldr	r2, .L133+8
 1970 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1971 0042 012A     		cmp	r2, #1
 1972 0044 04D8     		bhi	.L130
 1973              	.LVL231:
 1974              	.L123:
 1975              		.loc 1 192 5 discriminator 5 view .LVU472
 1976              		.loc 1 192 5 discriminator 5 view .LVU473
 1977              		.loc 1 192 5 discriminator 5 view .LVU474
 1978 0046 E0B2     		uxtb	r0, r4
 1979              	.LVL232:
 1980              	.L120:
 193:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 195:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 196:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 197:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 1981              		.loc 1 197 1 is_stmt 0 view .LVU475
 1982 0048 05B0     		add	sp, sp, #20
 1983              		.cfi_remember_state
 1984              		.cfi_def_cfa_offset 20
 1985              		@ sp needed
 1986 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 1987              	.LVL233:
 1988              	.L127:
 1989              		.cfi_restore_state
 190:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 1990              		.loc 1 190 24 view .LVU476
 1991 004c FF25     		movs	r5, #255
 1992 004e EAE7     		b	.L121
 1993              	.LVL234:
 1994              	.L130:
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 1995              		.loc 1 192 5 is_stmt 1 discriminator 3 view .LVU477
 1996              	.LBB31:
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 1997              		.loc 1 192 5 discriminator 3 view .LVU478
 1998 0050 142B     		cmp	r3, #20
 1999 0052 28BF     		it	cs
 2000 0054 1423     		movcs	r3, #20
 2001 0056 1A46     		mov	r2, r3
 2002 0058 1D4B     		ldr	r3, .L133+12
 2003 005a 0093     		str	r3, [sp]
 2004 005c 1D4B     		ldr	r3, .L133+16
 2005 005e 1E49     		ldr	r1, .L133+20
 2006 0060 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2007 0064 1D49     		ldr	r1, .L133+24
 2008 0066 8968     		ldr	r1, [r1, #8]
 2009 0068 1D48     		ldr	r0, .L133+28
 2010              	.LVL235:
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 2011              		.loc 1 192 5 is_stmt 0 discriminator 3 view .LVU479
 2012 006a FFF7FEFF 		bl	osal_printf
 2013              	.LVL236:
 2014 006e EAE7     		b	.L123
 2015              	.LVL237:
 2016              	.L122:
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 2017              		.loc 1 192 5 discriminator 3 view .LVU480
 2018              	.LBE31:
 192:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 2019              		.loc 1 192 5 is_stmt 1 discriminator 2 view .LVU481
 193:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 2020              		.loc 1 193 5 discriminator 2 view .LVU482
 2021 0070 03AC     		add	r4, sp, #12
 2022 0072 3B46     		mov	r3, r7
 2023 0074 2246     		mov	r2, r4
 2024 0076 0021     		movs	r1, #0
 2025 0078 2E20     		movs	r0, #46
 2026              	.LVL238:
 193:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, rangeMode);
 2027              		.loc 1 193 5 is_stmt 0 discriminator 2 view .LVU483
 2028 007a FFF7FEFF 		bl	hal_tbl_reg_field_set
 2029              	.LVL239:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2030              		.loc 1 194 5 is_stmt 1 discriminator 2 view .LVU484
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2031              		.loc 1 194 5 discriminator 2 view .LVU485
 2032 007e 0094     		str	r4, [sp]
 2033 0080 0423     		movs	r3, #4
 2034 0082 2A46     		mov	r2, r5
 2035 0084 2E21     		movs	r1, #46
 2036 0086 3046     		mov	r0, r6
 2037 0088 FFF7FEFF 		bl	hal_table_reg_write
 2038              	.LVL240:
 2039 008c 0446     		mov	r4, r0
 2040              	.LVL241:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2041              		.loc 1 194 5 is_stmt 0 discriminator 2 view .LVU486
 2042 008e 10F0FF03 		ands	r3, r0, #255
 2043 0092 01D1     		bne	.L131
 196:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2044              		.loc 1 196 12 view .LVU487
 2045 0094 0020     		movs	r0, #0
 2046              	.LVL242:
 196:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2047              		.loc 1 196 12 view .LVU488
 2048 0096 D7E7     		b	.L120
 2049              	.LVL243:
 2050              	.L131:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2051              		.loc 1 194 5 is_stmt 1 discriminator 1 view .LVU489
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2052              		.loc 1 194 5 discriminator 1 view .LVU490
 2053 0098 0C4A     		ldr	r2, .L133+8
 2054 009a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2055 009c 012A     		cmp	r2, #1
 2056 009e 01D8     		bhi	.L132
 2057              	.LVL244:
 2058              	.L125:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2059              		.loc 1 194 5 discriminator 5 view .LVU491
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2060              		.loc 1 194 5 discriminator 5 view .LVU492
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2061              		.loc 1 194 5 discriminator 5 view .LVU493
 2062 00a0 E0B2     		uxtb	r0, r4
 2063 00a2 D1E7     		b	.L120
 2064              	.LVL245:
 2065              	.L132:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2066              		.loc 1 194 5 discriminator 3 view .LVU494
 2067              	.LBB32:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2068              		.loc 1 194 5 discriminator 3 view .LVU495
 2069 00a4 142B     		cmp	r3, #20
 2070 00a6 28BF     		it	cs
 2071 00a8 1423     		movcs	r3, #20
 2072 00aa 1A46     		mov	r2, r3
 2073 00ac 084B     		ldr	r3, .L133+12
 2074 00ae 0093     		str	r3, [sp]
 2075 00b0 0C4B     		ldr	r3, .L133+32
 2076 00b2 0949     		ldr	r1, .L133+20
 2077 00b4 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2078 00b8 0849     		ldr	r1, .L133+24
 2079 00ba 8968     		ldr	r1, [r1, #8]
 2080 00bc 0848     		ldr	r0, .L133+28
 2081              	.LVL246:
 194:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2082              		.loc 1 194 5 is_stmt 0 discriminator 3 view .LVU496
 2083 00be FFF7FEFF 		bl	osal_printf
 2084              	.LVL247:
 2085 00c2 EDE7     		b	.L125
 2086              	.L134:
 2087              		.align	2
 2088              	.L133:
 2089 00c4 00000000 		.word	gcal_inited
 2090 00c8 00000000 		.word	gpSwitchUnit
 2091 00cc 00000000 		.word	yt_debug_level
 2092 00d0 00000000 		.word	__FUNCTION__.7
 2093 00d4 00000000 		.word	.LC7
 2094 00d8 00000000 		.word	_yt_errmsg
 2095 00dc 00000000 		.word	_yt_prompt_msg
 2096 00e0 50000000 		.word	.LC1
 2097 00e4 3C000000 		.word	.LC8
 2098              	.LBE32:
 2099              		.cfi_endproc
 2100              	.LFE10:
 2102              		.section	.text.fal_tiger_vlan_trans_mode_get,"ax",%progbits
 2103              		.align	1
 2104              		.global	fal_tiger_vlan_trans_mode_get
 2105              		.syntax unified
 2106              		.thumb
 2107              		.thumb_func
 2109              	fal_tiger_vlan_trans_mode_get:
 2110              	.LVL248:
 2111              	.LFB11:
 198:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 199:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_trans_mode_get(yt_unit_t unit, yt_port_t  port, yt_vlan_range_trans_mode_t
 200:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 2112              		.loc 1 200 1 is_stmt 1 view -0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 8
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
 2116              		.loc 1 200 1 is_stmt 0 view .LVU498
 2117 0000 30B5     		push	{r4, r5, lr}
 2118              		.cfi_def_cfa_offset 12
 2119              		.cfi_offset 4, -12
 2120              		.cfi_offset 5, -8
 2121              		.cfi_offset 14, -4
 2122 0002 85B0     		sub	sp, sp, #20
 2123              		.cfi_def_cfa_offset 32
 2124 0004 1546     		mov	r5, r2
 201:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     port_vlan_ctrl1n_t tmpCtrl;
 2125              		.loc 1 201 5 is_stmt 1 view .LVU499
 202:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 2126              		.loc 1 202 5 view .LVU500
 2127              	.LVL249:
 203:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_macid_t macid = CAL_YTP_TO_MAC(unit, port);
 2128              		.loc 1 203 5 view .LVU501
 2129              		.loc 1 203 24 is_stmt 0 view .LVU502
 2130 0006 1E4B     		ldr	r3, .L144
 2131 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2132 000a 53B1     		cbz	r3, .L140
 2133              		.loc 1 203 24 discriminator 1 view .LVU503
 2134 000c 1D4B     		ldr	r3, .L144+4
 2135 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2136 0012 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 2137              	.LVL250:
 2138              		.loc 1 203 24 discriminator 1 view .LVU504
 2139 0014 8A42     		cmp	r2, r1
 2140 0016 16D9     		bls	.L141
 2141              		.loc 1 203 24 discriminator 3 view .LVU505
 2142 0018 0631     		adds	r1, r1, #6
 2143              	.LVL251:
 2144              		.loc 1 203 24 discriminator 3 view .LVU506
 2145 001a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2146 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2147 0020 00E0     		b	.L136
 2148              	.LVL252:
 2149              	.L140:
 2150              		.loc 1 203 24 view .LVU507
 2151 0022 FF22     		movs	r2, #255
 2152              	.LVL253:
 2153              	.L136:
 204:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, PORT_VLAN_CTRL1Nm, macid, sizeof(tmpCtrl), &tmpCtrl), ret);
 2154              		.loc 1 205 5 is_stmt 1 discriminator 6 view .LVU508
 2155              		.loc 1 205 5 discriminator 6 view .LVU509
 2156 0024 03AB     		add	r3, sp, #12
 2157 0026 0093     		str	r3, [sp]
 2158 0028 0423     		movs	r3, #4
 2159 002a 2E21     		movs	r1, #46
 2160 002c FFF7FEFF 		bl	hal_table_reg_read
 2161              	.LVL254:
 2162              		.loc 1 205 5 is_stmt 0 discriminator 6 view .LVU510
 2163 0030 0446     		mov	r4, r0
 2164              	.LVL255:
 2165              		.loc 1 205 5 discriminator 6 view .LVU511
 2166 0032 10F0FF03 		ands	r3, r0, #255
 2167 0036 18D0     		beq	.L137
 2168              		.loc 1 205 5 is_stmt 1 discriminator 1 view .LVU512
 2169              		.loc 1 205 5 discriminator 1 view .LVU513
 2170 0038 134A     		ldr	r2, .L144+8
 2171 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2172 003c 012A     		cmp	r2, #1
 2173 003e 04D8     		bhi	.L143
 2174              	.LVL256:
 2175              	.L138:
 2176              		.loc 1 205 5 discriminator 5 view .LVU514
 2177              		.loc 1 205 5 discriminator 5 view .LVU515
 2178              		.loc 1 205 5 discriminator 5 view .LVU516
 2179 0040 E0B2     		uxtb	r0, r4
 2180              	.L135:
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 207:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 208:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 209:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2181              		.loc 1 209 1 is_stmt 0 view .LVU517
 2182 0042 05B0     		add	sp, sp, #20
 2183              		.cfi_remember_state
 2184              		.cfi_def_cfa_offset 12
 2185              		@ sp needed
 2186 0044 30BD     		pop	{r4, r5, pc}
 2187              	.LVL257:
 2188              	.L141:
 2189              		.cfi_restore_state
 203:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 2190              		.loc 1 203 24 view .LVU518
 2191 0046 FF22     		movs	r2, #255
 2192 0048 ECE7     		b	.L136
 2193              	.LVL258:
 2194              	.L143:
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2195              		.loc 1 205 5 is_stmt 1 discriminator 3 view .LVU519
 2196              	.LBB33:
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2197              		.loc 1 205 5 discriminator 3 view .LVU520
 2198 004a 142B     		cmp	r3, #20
 2199 004c 28BF     		it	cs
 2200 004e 1423     		movcs	r3, #20
 2201 0050 1A46     		mov	r2, r3
 2202 0052 0E4B     		ldr	r3, .L144+12
 2203 0054 0093     		str	r3, [sp]
 2204 0056 0E4B     		ldr	r3, .L144+16
 2205 0058 0E49     		ldr	r1, .L144+20
 2206 005a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2207 005e 0E49     		ldr	r1, .L144+24
 2208 0060 8968     		ldr	r1, [r1, #8]
 2209 0062 0E48     		ldr	r0, .L144+28
 2210              	.LVL259:
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2211              		.loc 1 205 5 is_stmt 0 discriminator 3 view .LVU521
 2212 0064 FFF7FEFF 		bl	osal_printf
 2213              	.LVL260:
 2214 0068 EAE7     		b	.L138
 2215              	.LVL261:
 2216              	.L137:
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2217              		.loc 1 205 5 discriminator 3 view .LVU522
 2218              	.LBE33:
 205:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2219              		.loc 1 205 5 is_stmt 1 discriminator 2 view .LVU523
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2220              		.loc 1 206 5 discriminator 2 view .LVU524
 2221              	.LBB34:
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2222              		.loc 1 206 5 discriminator 2 view .LVU525
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2223              		.loc 1 206 5 discriminator 2 view .LVU526
 2224 006a 02AB     		add	r3, sp, #8
 2225 006c 03AA     		add	r2, sp, #12
 2226 006e 0021     		movs	r1, #0
 2227 0070 2E20     		movs	r0, #46
 2228              	.LVL262:
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2229              		.loc 1 206 5 is_stmt 0 discriminator 2 view .LVU527
 2230 0072 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2231              	.LVL263:
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2232              		.loc 1 206 5 is_stmt 1 discriminator 2 view .LVU528
 2233 0076 029B     		ldr	r3, [sp, #8]
 2234 0078 2B70     		strb	r3, [r5]
 2235              	.LBE34:
 206:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(PORT_VLAN_CTRL1Nm, PORT_VLAN_CTRL1N_VLAN_RANGE_MODEf, &tmpCtrl, pRangeMode);
 2236              		.loc 1 206 5 discriminator 2 view .LVU529
 208:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2237              		.loc 1 208 5 discriminator 2 view .LVU530
 208:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2238              		.loc 1 208 12 is_stmt 0 discriminator 2 view .LVU531
 2239 007a 0020     		movs	r0, #0
 2240 007c E1E7     		b	.L135
 2241              	.L145:
 2242 007e 00BF     		.align	2
 2243              	.L144:
 2244 0080 00000000 		.word	gcal_inited
 2245 0084 00000000 		.word	gpSwitchUnit
 2246 0088 00000000 		.word	yt_debug_level
 2247 008c 00000000 		.word	__FUNCTION__.6
 2248 0090 00000000 		.word	.LC7
 2249 0094 00000000 		.word	_yt_errmsg
 2250 0098 00000000 		.word	_yt_prompt_msg
 2251 009c 50000000 		.word	.LC1
 2252              		.cfi_endproc
 2253              	.LFE11:
 2255              		.section	.rodata.fal_tiger_vlan_igr_trans_table_add.str1.4,"aMS",%progbits,1
 2256              		.align	2
 2257              	.LC9:
 2258 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,51,entry_idx,sizeof(vlan_xl"
 2258      7461626C 
 2258      655F7265 
 2258      675F7265 
 2258      61642875 
 2259 0033 6174655F 		.ascii	"ate_tbl_t),&entry)\000"
 2259      74626C5F 
 2259      74292C26 
 2259      656E7472 
 2259      792900
 2260 0046 0000     		.align	2
 2261              	.LC10:
 2262 0048 68616C5F 		.ascii	"hal_table_reg_write(unit,51,entry_idx,sizeof(vlan_x"
 2262      7461626C 
 2262      655F7265 
 2262      675F7772 
 2262      69746528 
 2263 007b 6C617465 		.ascii	"late_tbl_t),&entry)\000"
 2263      5F74626C 
 2263      5F74292C 
 2263      26656E74 
 2263      72792900 
 2264 008f 00       		.align	2
 2265              	.LC11:
 2266 0090 68616C5F 		.ascii	"hal_table_reg_write(unit,50,entry_idx,sizeof(vlan_x"
 2266      7461626C 
 2266      655F7265 
 2266      675F7772 
 2266      69746528 
 2267 00c3 6C617465 		.ascii	"late_action_tbl_t),&entry_action)\000"
 2267      5F616374 
 2267      696F6E5F 
 2267      74626C5F 
 2267      74292C26 
 2268              		.section	.text.fal_tiger_vlan_igr_trans_table_add,"ax",%progbits
 2269              		.align	1
 2270              		.global	fal_tiger_vlan_igr_trans_table_add
 2271              		.syntax unified
 2272              		.thumb
 2273              		.thumb_func
 2275              	fal_tiger_vlan_igr_trans_table_add:
 2276              	.LVL264:
 2277              	.LFB12:
 210:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 211:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_igr_trans_table_add(yt_unit_t unit, yt_vlan_trans_tbl_t *pRuleTbl,  yt_vla
 212:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 2278              		.loc 1 212 1 is_stmt 1 view -0
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 24
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		.loc 1 212 1 is_stmt 0 view .LVU533
 2283 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2284              		.cfi_def_cfa_offset 28
 2285              		.cfi_offset 4, -28
 2286              		.cfi_offset 5, -24
 2287              		.cfi_offset 6, -20
 2288              		.cfi_offset 7, -16
 2289              		.cfi_offset 8, -12
 2290              		.cfi_offset 9, -8
 2291              		.cfi_offset 14, -4
 2292 0004 89B0     		sub	sp, sp, #36
 2293              		.cfi_def_cfa_offset 64
 2294 0006 0646     		mov	r6, r0
 2295 0008 8946     		mov	r9, r1
 2296 000a 9046     		mov	r8, r2
 2297 000c 1F46     		mov	r7, r3
 213:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_xlate_tbl_t entry;
 2298              		.loc 1 213 5 is_stmt 1 view .LVU534
 214:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_xlate_action_tbl_t entry_action;
 2299              		.loc 1 214 5 view .LVU535
 215:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 2300              		.loc 1 215 5 view .LVU536
 2301              	.LVL265:
 216:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t  macmask;
 2302              		.loc 1 216 5 view .LVU537
 217:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t  portmask;
 2303              		.loc 1 217 5 view .LVU538
 218:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_trans_tbl_id_t entry_idx;
 2304              		.loc 1 218 5 view .LVU539
 219:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t valid = 0;
 2305              		.loc 1 219 5 view .LVU540
 220:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpPortmask;
 2306              		.loc 1 220 5 view .LVU541
 221:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     for(entry_idx = 0; entry_idx < CAL_VLAN_XLATE_ENTRY_NUM(unit); entry_idx++)
 2307              		.loc 1 222 5 view .LVU542
 2308              		.loc 1 222 19 is_stmt 0 view .LVU543
 2309 000e 0024     		movs	r4, #0
 2310              		.loc 1 222 5 view .LVU544
 2311 0010 19E0     		b	.L147
 2312              	.LVL266:
 2313              	.L167:
 223:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_idx, sizeof(vlan_xlate_tbl_t), &e
 2314              		.loc 1 224 9 is_stmt 1 discriminator 1 view .LVU545
 2315              		.loc 1 224 9 discriminator 1 view .LVU546
 2316 0012 A24A     		ldr	r2, .L174
 2317 0014 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2318 0016 012A     		cmp	r2, #1
 2319 0018 03D8     		bhi	.L166
 2320              	.LVL267:
 2321              	.L149:
 2322              		.loc 1 224 9 discriminator 5 view .LVU547
 2323              		.loc 1 224 9 discriminator 5 view .LVU548
 2324              		.loc 1 224 9 discriminator 5 view .LVU549
 2325 001a E8B2     		uxtb	r0, r5
 2326              	.LVL268:
 2327              	.L146:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, &tmpPortmask);
 227:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 228:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 229:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             break;
 230:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 231:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_XLATE_ENTRY_NUM(unit) == entry_idx, CMM_ERR_TABLE_FULL);
 233:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 234:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     portmask.portbits[0] = pRuleTbl->valid_port_mask;
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 236:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 237:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, (pRuleTbl->svid&0x1));
 238:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, (pRuleTbl->svid>>1));
 239:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_INCLf, &entry, pRuleTbl->svid_valid);
 240:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, pRuleTbl->stag_format);
 241:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMT_INCLf, &entry, pRuleTbl->stag_format_val
 242:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, pRuleTbl->cvid);
 243:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, pRuleTbl->cvid_valid);
 244:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, pRuleTbl->ctag_format);
 245:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, pRuleTbl->ctag_format_val
 246:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits[0]);
 247:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_XLATE_TBLm, entry_idx, sizeof(vlan_xlate_tbl_t), &entr
 249:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 250:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, pAction->
 251:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, pAction
 252:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, pAction
 253:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, pAction->
 254:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, pAction->
 255:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_XLATE_ACTION_TBLm, entry_idx, sizeof(vlan_xlate_action
 257:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 258:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     *pEntry_id = entry_idx;
 259:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 260:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 261:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2328              		.loc 1 261 1 is_stmt 0 view .LVU550
 2329 001c 09B0     		add	sp, sp, #36
 2330              		.cfi_remember_state
 2331              		.cfi_def_cfa_offset 28
 2332              		@ sp needed
 2333 001e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2334              	.LVL269:
 2335              	.L166:
 2336              		.cfi_restore_state
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2337              		.loc 1 224 9 is_stmt 1 discriminator 3 view .LVU551
 2338              	.LBB35:
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2339              		.loc 1 224 9 discriminator 3 view .LVU552
 2340 0022 142B     		cmp	r3, #20
 2341 0024 28BF     		it	cs
 2342 0026 1423     		movcs	r3, #20
 2343 0028 1A46     		mov	r2, r3
 2344 002a 9D4B     		ldr	r3, .L174+4
 2345 002c 0093     		str	r3, [sp]
 2346 002e 9D4B     		ldr	r3, .L174+8
 2347 0030 9D49     		ldr	r1, .L174+12
 2348 0032 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2349 0036 9D49     		ldr	r1, .L174+16
 2350 0038 8968     		ldr	r1, [r1, #8]
 2351 003a 9D48     		ldr	r0, .L174+20
 2352              	.LVL270:
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2353              		.loc 1 224 9 is_stmt 0 discriminator 3 view .LVU553
 2354 003c FFF7FEFF 		bl	osal_printf
 2355              	.LVL271:
 2356 0040 EBE7     		b	.L149
 2357              	.LVL272:
 2358              	.L151:
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2359              		.loc 1 224 9 discriminator 3 view .LVU554
 2360              	.LBE35:
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 2361              		.loc 1 222 77 is_stmt 1 discriminator 2 view .LVU555
 2362 0042 0134     		adds	r4, r4, #1
 2363              	.LVL273:
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 2364              		.loc 1 222 77 is_stmt 0 discriminator 2 view .LVU556
 2365 0044 A4B2     		uxth	r4, r4
 2366              	.LVL274:
 2367              	.L147:
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 2368              		.loc 1 222 34 is_stmt 1 discriminator 1 view .LVU557
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 2369              		.loc 1 222 36 is_stmt 0 discriminator 1 view .LVU558
 2370 0046 9B4B     		ldr	r3, .L174+24
 2371 0048 53F82630 		ldr	r3, [r3, r6, lsl #2]
 2372 004c D3F8AC00 		ldr	r0, [r3, #172]
 2373 0050 8079     		ldrb	r0, [r0, #6]	@ zero_extendqisi2
 222:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 2374              		.loc 1 222 34 discriminator 1 view .LVU559
 2375 0052 A042     		cmp	r0, r4
 2376 0054 1DD9     		bls	.L152
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2377              		.loc 1 224 9 is_stmt 1 view .LVU560
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2378              		.loc 1 224 9 view .LVU561
 2379 0056 06AB     		add	r3, sp, #24
 2380 0058 0093     		str	r3, [sp]
 2381 005a 0823     		movs	r3, #8
 2382 005c 2246     		mov	r2, r4
 2383 005e 3321     		movs	r1, #51
 2384 0060 3046     		mov	r0, r6
 2385 0062 FFF7FEFF 		bl	hal_table_reg_read
 2386              	.LVL275:
 2387 0066 0546     		mov	r5, r0
 2388              	.LVL276:
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2389              		.loc 1 224 9 is_stmt 0 view .LVU562
 2390 0068 10F0FF03 		ands	r3, r0, #255
 2391 006c D1D1     		bne	.L167
 224:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2392              		.loc 1 224 9 is_stmt 1 discriminator 2 view .LVU563
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2393              		.loc 1 225 9 discriminator 2 view .LVU564
 2394              	.LBB36:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2395              		.loc 1 225 9 discriminator 2 view .LVU565
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2396              		.loc 1 225 9 discriminator 2 view .LVU566
 2397 006e 02AB     		add	r3, sp, #8
 2398 0070 06AA     		add	r2, sp, #24
 2399 0072 0021     		movs	r1, #0
 2400 0074 3320     		movs	r0, #51
 2401              	.LVL277:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2402              		.loc 1 225 9 is_stmt 0 discriminator 2 view .LVU567
 2403 0076 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2404              	.LVL278:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2405              		.loc 1 225 9 is_stmt 1 discriminator 2 view .LVU568
 2406 007a 029D     		ldr	r5, [sp, #8]
 2407              	.LVL279:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2408              		.loc 1 225 9 is_stmt 0 discriminator 2 view .LVU569
 2409              	.LBE36:
 225:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2410              		.loc 1 225 9 is_stmt 1 discriminator 2 view .LVU570
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2411              		.loc 1 226 9 discriminator 2 view .LVU571
 2412              	.LBB37:
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2413              		.loc 1 226 9 discriminator 2 view .LVU572
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2414              		.loc 1 226 9 discriminator 2 view .LVU573
 2415 007c 02AB     		add	r3, sp, #8
 2416 007e 06AA     		add	r2, sp, #24
 2417 0080 0A21     		movs	r1, #10
 2418 0082 3320     		movs	r0, #51
 2419 0084 FFF7FEFF 		bl	hal_tbl_reg_field_get
 2420              	.LVL280:
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2421              		.loc 1 226 9 discriminator 2 view .LVU574
 2422 0088 029B     		ldr	r3, [sp, #8]
 2423              	.LVL281:
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2424              		.loc 1 226 9 is_stmt 0 discriminator 2 view .LVU575
 2425              	.LBE37:
 226:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 2426              		.loc 1 226 9 is_stmt 1 discriminator 2 view .LVU576
 227:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 2427              		.loc 1 227 9 discriminator 2 view .LVU577
 227:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 2428              		.loc 1 227 12 is_stmt 0 discriminator 2 view .LVU578
 2429 008a 002D     		cmp	r5, #0
 2430 008c D9D1     		bne	.L151
 227:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 2431              		.loc 1 227 20 discriminator 1 view .LVU579
 2432 008e 002B     		cmp	r3, #0
 2433 0090 D7D1     		bne	.L151
 2434              	.LVL282:
 2435              	.L152:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2436              		.loc 1 232 5 is_stmt 1 view .LVU580
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2437              		.loc 1 232 5 view .LVU581
 2438 0092 884B     		ldr	r3, .L174+24
 2439 0094 53F82610 		ldr	r1, [r3, r6, lsl #2]
 2440 0098 D1F8AC30 		ldr	r3, [r1, #172]
 2441 009c 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 2442 009e A342     		cmp	r3, r4
 2443 00a0 05D0     		beq	.L168
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2444              		.loc 1 232 5 discriminator 2 view .LVU582
 234:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 2445              		.loc 1 234 5 discriminator 2 view .LVU583
 234:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 2446              		.loc 1 234 36 is_stmt 0 discriminator 2 view .LVU584
 2447 00a2 B9F80C50 		ldrh	r5, [r9, #12]
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2448              		.loc 1 235 5 is_stmt 1 discriminator 2 view .LVU585
 2449              	.LBB38:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2450              		.loc 1 235 5 discriminator 2 view .LVU586
 2451              	.LVL283:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2452              		.loc 1 235 5 discriminator 2 view .LVU587
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2453              		.loc 1 235 5 discriminator 2 view .LVU588
 2454              	.LBB39:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2455              		.loc 1 235 5 discriminator 2 view .LVU589
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2456              		.loc 1 235 5 discriminator 2 view .LVU590
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2457              		.loc 1 235 5 is_stmt 0 discriminator 2 view .LVU591
 2458 00a6 0023     		movs	r3, #0
 2459              	.LVL284:
 2460              	.L156:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2461              		.loc 1 235 5 is_stmt 1 discriminator 1 view .LVU592
 2462 00a8 7BB1     		cbz	r3, .L157
 2463              	.LBE39:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2464              		.loc 1 235 5 is_stmt 0 view .LVU593
 2465 00aa 0023     		movs	r3, #0
 2466              	.LVL285:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2467              		.loc 1 235 5 view .LVU594
 2468 00ac 18E0     		b	.L158
 2469              	.LVL286:
 2470              	.L168:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2471              		.loc 1 235 5 view .LVU595
 2472              	.LBE38:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2473              		.loc 1 232 5 is_stmt 1 discriminator 1 view .LVU596
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2474              		.loc 1 232 5 discriminator 1 view .LVU597
 2475 00ae 7B4B     		ldr	r3, .L174
 2476 00b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2477 00b2 012B     		cmp	r3, #1
 2478 00b4 01D8     		bhi	.L169
 2479              	.L155:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2480              		.loc 1 232 5 discriminator 5 view .LVU598
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2481              		.loc 1 232 5 discriminator 5 view .LVU599
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2482              		.loc 1 232 5 discriminator 5 view .LVU600
 2483 00b6 0820     		movs	r0, #8
 2484 00b8 B0E7     		b	.L146
 2485              	.L169:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2486              		.loc 1 232 5 discriminator 3 view .LVU601
 2487              	.LBB43:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2488              		.loc 1 232 5 discriminator 3 view .LVU602
 2489 00ba 7B4B     		ldr	r3, .L174+12
 2490 00bc 1A6A     		ldr	r2, [r3, #32]
 2491 00be 7B4B     		ldr	r3, .L174+16
 2492 00c0 9968     		ldr	r1, [r3, #8]
 2493 00c2 7D48     		ldr	r0, .L174+28
 2494 00c4 FFF7FEFF 		bl	osal_printf
 2495              	.LVL287:
 2496 00c8 F5E7     		b	.L155
 2497              	.LVL288:
 2498              	.L157:
 232:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2499              		.loc 1 232 5 is_stmt 0 discriminator 3 view .LVU603
 2500              	.LBE43:
 2501              	.LBB44:
 2502              	.LBB40:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2503              		.loc 1 235 5 is_stmt 1 discriminator 3 view .LVU604
 2504 00ca 08AA     		add	r2, sp, #32
 2505 00cc 02EB8302 		add	r2, r2, r3, lsl #2
 2506 00d0 0020     		movs	r0, #0
 2507 00d2 42F8140C 		str	r0, [r2, #-20]
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2508              		.loc 1 235 5 discriminator 3 view .LVU605
 2509 00d6 0133     		adds	r3, r3, #1
 2510              	.LVL289:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2511              		.loc 1 235 5 is_stmt 0 discriminator 3 view .LVU606
 2512 00d8 DBB2     		uxtb	r3, r3
 2513              	.LVL290:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2514              		.loc 1 235 5 discriminator 3 view .LVU607
 2515 00da E5E7     		b	.L156
 2516              	.LVL291:
 2517              	.L159:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2518              		.loc 1 235 5 discriminator 3 view .LVU608
 2519              	.LBE40:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2520              		.loc 1 235 5 is_stmt 1 discriminator 16 view .LVU609
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2521              		.loc 1 235 5 discriminator 16 view .LVU610
 2522 00dc 0133     		adds	r3, r3, #1
 2523              	.LVL292:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2524              		.loc 1 235 5 is_stmt 0 discriminator 16 view .LVU611
 2525 00de DBB2     		uxtb	r3, r3
 2526              	.LVL293:
 2527              	.L158:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2528              		.loc 1 235 5 is_stmt 1 discriminator 17 view .LVU612
 2529 00e0 0A7D     		ldrb	r2, [r1, #20]	@ zero_extendqisi2
 2530 00e2 9A42     		cmp	r2, r3
 2531 00e4 1ED9     		bls	.L170
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2532              		.loc 1 235 5 discriminator 18 view .LVU613
 2533              	.LBB41:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2534              		.loc 1 235 5 discriminator 18 view .LVU614
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2535              		.loc 1 235 5 discriminator 18 view .LVU615
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2536              		.loc 1 235 5 discriminator 18 view .LVU616
 2537              	.LVL294:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2538              		.loc 1 235 5 discriminator 18 view .LVU617
 2539 00e6 03F01F00 		and	r0, r3, #31
 2540              	.LVL295:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2541              		.loc 1 235 5 discriminator 18 view .LVU618
 2542 00ea 1F2B     		cmp	r3, #31
 2543 00ec F6D8     		bhi	.L159
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2544              		.loc 1 235 5 is_stmt 0 discriminator 6 view .LVU619
 2545 00ee 0122     		movs	r2, #1
 2546 00f0 8240     		lsls	r2, r2, r0
 2547 00f2 1542     		tst	r5, r2
 2548 00f4 F2D0     		beq	.L159
 2549              	.LVL296:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2550              		.loc 1 235 5 discriminator 6 view .LVU620
 2551              	.LBE41:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2552              		.loc 1 235 5 is_stmt 1 view .LVU621
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2553              		.loc 1 235 5 view .LVU622
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2554              		.loc 1 235 5 view .LVU623
 2555              	.LBB42:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2556              		.loc 1 235 5 view .LVU624
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2557              		.loc 1 235 5 view .LVU625
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2558              		.loc 1 235 5 view .LVU626
 2559 00f6 9A1D     		adds	r2, r3, #6
 2560 00f8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2561 00fc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2562 00fe 5009     		lsrs	r0, r2, #5
 2563              	.LVL297:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2564              		.loc 1 235 5 view .LVU627
 2565 0100 02F01F0E 		and	lr, r2, #31
 2566              	.LVL298:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2567              		.loc 1 235 5 view .LVU628
 2568 0104 1F2A     		cmp	r2, #31
 2569 0106 E9D8     		bhi	.L159
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2570              		.loc 1 235 5 discriminator 14 view .LVU629
 2571 0108 08AA     		add	r2, sp, #32
 2572 010a 02EB8000 		add	r0, r2, r0, lsl #2
 2573              	.LVL299:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2574              		.loc 1 235 5 is_stmt 0 discriminator 14 view .LVU630
 2575 010e 50F8142C 		ldr	r2, [r0, #-20]
 2576 0112 4FF0010C 		mov	ip, #1
 2577 0116 0CFA0EFC 		lsl	ip, ip, lr
 2578 011a 42EA0C02 		orr	r2, r2, ip
 2579 011e 40F8142C 		str	r2, [r0, #-20]
 2580 0122 DBE7     		b	.L159
 2581              	.LVL300:
 2582              	.L170:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2583              		.loc 1 235 5 discriminator 14 view .LVU631
 2584              	.LBE42:
 2585              	.LBE44:
 235:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_ENABLE);
 2586              		.loc 1 235 5 is_stmt 1 discriminator 19 view .LVU632
 236:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, (pRuleTbl->svid&0x1));
 2587              		.loc 1 236 5 discriminator 19 view .LVU633
 2588 0124 06AD     		add	r5, sp, #24
 2589 0126 0123     		movs	r3, #1
 2590              	.LVL301:
 236:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, (pRuleTbl->svid&0x1));
 2591              		.loc 1 236 5 is_stmt 0 discriminator 19 view .LVU634
 2592 0128 2A46     		mov	r2, r5
 2593 012a 0021     		movs	r1, #0
 2594 012c 3320     		movs	r0, #51
 2595 012e FFF7FEFF 		bl	hal_tbl_reg_field_set
 2596              	.LVL302:
 237:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, (pRuleTbl->svid>>1));
 2597              		.loc 1 237 5 is_stmt 1 discriminator 19 view .LVU635
 2598 0132 B9F80230 		ldrh	r3, [r9, #2]
 2599 0136 03F00103 		and	r3, r3, #1
 2600 013a 2A46     		mov	r2, r5
 2601 013c 0221     		movs	r1, #2
 2602 013e 3320     		movs	r0, #51
 2603 0140 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2604              	.LVL303:
 238:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_INCLf, &entry, pRuleTbl->svid_valid);
 2605              		.loc 1 238 5 discriminator 19 view .LVU636
 2606 0144 B9F80230 		ldrh	r3, [r9, #2]
 2607 0148 5B08     		lsrs	r3, r3, #1
 2608 014a 2A46     		mov	r2, r5
 2609 014c 0121     		movs	r1, #1
 2610 014e 3320     		movs	r0, #51
 2611 0150 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2612              	.LVL304:
 239:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, pRuleTbl->stag_format);
 2613              		.loc 1 239 5 discriminator 19 view .LVU637
 2614 0154 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 2615 0158 2A46     		mov	r2, r5
 2616 015a 0321     		movs	r1, #3
 2617 015c 3320     		movs	r0, #51
 2618 015e FFF7FEFF 		bl	hal_tbl_reg_field_set
 2619              	.LVL305:
 240:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMT_INCLf, &entry, pRuleTbl->stag_format_val
 2620              		.loc 1 240 5 discriminator 19 view .LVU638
 2621 0162 99F80530 		ldrb	r3, [r9, #5]	@ zero_extendqisi2
 2622 0166 2A46     		mov	r2, r5
 2623 0168 0421     		movs	r1, #4
 2624 016a 3320     		movs	r0, #51
 2625 016c FFF7FEFF 		bl	hal_tbl_reg_field_set
 2626              	.LVL306:
 241:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, pRuleTbl->cvid);
 2627              		.loc 1 241 5 discriminator 19 view .LVU639
 2628 0170 99F80430 		ldrb	r3, [r9, #4]	@ zero_extendqisi2
 2629 0174 2A46     		mov	r2, r5
 2630 0176 0521     		movs	r1, #5
 2631 0178 3320     		movs	r0, #51
 2632 017a FFF7FEFF 		bl	hal_tbl_reg_field_set
 2633              	.LVL307:
 242:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, pRuleTbl->cvid_valid);
 2634              		.loc 1 242 5 discriminator 19 view .LVU640
 2635 017e B9F80830 		ldrh	r3, [r9, #8]
 2636 0182 2A46     		mov	r2, r5
 2637 0184 0621     		movs	r1, #6
 2638 0186 3320     		movs	r0, #51
 2639 0188 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2640              	.LVL308:
 243:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, pRuleTbl->ctag_format);
 2641              		.loc 1 243 5 discriminator 19 view .LVU641
 2642 018c 99F80630 		ldrb	r3, [r9, #6]	@ zero_extendqisi2
 2643 0190 2A46     		mov	r2, r5
 2644 0192 0721     		movs	r1, #7
 2645 0194 3320     		movs	r0, #51
 2646 0196 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2647              	.LVL309:
 244:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, pRuleTbl->ctag_format_val
 2648              		.loc 1 244 5 discriminator 19 view .LVU642
 2649 019a 99F80B30 		ldrb	r3, [r9, #11]	@ zero_extendqisi2
 2650 019e 2A46     		mov	r2, r5
 2651 01a0 0821     		movs	r1, #8
 2652 01a2 3320     		movs	r0, #51
 2653 01a4 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2654              	.LVL310:
 245:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits[0]);
 2655              		.loc 1 245 5 discriminator 19 view .LVU643
 2656 01a8 99F80A30 		ldrb	r3, [r9, #10]	@ zero_extendqisi2
 2657 01ac 2A46     		mov	r2, r5
 2658 01ae 0921     		movs	r1, #9
 2659 01b0 3320     		movs	r0, #51
 2660 01b2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2661              	.LVL311:
 246:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 2662              		.loc 1 246 5 discriminator 19 view .LVU644
 2663 01b6 039B     		ldr	r3, [sp, #12]
 2664 01b8 2A46     		mov	r2, r5
 2665 01ba 0A21     		movs	r1, #10
 2666 01bc 3320     		movs	r0, #51
 2667 01be FFF7FEFF 		bl	hal_tbl_reg_field_set
 2668              	.LVL312:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2669              		.loc 1 248 5 discriminator 19 view .LVU645
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2670              		.loc 1 248 5 discriminator 19 view .LVU646
 2671 01c2 0095     		str	r5, [sp]
 2672 01c4 0823     		movs	r3, #8
 2673 01c6 2246     		mov	r2, r4
 2674 01c8 3321     		movs	r1, #51
 2675 01ca 3046     		mov	r0, r6
 2676 01cc FFF7FEFF 		bl	hal_table_reg_write
 2677              	.LVL313:
 2678 01d0 0546     		mov	r5, r0
 2679              	.LVL314:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2680              		.loc 1 248 5 is_stmt 0 discriminator 19 view .LVU647
 2681 01d2 10F0FF03 		ands	r3, r0, #255
 2682 01d6 15D0     		beq	.L161
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2683              		.loc 1 248 5 is_stmt 1 discriminator 1 view .LVU648
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2684              		.loc 1 248 5 discriminator 1 view .LVU649
 2685 01d8 304A     		ldr	r2, .L174
 2686 01da 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2687 01dc 012A     		cmp	r2, #1
 2688 01de 01D8     		bhi	.L171
 2689              	.LVL315:
 2690              	.L162:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2691              		.loc 1 248 5 discriminator 5 view .LVU650
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2692              		.loc 1 248 5 discriminator 5 view .LVU651
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2693              		.loc 1 248 5 discriminator 5 view .LVU652
 2694 01e0 E8B2     		uxtb	r0, r5
 2695 01e2 1BE7     		b	.L146
 2696              	.LVL316:
 2697              	.L171:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2698              		.loc 1 248 5 discriminator 3 view .LVU653
 2699              	.LBB45:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2700              		.loc 1 248 5 discriminator 3 view .LVU654
 2701 01e4 142B     		cmp	r3, #20
 2702 01e6 28BF     		it	cs
 2703 01e8 1423     		movcs	r3, #20
 2704 01ea 1A46     		mov	r2, r3
 2705 01ec 2C4B     		ldr	r3, .L174+4
 2706 01ee 0093     		str	r3, [sp]
 2707 01f0 324B     		ldr	r3, .L174+32
 2708 01f2 2D49     		ldr	r1, .L174+12
 2709 01f4 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2710 01f8 2C49     		ldr	r1, .L174+16
 2711 01fa 8968     		ldr	r1, [r1, #8]
 2712 01fc 2C48     		ldr	r0, .L174+20
 2713              	.LVL317:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2714              		.loc 1 248 5 is_stmt 0 discriminator 3 view .LVU655
 2715 01fe FFF7FEFF 		bl	osal_printf
 2716              	.LVL318:
 2717 0202 EDE7     		b	.L162
 2718              	.LVL319:
 2719              	.L161:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2720              		.loc 1 248 5 discriminator 3 view .LVU656
 2721              	.LBE45:
 248:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2722              		.loc 1 248 5 is_stmt 1 discriminator 2 view .LVU657
 250:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, pAction
 2723              		.loc 1 250 5 discriminator 2 view .LVU658
 2724 0204 04AD     		add	r5, sp, #16
 2725 0206 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 2726 020a 2A46     		mov	r2, r5
 2727 020c 0021     		movs	r1, #0
 2728 020e 3220     		movs	r0, #50
 2729              	.LVL320:
 250:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, pAction
 2730              		.loc 1 250 5 is_stmt 0 discriminator 2 view .LVU659
 2731 0210 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2732              	.LVL321:
 251:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, pAction
 2733              		.loc 1 251 5 is_stmt 1 discriminator 2 view .LVU660
 2734 0214 B8F80230 		ldrh	r3, [r8, #2]
 2735 0218 03F03F03 		and	r3, r3, #63
 2736 021c 2A46     		mov	r2, r5
 2737 021e 0221     		movs	r1, #2
 2738 0220 3220     		movs	r0, #50
 2739 0222 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2740              	.LVL322:
 252:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, pAction->
 2741              		.loc 1 252 5 discriminator 2 view .LVU661
 2742 0226 B8F80230 		ldrh	r3, [r8, #2]
 2743 022a 9B09     		lsrs	r3, r3, #6
 2744 022c 2A46     		mov	r2, r5
 2745 022e 0121     		movs	r1, #1
 2746 0230 3220     		movs	r0, #50
 2747 0232 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2748              	.LVL323:
 253:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, pAction->
 2749              		.loc 1 253 5 discriminator 2 view .LVU662
 2750 0236 98F80430 		ldrb	r3, [r8, #4]	@ zero_extendqisi2
 2751 023a 2A46     		mov	r2, r5
 2752 023c 0321     		movs	r1, #3
 2753 023e 3220     		movs	r0, #50
 2754 0240 FFF7FEFF 		bl	hal_tbl_reg_field_set
 2755              	.LVL324:
 254:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2756              		.loc 1 254 5 discriminator 2 view .LVU663
 2757 0244 B8F80630 		ldrh	r3, [r8, #6]
 2758 0248 2A46     		mov	r2, r5
 2759 024a 0421     		movs	r1, #4
 2760 024c 3220     		movs	r0, #50
 2761 024e FFF7FEFF 		bl	hal_tbl_reg_field_set
 2762              	.LVL325:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2763              		.loc 1 256 5 discriminator 2 view .LVU664
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2764              		.loc 1 256 5 discriminator 2 view .LVU665
 2765 0252 0095     		str	r5, [sp]
 2766 0254 0823     		movs	r3, #8
 2767 0256 2246     		mov	r2, r4
 2768 0258 3221     		movs	r1, #50
 2769 025a 3046     		mov	r0, r6
 2770 025c FFF7FEFF 		bl	hal_table_reg_write
 2771              	.LVL326:
 2772 0260 0546     		mov	r5, r0
 2773              	.LVL327:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2774              		.loc 1 256 5 is_stmt 0 discriminator 2 view .LVU666
 2775 0262 10F0FF03 		ands	r3, r0, #255
 2776 0266 02D1     		bne	.L172
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2777              		.loc 1 256 5 is_stmt 1 discriminator 2 view .LVU667
 258:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2778              		.loc 1 258 5 discriminator 2 view .LVU668
 258:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2779              		.loc 1 258 16 is_stmt 0 discriminator 2 view .LVU669
 2780 0268 3C80     		strh	r4, [r7]	@ movhi
 260:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2781              		.loc 1 260 5 is_stmt 1 discriminator 2 view .LVU670
 260:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2782              		.loc 1 260 12 is_stmt 0 discriminator 2 view .LVU671
 2783 026a 0020     		movs	r0, #0
 2784              	.LVL328:
 260:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2785              		.loc 1 260 12 discriminator 2 view .LVU672
 2786 026c D6E6     		b	.L146
 2787              	.LVL329:
 2788              	.L172:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2789              		.loc 1 256 5 is_stmt 1 discriminator 1 view .LVU673
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2790              		.loc 1 256 5 discriminator 1 view .LVU674
 2791 026e 0B4A     		ldr	r2, .L174
 2792 0270 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2793 0272 012A     		cmp	r2, #1
 2794 0274 01D8     		bhi	.L173
 2795              	.LVL330:
 2796              	.L164:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2797              		.loc 1 256 5 discriminator 5 view .LVU675
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2798              		.loc 1 256 5 discriminator 5 view .LVU676
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2799              		.loc 1 256 5 discriminator 5 view .LVU677
 2800 0276 E8B2     		uxtb	r0, r5
 2801 0278 D0E6     		b	.L146
 2802              	.LVL331:
 2803              	.L173:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2804              		.loc 1 256 5 discriminator 3 view .LVU678
 2805              	.LBB46:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2806              		.loc 1 256 5 discriminator 3 view .LVU679
 2807 027a 142B     		cmp	r3, #20
 2808 027c 28BF     		it	cs
 2809 027e 1423     		movcs	r3, #20
 2810 0280 1A46     		mov	r2, r3
 2811 0282 074B     		ldr	r3, .L174+4
 2812 0284 0093     		str	r3, [sp]
 2813 0286 0E4B     		ldr	r3, .L174+36
 2814 0288 0749     		ldr	r1, .L174+12
 2815 028a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 2816 028e 0749     		ldr	r1, .L174+16
 2817 0290 8968     		ldr	r1, [r1, #8]
 2818 0292 0748     		ldr	r0, .L174+20
 2819              	.LVL332:
 256:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 2820              		.loc 1 256 5 is_stmt 0 discriminator 3 view .LVU680
 2821 0294 FFF7FEFF 		bl	osal_printf
 2822              	.LVL333:
 2823 0298 EDE7     		b	.L164
 2824              	.L175:
 2825 029a 00BF     		.align	2
 2826              	.L174:
 2827 029c 00000000 		.word	yt_debug_level
 2828 02a0 00000000 		.word	__FUNCTION__.5
 2829 02a4 00000000 		.word	.LC9
 2830 02a8 00000000 		.word	_yt_errmsg
 2831 02ac 00000000 		.word	_yt_prompt_msg
 2832 02b0 50000000 		.word	.LC1
 2833 02b4 00000000 		.word	gpSwitchUnit
 2834 02b8 00000000 		.word	.LC3
 2835 02bc 48000000 		.word	.LC10
 2836 02c0 90000000 		.word	.LC11
 2837              	.LBE46:
 2838              		.cfi_endproc
 2839              	.LFE12:
 2841              		.section	.rodata.fal_tiger_vlan_igr_trans_table_get.str1.4,"aMS",%progbits,1
 2842              		.align	2
 2843              	.LC12:
 2844 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,51,entry_id,sizeof(vlan_xla"
 2844      7461626C 
 2844      655F7265 
 2844      675F7265 
 2844      61642875 
 2845 0033 74655F74 		.ascii	"te_tbl_t),&entry)\000"
 2845      626C5F74 
 2845      292C2665 
 2845      6E747279 
 2845      2900
 2846 0045 000000   		.align	2
 2847              	.LC13:
 2848 0048 68616C5F 		.ascii	"hal_table_reg_read(unit,50,entry_id,sizeof(vlan_xla"
 2848      7461626C 
 2848      655F7265 
 2848      675F7265 
 2848      61642875 
 2849 007b 74655F61 		.ascii	"te_action_tbl_t),&entry_action)\000"
 2849      6374696F 
 2849      6E5F7462 
 2849      6C5F7429 
 2849      2C26656E 
 2850              		.section	.text.fal_tiger_vlan_igr_trans_table_get,"ax",%progbits
 2851              		.align	1
 2852              		.global	fal_tiger_vlan_igr_trans_table_get
 2853              		.syntax unified
 2854              		.thumb
 2855              		.thumb_func
 2857              	fal_tiger_vlan_igr_trans_table_get:
 2858              	.LVL334:
 2859              	.LFB13:
 262:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 263:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 264:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_igr_trans_table_get(yt_unit_t unit,  yt_trans_tbl_id_t entry_id, yt_vlan_t
 265:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 2860              		.loc 1 265 1 is_stmt 1 view -0
 2861              		.cfi_startproc
 2862              		@ args = 0, pretend = 0, frame = 24
 2863              		@ frame_needed = 0, uses_anonymous_args = 0
 2864              		.loc 1 265 1 is_stmt 0 view .LVU682
 2865 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2866              		.cfi_def_cfa_offset 32
 2867              		.cfi_offset 4, -32
 2868              		.cfi_offset 5, -28
 2869              		.cfi_offset 6, -24
 2870              		.cfi_offset 7, -20
 2871              		.cfi_offset 8, -16
 2872              		.cfi_offset 9, -12
 2873              		.cfi_offset 10, -8
 2874              		.cfi_offset 14, -4
 2875 0004 88B0     		sub	sp, sp, #32
 2876              		.cfi_def_cfa_offset 64
 2877 0006 9946     		mov	r9, r3
 266:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_xlate_tbl_t entry;
 2878              		.loc 1 266 5 is_stmt 1 view .LVU683
 267:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_xlate_action_tbl_t entry_action;
 2879              		.loc 1 267 5 view .LVU684
 268:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 2880              		.loc 1 268 5 view .LVU685
 2881              	.LVL335:
 269:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t portmask;
 2882              		.loc 1 269 5 view .LVU686
 270:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t macmask;
 2883              		.loc 1 270 5 view .LVU687
 271:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpPortmask;
 2884              		.loc 1 271 5 view .LVU688
 272:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t valid = 0;
 2885              		.loc 1 272 5 view .LVU689
 273:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint16_t svid0 = 0, svid1 = 0;
 2886              		.loc 1 273 5 view .LVU690
 274:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_XLATE_ENTRY_NUM(unit) <= entry_id, CMM_ERR_EXCEED_RANGE);
 2887              		.loc 1 275 5 view .LVU691
 2888              		.loc 1 275 5 view .LVU692
 2889 0008 9E4B     		ldr	r3, .L197
 2890              	.LVL336:
 2891              		.loc 1 275 5 is_stmt 0 view .LVU693
 2892 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 2893 000e D3F8AC30 		ldr	r3, [r3, #172]
 2894 0012 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 2895 0014 8B42     		cmp	r3, r1
 2896 0016 13D9     		bls	.L191
 2897 0018 0646     		mov	r6, r0
 2898 001a 8846     		mov	r8, r1
 2899 001c 1746     		mov	r7, r2
 2900              		.loc 1 275 5 is_stmt 1 discriminator 2 view .LVU694
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2901              		.loc 1 276 5 discriminator 2 view .LVU695
 2902              		.loc 1 276 5 discriminator 2 view .LVU696
 2903 001e 06AB     		add	r3, sp, #24
 2904 0020 0093     		str	r3, [sp]
 2905 0022 0823     		movs	r3, #8
 2906 0024 0A46     		mov	r2, r1
 2907              	.LVL337:
 2908              		.loc 1 276 5 is_stmt 0 discriminator 2 view .LVU697
 2909 0026 3321     		movs	r1, #51
 2910              	.LVL338:
 2911              		.loc 1 276 5 discriminator 2 view .LVU698
 2912 0028 FFF7FEFF 		bl	hal_table_reg_read
 2913              	.LVL339:
 2914              		.loc 1 276 5 discriminator 2 view .LVU699
 2915 002c 0546     		mov	r5, r0
 2916              	.LVL340:
 2917              		.loc 1 276 5 discriminator 2 view .LVU700
 2918 002e 10F0FF04 		ands	r4, r0, #255
 2919 0032 25D0     		beq	.L180
 2920              		.loc 1 276 5 is_stmt 1 discriminator 1 view .LVU701
 2921              		.loc 1 276 5 discriminator 1 view .LVU702
 2922 0034 944B     		ldr	r3, .L197+4
 2923 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2924 0038 012B     		cmp	r3, #1
 2925 003a 12D8     		bhi	.L192
 2926              	.LVL341:
 2927              	.L181:
 2928              		.loc 1 276 5 discriminator 5 view .LVU703
 2929              		.loc 1 276 5 discriminator 5 view .LVU704
 2930              		.loc 1 276 5 discriminator 5 view .LVU705
 2931 003c EDB2     		uxtb	r5, r5
 2932 003e 04E0     		b	.L176
 2933              	.LVL342:
 2934              	.L191:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2935              		.loc 1 275 5 discriminator 1 view .LVU706
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2936              		.loc 1 275 5 discriminator 1 view .LVU707
 2937 0040 914B     		ldr	r3, .L197+4
 2938 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2939 0044 012B     		cmp	r3, #1
 2940 0046 04D8     		bhi	.L193
 2941              	.LVL343:
 2942              	.L178:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2943              		.loc 1 275 5 discriminator 5 view .LVU708
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2944              		.loc 1 275 5 discriminator 5 view .LVU709
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2945              		.loc 1 275 5 discriminator 5 view .LVU710
 2946 0048 1125     		movs	r5, #17
 2947              	.LVL344:
 2948              	.L176:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, &tmpPortmask);
 279:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 280:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 281:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pRuleTbl, 0, sizeof(yt_vlan_trans_tbl_t));
 282:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pAction, 0, sizeof(yt_vlan_trans_action_tbl_t));
 283:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         return CMM_ERR_OK;
 284:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_INCLf, &entry, &pRuleTbl->svid_valid);
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 288:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 289:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMT_INCLf, &entry, &pRuleTbl->stag_format_va
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 298:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 299:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_ACTION_TBLm, entry_id, sizeof(vlan_xlate_action_t
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 304:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, &pAction-
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 307:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 308:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 309:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 2949              		.loc 1 309 1 is_stmt 0 view .LVU711
 2950 004a 2846     		mov	r0, r5
 2951 004c 08B0     		add	sp, sp, #32
 2952              		.cfi_remember_state
 2953              		.cfi_def_cfa_offset 32
 2954              		@ sp needed
 2955 004e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2956              	.LVL345:
 2957              	.L193:
 2958              		.cfi_restore_state
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2959              		.loc 1 275 5 is_stmt 1 discriminator 3 view .LVU712
 2960              	.LBB47:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2961              		.loc 1 275 5 discriminator 3 view .LVU713
 2962 0052 8E4B     		ldr	r3, .L197+8
 2963 0054 5A6C     		ldr	r2, [r3, #68]
 2964              	.LVL346:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2965              		.loc 1 275 5 is_stmt 0 discriminator 3 view .LVU714
 2966 0056 8E4B     		ldr	r3, .L197+12
 2967 0058 9968     		ldr	r1, [r3, #8]
 2968              	.LVL347:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2969              		.loc 1 275 5 discriminator 3 view .LVU715
 2970 005a 8E48     		ldr	r0, .L197+16
 2971              	.LVL348:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2972              		.loc 1 275 5 discriminator 3 view .LVU716
 2973 005c FFF7FEFF 		bl	osal_printf
 2974              	.LVL349:
 2975 0060 F2E7     		b	.L178
 2976              	.LVL350:
 2977              	.L192:
 275:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 2978              		.loc 1 275 5 discriminator 3 view .LVU717
 2979              	.LBE47:
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2980              		.loc 1 276 5 is_stmt 1 discriminator 3 view .LVU718
 2981              	.LBB48:
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2982              		.loc 1 276 5 discriminator 3 view .LVU719
 2983 0062 142C     		cmp	r4, #20
 2984 0064 28BF     		it	cs
 2985 0066 1424     		movcs	r4, #20
 2986 0068 8B4B     		ldr	r3, .L197+20
 2987 006a 0093     		str	r3, [sp]
 2988 006c 8B4B     		ldr	r3, .L197+24
 2989 006e 874A     		ldr	r2, .L197+8
 2990 0070 52F82420 		ldr	r2, [r2, r4, lsl #2]
 2991 0074 8649     		ldr	r1, .L197+12
 2992 0076 8968     		ldr	r1, [r1, #8]
 2993 0078 8948     		ldr	r0, .L197+28
 2994              	.LVL351:
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 2995              		.loc 1 276 5 is_stmt 0 discriminator 3 view .LVU720
 2996 007a FFF7FEFF 		bl	osal_printf
 2997              	.LVL352:
 2998 007e DDE7     		b	.L181
 2999              	.LVL353:
 3000              	.L180:
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3001              		.loc 1 276 5 discriminator 3 view .LVU721
 3002              	.LBE48:
 276:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3003              		.loc 1 276 5 is_stmt 1 discriminator 2 view .LVU722
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3004              		.loc 1 277 5 discriminator 2 view .LVU723
 3005              	.LBB49:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3006              		.loc 1 277 5 discriminator 2 view .LVU724
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3007              		.loc 1 277 5 discriminator 2 view .LVU725
 3008 0080 02AB     		add	r3, sp, #8
 3009 0082 06AA     		add	r2, sp, #24
 3010 0084 0021     		movs	r1, #0
 3011 0086 3320     		movs	r0, #51
 3012              	.LVL354:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3013              		.loc 1 277 5 is_stmt 0 discriminator 2 view .LVU726
 3014 0088 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3015              	.LVL355:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3016              		.loc 1 277 5 is_stmt 1 discriminator 2 view .LVU727
 3017 008c DDF808A0 		ldr	r10, [sp, #8]
 3018              	.LVL356:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3019              		.loc 1 277 5 is_stmt 0 discriminator 2 view .LVU728
 3020              	.LBE49:
 277:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, &valid);
 3021              		.loc 1 277 5 is_stmt 1 discriminator 2 view .LVU729
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3022              		.loc 1 278 5 discriminator 2 view .LVU730
 3023              	.LBB50:
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3024              		.loc 1 278 5 discriminator 2 view .LVU731
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3025              		.loc 1 278 5 discriminator 2 view .LVU732
 3026 0090 02AB     		add	r3, sp, #8
 3027 0092 06AA     		add	r2, sp, #24
 3028 0094 0A21     		movs	r1, #10
 3029 0096 3320     		movs	r0, #51
 3030 0098 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3031              	.LVL357:
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3032              		.loc 1 278 5 discriminator 2 view .LVU733
 3033 009c 029D     		ldr	r5, [sp, #8]
 3034              	.LVL358:
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3035              		.loc 1 278 5 is_stmt 0 discriminator 2 view .LVU734
 3036              	.LBE50:
 278:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 3037              		.loc 1 278 5 is_stmt 1 discriminator 2 view .LVU735
 279:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3038              		.loc 1 279 5 discriminator 2 view .LVU736
 279:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3039              		.loc 1 279 8 is_stmt 0 discriminator 2 view .LVU737
 3040 009e BAF1000F 		cmp	r10, #0
 3041 00a2 01D1     		bne	.L182
 279:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3042              		.loc 1 279 16 discriminator 1 view .LVU738
 3043 00a4 002D     		cmp	r5, #0
 3044 00a6 68D0     		beq	.L194
 3045              	.L182:
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 3046              		.loc 1 285 5 is_stmt 1 view .LVU739
 3047              	.LBB51:
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 3048              		.loc 1 285 5 view .LVU740
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 3049              		.loc 1 285 5 view .LVU741
 3050 00a8 02AB     		add	r3, sp, #8
 3051 00aa 06AA     		add	r2, sp, #24
 3052 00ac 0321     		movs	r1, #3
 3053 00ae 3320     		movs	r0, #51
 3054 00b0 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3055              	.LVL359:
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 3056              		.loc 1 285 5 view .LVU742
 3057 00b4 029B     		ldr	r3, [sp, #8]
 3058 00b6 003B     		subs	r3, r3, #0
 3059 00b8 18BF     		it	ne
 3060 00ba 0123     		movne	r3, #1
 3061 00bc 3B70     		strb	r3, [r7]
 3062              	.LBE51:
 285:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_0f, &entry, &svid0);
 3063              		.loc 1 285 5 view .LVU743
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3064              		.loc 1 286 5 view .LVU744
 3065              	.LBB52:
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3066              		.loc 1 286 5 view .LVU745
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3067              		.loc 1 286 5 view .LVU746
 3068 00be 02AB     		add	r3, sp, #8
 3069 00c0 06AA     		add	r2, sp, #24
 3070 00c2 0221     		movs	r1, #2
 3071 00c4 3320     		movs	r0, #51
 3072 00c6 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3073              	.LVL360:
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3074              		.loc 1 286 5 view .LVU747
 3075 00ca 029D     		ldr	r5, [sp, #8]
 3076              	.LVL361:
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3077              		.loc 1 286 5 is_stmt 0 view .LVU748
 3078              	.LBE52:
 286:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SVID_1f, &entry, &svid1);
 3079              		.loc 1 286 5 is_stmt 1 view .LVU749
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3080              		.loc 1 287 5 view .LVU750
 3081              	.LBB53:
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3082              		.loc 1 287 5 view .LVU751
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3083              		.loc 1 287 5 view .LVU752
 3084 00cc 02AB     		add	r3, sp, #8
 3085              	.LVL362:
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3086              		.loc 1 287 5 is_stmt 0 view .LVU753
 3087 00ce 06AA     		add	r2, sp, #24
 3088 00d0 0121     		movs	r1, #1
 3089 00d2 3320     		movs	r0, #51
 3090 00d4 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3091              	.LVL363:
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3092              		.loc 1 287 5 is_stmt 1 view .LVU754
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3093              		.loc 1 287 5 is_stmt 0 view .LVU755
 3094              	.LBE53:
 287:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->svid = svid0 | (svid1 << 1);
 3095              		.loc 1 287 5 is_stmt 1 view .LVU756
 288:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 3096              		.loc 1 288 5 view .LVU757
 288:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 3097              		.loc 1 288 37 is_stmt 0 view .LVU758
 3098 00d8 029A     		ldr	r2, [sp, #8]
 3099 00da 724B     		ldr	r3, .L197+32
 3100 00dc 03EA4203 		and	r3, r3, r2, lsl #1
 288:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 3101              		.loc 1 288 28 view .LVU759
 3102 00e0 2B43     		orrs	r3, r3, r5
 288:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 3103              		.loc 1 288 20 view .LVU760
 3104 00e2 7B80     		strh	r3, [r7, #2]	@ movhi
 3105              	.LVL364:
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 3106              		.loc 1 290 5 is_stmt 1 view .LVU761
 3107              	.LBB54:
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 3108              		.loc 1 290 5 view .LVU762
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 3109              		.loc 1 290 5 view .LVU763
 3110 00e4 02AB     		add	r3, sp, #8
 3111 00e6 06AA     		add	r2, sp, #24
 3112 00e8 0521     		movs	r1, #5
 3113 00ea 3320     		movs	r0, #51
 3114 00ec FFF7FEFF 		bl	hal_tbl_reg_field_get
 3115              	.LVL365:
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 3116              		.loc 1 290 5 view .LVU764
 3117 00f0 029B     		ldr	r3, [sp, #8]
 3118 00f2 003B     		subs	r3, r3, #0
 3119 00f4 18BF     		it	ne
 3120 00f6 0123     		movne	r3, #1
 3121 00f8 3B71     		strb	r3, [r7, #4]
 3122              	.LBE54:
 290:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_STAG_FMTf, &entry, &pRuleTbl->stag_format);
 3123              		.loc 1 290 5 view .LVU765
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 3124              		.loc 1 291 5 view .LVU766
 3125              	.LBB55:
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 3126              		.loc 1 291 5 view .LVU767
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 3127              		.loc 1 291 5 view .LVU768
 3128 00fa 02AB     		add	r3, sp, #8
 3129 00fc 06AA     		add	r2, sp, #24
 3130 00fe 0421     		movs	r1, #4
 3131 0100 3320     		movs	r0, #51
 3132 0102 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3133              	.LVL366:
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 3134              		.loc 1 291 5 view .LVU769
 3135 0106 029B     		ldr	r3, [sp, #8]
 3136 0108 7B71     		strb	r3, [r7, #5]
 3137              	.LBE55:
 291:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVID_INCLf, &entry, &pRuleTbl->cvid_valid);
 3138              		.loc 1 291 5 view .LVU770
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 3139              		.loc 1 292 5 view .LVU771
 3140              	.LBB56:
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 3141              		.loc 1 292 5 view .LVU772
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 3142              		.loc 1 292 5 view .LVU773
 3143 010a 02AB     		add	r3, sp, #8
 3144 010c 06AA     		add	r2, sp, #24
 3145 010e 0721     		movs	r1, #7
 3146 0110 3320     		movs	r0, #51
 3147 0112 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3148              	.LVL367:
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 3149              		.loc 1 292 5 view .LVU774
 3150 0116 029B     		ldr	r3, [sp, #8]
 3151 0118 003B     		subs	r3, r3, #0
 3152 011a 18BF     		it	ne
 3153 011c 0123     		movne	r3, #1
 3154 011e BB71     		strb	r3, [r7, #6]
 3155              	.LBE56:
 292:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CVIDf, &entry, &pRuleTbl->cvid);
 3156              		.loc 1 292 5 view .LVU775
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 3157              		.loc 1 293 5 view .LVU776
 3158              	.LBB57:
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 3159              		.loc 1 293 5 view .LVU777
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 3160              		.loc 1 293 5 view .LVU778
 3161 0120 02AB     		add	r3, sp, #8
 3162 0122 06AA     		add	r2, sp, #24
 3163 0124 0621     		movs	r1, #6
 3164 0126 3320     		movs	r0, #51
 3165 0128 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3166              	.LVL368:
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 3167              		.loc 1 293 5 view .LVU779
 3168 012c 029B     		ldr	r3, [sp, #8]
 3169 012e 3B81     		strh	r3, [r7, #8]	@ movhi
 3170              	.LBE57:
 293:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMT_INCLf, &entry, &pRuleTbl->ctag_format_va
 3171              		.loc 1 293 5 view .LVU780
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 3172              		.loc 1 294 5 view .LVU781
 3173              	.LBB58:
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 3174              		.loc 1 294 5 view .LVU782
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 3175              		.loc 1 294 5 view .LVU783
 3176 0130 02AB     		add	r3, sp, #8
 3177 0132 06AA     		add	r2, sp, #24
 3178 0134 0921     		movs	r1, #9
 3179 0136 3320     		movs	r0, #51
 3180 0138 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3181              	.LVL369:
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 3182              		.loc 1 294 5 view .LVU784
 3183 013c 029B     		ldr	r3, [sp, #8]
 3184 013e 003B     		subs	r3, r3, #0
 3185 0140 18BF     		it	ne
 3186 0142 0123     		movne	r3, #1
 3187 0144 BB72     		strb	r3, [r7, #10]
 3188              	.LBE58:
 294:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_CTAG_FMTf, &entry, &pRuleTbl->ctag_format);
 3189              		.loc 1 294 5 view .LVU785
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 3190              		.loc 1 295 5 view .LVU786
 3191              	.LBB59:
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 3192              		.loc 1 295 5 view .LVU787
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 3193              		.loc 1 295 5 view .LVU788
 3194 0146 02AB     		add	r3, sp, #8
 3195 0148 06AA     		add	r2, sp, #24
 3196 014a 0821     		movs	r1, #8
 3197 014c 3320     		movs	r0, #51
 3198 014e FFF7FEFF 		bl	hal_tbl_reg_field_get
 3199              	.LVL370:
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 3200              		.loc 1 295 5 view .LVU789
 3201 0152 029B     		ldr	r3, [sp, #8]
 3202 0154 FB72     		strb	r3, [r7, #11]
 3203              	.LBE59:
 295:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, macmask.portbits);    
 3204              		.loc 1 295 5 view .LVU790
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 3205              		.loc 1 296 5 view .LVU791
 3206              	.LBB60:
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 3207              		.loc 1 296 5 view .LVU792
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 3208              		.loc 1 296 5 view .LVU793
 3209 0156 02AB     		add	r3, sp, #8
 3210 0158 06AA     		add	r2, sp, #24
 3211 015a 0A21     		movs	r1, #10
 3212 015c 3320     		movs	r0, #51
 3213 015e FFF7FEFF 		bl	hal_tbl_reg_field_get
 3214              	.LVL371:
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 3215              		.loc 1 296 5 view .LVU794
 3216 0162 029A     		ldr	r2, [sp, #8]
 3217              	.LBE60:
 296:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 3218              		.loc 1 296 5 view .LVU795
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3219              		.loc 1 297 5 view .LVU796
 3220              	.LBB61:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3221              		.loc 1 297 5 view .LVU797
 3222              	.LVL372:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3223              		.loc 1 297 5 view .LVU798
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3224              		.loc 1 297 5 view .LVU799
 3225              	.LBB62:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3226              		.loc 1 297 5 view .LVU800
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3227              		.loc 1 297 5 view .LVU801
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3228              		.loc 1 297 5 is_stmt 0 view .LVU802
 3229 0164 2346     		mov	r3, r4
 3230              	.LVL373:
 3231              	.L183:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3232              		.loc 1 297 5 is_stmt 1 discriminator 1 view .LVU803
 3233 0166 ABB9     		cbnz	r3, .L185
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3234              		.loc 1 297 5 discriminator 3 view .LVU804
 3235 0168 08A9     		add	r1, sp, #32
 3236 016a 01EB8301 		add	r1, r1, r3, lsl #2
 3237 016e 0020     		movs	r0, #0
 3238 0170 41F8140C 		str	r0, [r1, #-20]
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3239              		.loc 1 297 5 discriminator 3 view .LVU805
 3240 0174 0133     		adds	r3, r3, #1
 3241              	.LVL374:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3242              		.loc 1 297 5 is_stmt 0 discriminator 3 view .LVU806
 3243 0176 DBB2     		uxtb	r3, r3
 3244              	.LVL375:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3245              		.loc 1 297 5 discriminator 3 view .LVU807
 3246 0178 F5E7     		b	.L183
 3247              	.LVL376:
 3248              	.L194:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3249              		.loc 1 297 5 discriminator 3 view .LVU808
 3250              	.LBE62:
 3251              	.LBE61:
 3252              	.LBB65:
 281:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pAction, 0, sizeof(yt_vlan_trans_action_tbl_t));
 3253              		.loc 1 281 9 is_stmt 1 view .LVU809
 3254 017a 0E22     		movs	r2, #14
 3255 017c 0021     		movs	r1, #0
 3256 017e 3846     		mov	r0, r7
 3257 0180 FFF7FEFF 		bl	osal_memset
 3258              	.LVL377:
 282:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         return CMM_ERR_OK;
 3259              		.loc 1 282 9 view .LVU810
 3260 0184 0822     		movs	r2, #8
 3261 0186 0021     		movs	r1, #0
 3262 0188 4846     		mov	r0, r9
 3263 018a FFF7FEFF 		bl	osal_memset
 3264              	.LVL378:
 283:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 3265              		.loc 1 283 9 view .LVU811
 283:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 3266              		.loc 1 283 16 is_stmt 0 view .LVU812
 3267 018e 5CE7     		b	.L176
 3268              	.LVL379:
 3269              	.L186:
 283:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 3270              		.loc 1 283 16 view .LVU813
 3271              	.LBE65:
 3272              	.LBB66:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3273              		.loc 1 297 5 is_stmt 1 discriminator 16 view .LVU814
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3274              		.loc 1 297 5 discriminator 16 view .LVU815
 3275 0190 0134     		adds	r4, r4, #1
 3276              	.LVL380:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3277              		.loc 1 297 5 is_stmt 0 discriminator 16 view .LVU816
 3278 0192 E4B2     		uxtb	r4, r4
 3279              	.LVL381:
 3280              	.L185:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3281              		.loc 1 297 5 is_stmt 1 discriminator 17 view .LVU817
 3282 0194 3B4B     		ldr	r3, .L197
 3283 0196 53F82650 		ldr	r5, [r3, r6, lsl #2]
 3284 019a 2B7D     		ldrb	r3, [r5, #20]	@ zero_extendqisi2
 3285 019c A342     		cmp	r3, r4
 3286 019e 1BD9     		bls	.L195
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3287              		.loc 1 297 5 discriminator 18 view .LVU818
 3288              	.LBB63:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3289              		.loc 1 297 5 discriminator 18 view .LVU819
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3290              		.loc 1 297 5 discriminator 18 view .LVU820
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3291              		.loc 1 297 5 discriminator 18 view .LVU821
 3292 01a0 A31D     		adds	r3, r4, #6
 3293 01a2 55F82330 		ldr	r3, [r5, r3, lsl #2]
 3294 01a6 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 3295              	.LVL382:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3296              		.loc 1 297 5 discriminator 18 view .LVU822
 3297 01a8 05F01F01 		and	r1, r5, #31
 3298              	.LVL383:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3299              		.loc 1 297 5 discriminator 18 view .LVU823
 3300 01ac 1F2D     		cmp	r5, #31
 3301 01ae EFD8     		bhi	.L186
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3302              		.loc 1 297 5 is_stmt 0 discriminator 6 view .LVU824
 3303 01b0 0123     		movs	r3, #1
 3304 01b2 8B40     		lsls	r3, r3, r1
 3305 01b4 1A42     		tst	r2, r3
 3306 01b6 EBD0     		beq	.L186
 3307              	.LVL384:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3308              		.loc 1 297 5 discriminator 6 view .LVU825
 3309              	.LBE63:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3310              		.loc 1 297 5 is_stmt 1 view .LVU826
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3311              		.loc 1 297 5 view .LVU827
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3312              		.loc 1 297 5 view .LVU828
 3313              	.LBB64:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3314              		.loc 1 297 5 view .LVU829
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3315              		.loc 1 297 5 view .LVU830
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3316              		.loc 1 297 5 view .LVU831
 3317 01b8 6309     		lsrs	r3, r4, #5
 3318              	.LVL385:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3319              		.loc 1 297 5 view .LVU832
 3320 01ba 04F01F05 		and	r5, r4, #31
 3321              	.LVL386:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3322              		.loc 1 297 5 view .LVU833
 3323 01be 1F2C     		cmp	r4, #31
 3324 01c0 E6D8     		bhi	.L186
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3325              		.loc 1 297 5 discriminator 14 view .LVU834
 3326 01c2 08A9     		add	r1, sp, #32
 3327              	.LVL387:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3328              		.loc 1 297 5 is_stmt 0 discriminator 14 view .LVU835
 3329 01c4 01EB8303 		add	r3, r1, r3, lsl #2
 3330              	.LVL388:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3331              		.loc 1 297 5 discriminator 14 view .LVU836
 3332 01c8 53F8141C 		ldr	r1, [r3, #-20]
 3333 01cc 0120     		movs	r0, #1
 3334 01ce A840     		lsls	r0, r0, r5
 3335 01d0 0143     		orrs	r1, r1, r0
 3336 01d2 43F8141C 		str	r1, [r3, #-20]
 3337 01d6 DBE7     		b	.L186
 3338              	.LVL389:
 3339              	.L195:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3340              		.loc 1 297 5 discriminator 14 view .LVU837
 3341              	.LBE64:
 3342              	.LBE66:
 297:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask= portmask.portbits[0];
 3343              		.loc 1 297 5 is_stmt 1 discriminator 19 view .LVU838
 298:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3344              		.loc 1 298 5 discriminator 19 view .LVU839
 298:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3345              		.loc 1 298 49 is_stmt 0 discriminator 19 view .LVU840
 3346 01d8 039B     		ldr	r3, [sp, #12]
 298:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3347              		.loc 1 298 30 discriminator 19 view .LVU841
 3348 01da BB81     		strh	r3, [r7, #12]	@ movhi
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3349              		.loc 1 300 5 is_stmt 1 discriminator 19 view .LVU842
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3350              		.loc 1 300 5 discriminator 19 view .LVU843
 3351 01dc 04AB     		add	r3, sp, #16
 3352 01de 0093     		str	r3, [sp]
 3353 01e0 0823     		movs	r3, #8
 3354 01e2 4246     		mov	r2, r8
 3355 01e4 3221     		movs	r1, #50
 3356 01e6 3046     		mov	r0, r6
 3357 01e8 FFF7FEFF 		bl	hal_table_reg_read
 3358              	.LVL390:
 3359 01ec 0546     		mov	r5, r0
 3360              	.LVL391:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3361              		.loc 1 300 5 is_stmt 0 discriminator 19 view .LVU844
 3362 01ee 10F0FF03 		ands	r3, r0, #255
 3363 01f2 15D0     		beq	.L188
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3364              		.loc 1 300 5 is_stmt 1 discriminator 1 view .LVU845
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3365              		.loc 1 300 5 discriminator 1 view .LVU846
 3366 01f4 244A     		ldr	r2, .L197+4
 3367 01f6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3368 01f8 012A     		cmp	r2, #1
 3369 01fa 01D8     		bhi	.L196
 3370              	.LVL392:
 3371              	.L189:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3372              		.loc 1 300 5 discriminator 5 view .LVU847
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3373              		.loc 1 300 5 discriminator 5 view .LVU848
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3374              		.loc 1 300 5 discriminator 5 view .LVU849
 3375 01fc EDB2     		uxtb	r5, r5
 3376 01fe 24E7     		b	.L176
 3377              	.LVL393:
 3378              	.L196:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3379              		.loc 1 300 5 discriminator 3 view .LVU850
 3380              	.LBB67:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3381              		.loc 1 300 5 discriminator 3 view .LVU851
 3382 0200 142B     		cmp	r3, #20
 3383 0202 28BF     		it	cs
 3384 0204 1423     		movcs	r3, #20
 3385 0206 1A46     		mov	r2, r3
 3386 0208 234B     		ldr	r3, .L197+20
 3387 020a 0093     		str	r3, [sp]
 3388 020c 264B     		ldr	r3, .L197+36
 3389 020e 1F49     		ldr	r1, .L197+8
 3390 0210 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3391 0214 1E49     		ldr	r1, .L197+12
 3392 0216 8968     		ldr	r1, [r1, #8]
 3393 0218 2148     		ldr	r0, .L197+28
 3394              	.LVL394:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3395              		.loc 1 300 5 is_stmt 0 discriminator 3 view .LVU852
 3396 021a FFF7FEFF 		bl	osal_printf
 3397              	.LVL395:
 3398 021e EDE7     		b	.L189
 3399              	.LVL396:
 3400              	.L188:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3401              		.loc 1 300 5 discriminator 3 view .LVU853
 3402              	.LBE67:
 300:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_SVID_CMDf, &entry_action, &pAction-
 3403              		.loc 1 300 5 is_stmt 1 discriminator 2 view .LVU854
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3404              		.loc 1 301 5 discriminator 2 view .LVU855
 3405              	.LBB68:
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3406              		.loc 1 301 5 discriminator 2 view .LVU856
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3407              		.loc 1 301 5 discriminator 2 view .LVU857
 3408 0220 02AB     		add	r3, sp, #8
 3409 0222 04AA     		add	r2, sp, #16
 3410 0224 0021     		movs	r1, #0
 3411 0226 3220     		movs	r0, #50
 3412              	.LVL397:
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3413              		.loc 1 301 5 is_stmt 0 discriminator 2 view .LVU858
 3414 0228 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3415              	.LVL398:
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3416              		.loc 1 301 5 is_stmt 1 discriminator 2 view .LVU859
 3417 022c 029B     		ldr	r3, [sp, #8]
 3418 022e 89F80030 		strb	r3, [r9]
 3419              	.LBE68:
 301:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_0f, &entry_action, &svid0)
 3420              		.loc 1 301 5 discriminator 2 view .LVU860
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3421              		.loc 1 302 5 discriminator 2 view .LVU861
 3422              	.LBB69:
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3423              		.loc 1 302 5 discriminator 2 view .LVU862
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3424              		.loc 1 302 5 discriminator 2 view .LVU863
 3425 0232 02AB     		add	r3, sp, #8
 3426 0234 04AA     		add	r2, sp, #16
 3427 0236 0221     		movs	r1, #2
 3428 0238 3220     		movs	r0, #50
 3429 023a FFF7FEFF 		bl	hal_tbl_reg_field_get
 3430              	.LVL399:
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3431              		.loc 1 302 5 discriminator 2 view .LVU864
 3432 023e 029C     		ldr	r4, [sp, #8]
 3433              	.LVL400:
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3434              		.loc 1 302 5 is_stmt 0 discriminator 2 view .LVU865
 3435              	.LBE69:
 302:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_SVID_1f, &entry_action, &svid1)
 3436              		.loc 1 302 5 is_stmt 1 discriminator 2 view .LVU866
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3437              		.loc 1 303 5 discriminator 2 view .LVU867
 3438              	.LBB70:
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3439              		.loc 1 303 5 discriminator 2 view .LVU868
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3440              		.loc 1 303 5 discriminator 2 view .LVU869
 3441 0240 02AB     		add	r3, sp, #8
 3442              	.LVL401:
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3443              		.loc 1 303 5 is_stmt 0 discriminator 2 view .LVU870
 3444 0242 04AA     		add	r2, sp, #16
 3445 0244 0121     		movs	r1, #1
 3446 0246 3220     		movs	r0, #50
 3447 0248 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3448              	.LVL402:
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3449              		.loc 1 303 5 is_stmt 1 discriminator 2 view .LVU871
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3450              		.loc 1 303 5 is_stmt 0 discriminator 2 view .LVU872
 3451              	.LBE70:
 303:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pAction->assign_svid= svid0 | (svid1<< 6);
 3452              		.loc 1 303 5 is_stmt 1 discriminator 2 view .LVU873
 304:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, &pAction-
 3453              		.loc 1 304 5 discriminator 2 view .LVU874
 304:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, &pAction-
 3454              		.loc 1 304 41 is_stmt 0 discriminator 2 view .LVU875
 3455 024c 029A     		ldr	r2, [sp, #8]
 3456 024e 174B     		ldr	r3, .L197+40
 3457 0250 03EA8213 		and	r3, r3, r2, lsl #6
 304:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, &pAction-
 3458              		.loc 1 304 33 discriminator 2 view .LVU876
 3459 0254 2343     		orrs	r3, r3, r4
 304:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_CVID_CMDf, &entry_action, &pAction-
 3460              		.loc 1 304 25 discriminator 2 view .LVU877
 3461 0256 A9F80230 		strh	r3, [r9, #2]	@ movhi
 3462              	.LVL403:
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 3463              		.loc 1 305 5 is_stmt 1 discriminator 2 view .LVU878
 3464              	.LBB71:
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 3465              		.loc 1 305 5 discriminator 2 view .LVU879
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 3466              		.loc 1 305 5 discriminator 2 view .LVU880
 3467 025a 02AB     		add	r3, sp, #8
 3468 025c 04AA     		add	r2, sp, #16
 3469 025e 0321     		movs	r1, #3
 3470 0260 3220     		movs	r0, #50
 3471 0262 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3472              	.LVL404:
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 3473              		.loc 1 305 5 discriminator 2 view .LVU881
 3474 0266 029B     		ldr	r3, [sp, #8]
 3475 0268 89F80430 		strb	r3, [r9, #4]
 3476              	.LBE71:
 305:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(VLAN_XLATE_ACTION_TBLm, VLAN_XLATE_ACTION_TBL_NEW_CVIDf, &entry_action, &pAction-
 3477              		.loc 1 305 5 discriminator 2 view .LVU882
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3478              		.loc 1 306 5 discriminator 2 view .LVU883
 3479              	.LBB72:
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3480              		.loc 1 306 5 discriminator 2 view .LVU884
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3481              		.loc 1 306 5 discriminator 2 view .LVU885
 3482 026c 02AB     		add	r3, sp, #8
 3483 026e 04AA     		add	r2, sp, #16
 3484 0270 0421     		movs	r1, #4
 3485 0272 3220     		movs	r0, #50
 3486 0274 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3487              	.LVL405:
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3488              		.loc 1 306 5 discriminator 2 view .LVU886
 3489 0278 029B     		ldr	r3, [sp, #8]
 3490 027a A9F80630 		strh	r3, [r9, #6]	@ movhi
 3491              	.LBE72:
 306:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3492              		.loc 1 306 5 discriminator 2 view .LVU887
 308:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3493              		.loc 1 308 5 discriminator 2 view .LVU888
 308:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3494              		.loc 1 308 12 is_stmt 0 discriminator 2 view .LVU889
 3495 027e 0025     		movs	r5, #0
 3496 0280 E3E6     		b	.L176
 3497              	.L198:
 3498 0282 00BF     		.align	2
 3499              	.L197:
 3500 0284 00000000 		.word	gpSwitchUnit
 3501 0288 00000000 		.word	yt_debug_level
 3502 028c 00000000 		.word	_yt_errmsg
 3503 0290 00000000 		.word	_yt_prompt_msg
 3504 0294 00000000 		.word	.LC3
 3505 0298 00000000 		.word	__FUNCTION__.4
 3506 029c 00000000 		.word	.LC12
 3507 02a0 50000000 		.word	.LC1
 3508 02a4 FEFF0100 		.word	131070
 3509 02a8 48000000 		.word	.LC13
 3510 02ac C0FF3F00 		.word	4194240
 3511              		.cfi_endproc
 3512              	.LFE13:
 3514              		.section	.rodata.fal_tiger_vlan_igr_trans_table_del.str1.4,"aMS",%progbits,1
 3515              		.align	2
 3516              	.LC14:
 3517 0000 68616C5F 		.ascii	"hal_table_reg_write(unit,51,entry_id,sizeof(vlan_xl"
 3517      7461626C 
 3517      655F7265 
 3517      675F7772 
 3517      69746528 
 3518 0033 6174655F 		.ascii	"ate_tbl_t),&entry)\000"
 3518      74626C5F 
 3518      74292C26 
 3518      656E7472 
 3518      792900
 3519              		.section	.text.fal_tiger_vlan_igr_trans_table_del,"ax",%progbits
 3520              		.align	1
 3521              		.global	fal_tiger_vlan_igr_trans_table_del
 3522              		.syntax unified
 3523              		.thumb
 3524              		.thumb_func
 3526              	fal_tiger_vlan_igr_trans_table_del:
 3527              	.LVL406:
 3528              	.LFB14:
 310:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 311:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 312:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_igr_trans_table_del(yt_unit_t unit, yt_trans_tbl_id_t entry_id)
 313:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 3529              		.loc 1 313 1 is_stmt 1 view -0
 3530              		.cfi_startproc
 3531              		@ args = 0, pretend = 0, frame = 8
 3532              		@ frame_needed = 0, uses_anonymous_args = 0
 3533              		.loc 1 313 1 is_stmt 0 view .LVU891
 3534 0000 70B5     		push	{r4, r5, r6, lr}
 3535              		.cfi_def_cfa_offset 16
 3536              		.cfi_offset 4, -16
 3537              		.cfi_offset 5, -12
 3538              		.cfi_offset 6, -8
 3539              		.cfi_offset 14, -4
 3540 0002 84B0     		sub	sp, sp, #16
 3541              		.cfi_def_cfa_offset 32
 314:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     vlan_xlate_tbl_t entry;
 3542              		.loc 1 314 5 is_stmt 1 view .LVU892
 315:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 3543              		.loc 1 315 5 view .LVU893
 3544              	.LVL407:
 316:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_XLATE_ENTRY_NUM(unit) <= entry_id, CMM_ERR_EXCEED_RANGE);
 3545              		.loc 1 317 5 view .LVU894
 3546              		.loc 1 317 5 view .LVU895
 3547 0004 344B     		ldr	r3, .L213
 3548 0006 53F82030 		ldr	r3, [r3, r0, lsl #2]
 3549 000a D3F8AC30 		ldr	r3, [r3, #172]
 3550 000e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 3551 0010 8B42     		cmp	r3, r1
 3552 0012 12D9     		bls	.L208
 3553 0014 0546     		mov	r5, r0
 3554 0016 0E46     		mov	r6, r1
 3555              		.loc 1 317 5 discriminator 2 view .LVU896
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3556              		.loc 1 318 5 discriminator 2 view .LVU897
 3557              		.loc 1 318 5 discriminator 2 view .LVU898
 3558 0018 02AB     		add	r3, sp, #8
 3559 001a 0093     		str	r3, [sp]
 3560 001c 0823     		movs	r3, #8
 3561 001e 0A46     		mov	r2, r1
 3562 0020 3321     		movs	r1, #51
 3563              	.LVL408:
 3564              		.loc 1 318 5 is_stmt 0 discriminator 2 view .LVU899
 3565 0022 FFF7FEFF 		bl	hal_table_reg_read
 3566              	.LVL409:
 3567              		.loc 1 318 5 discriminator 2 view .LVU900
 3568 0026 0446     		mov	r4, r0
 3569              	.LVL410:
 3570              		.loc 1 318 5 discriminator 2 view .LVU901
 3571 0028 10F0FF03 		ands	r3, r0, #255
 3572 002c 24D0     		beq	.L203
 3573              		.loc 1 318 5 is_stmt 1 discriminator 1 view .LVU902
 3574              		.loc 1 318 5 discriminator 1 view .LVU903
 3575 002e 2B4A     		ldr	r2, .L213+4
 3576 0030 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3577 0032 012A     		cmp	r2, #1
 3578 0034 10D8     		bhi	.L209
 3579              	.LVL411:
 3580              	.L204:
 3581              		.loc 1 318 5 discriminator 5 view .LVU904
 3582              		.loc 1 318 5 discriminator 5 view .LVU905
 3583              		.loc 1 318 5 discriminator 5 view .LVU906
 3584 0036 E0B2     		uxtb	r0, r4
 3585 0038 04E0     		b	.L199
 3586              	.LVL412:
 3587              	.L208:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3588              		.loc 1 317 5 discriminator 1 view .LVU907
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3589              		.loc 1 317 5 discriminator 1 view .LVU908
 3590 003a 284B     		ldr	r3, .L213+4
 3591 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3592 003e 012B     		cmp	r3, #1
 3593 0040 02D8     		bhi	.L210
 3594              	.LVL413:
 3595              	.L201:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3596              		.loc 1 317 5 discriminator 5 view .LVU909
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3597              		.loc 1 317 5 discriminator 5 view .LVU910
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3598              		.loc 1 317 5 discriminator 5 view .LVU911
 3599 0042 1120     		movs	r0, #17
 3600              	.LVL414:
 3601              	.L199:
 319:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 320:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_SRC_PORT_MASKf, &entry, 0);
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry
 322:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 323:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 324:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3602              		.loc 1 324 1 is_stmt 0 view .LVU912
 3603 0044 04B0     		add	sp, sp, #16
 3604              		.cfi_remember_state
 3605              		.cfi_def_cfa_offset 16
 3606              		@ sp needed
 3607 0046 70BD     		pop	{r4, r5, r6, pc}
 3608              	.LVL415:
 3609              	.L210:
 3610              		.cfi_restore_state
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3611              		.loc 1 317 5 is_stmt 1 discriminator 3 view .LVU913
 3612              	.LBB73:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3613              		.loc 1 317 5 discriminator 3 view .LVU914
 3614 0048 254B     		ldr	r3, .L213+8
 3615 004a 5A6C     		ldr	r2, [r3, #68]
 3616 004c 254B     		ldr	r3, .L213+12
 3617 004e 9968     		ldr	r1, [r3, #8]
 3618              	.LVL416:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3619              		.loc 1 317 5 is_stmt 0 discriminator 3 view .LVU915
 3620 0050 2548     		ldr	r0, .L213+16
 3621              	.LVL417:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3622              		.loc 1 317 5 discriminator 3 view .LVU916
 3623 0052 FFF7FEFF 		bl	osal_printf
 3624              	.LVL418:
 3625 0056 F4E7     		b	.L201
 3626              	.LVL419:
 3627              	.L209:
 317:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry)
 3628              		.loc 1 317 5 discriminator 3 view .LVU917
 3629              	.LBE73:
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3630              		.loc 1 318 5 is_stmt 1 discriminator 3 view .LVU918
 3631              	.LBB74:
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3632              		.loc 1 318 5 discriminator 3 view .LVU919
 3633 0058 142B     		cmp	r3, #20
 3634 005a 28BF     		it	cs
 3635 005c 1423     		movcs	r3, #20
 3636 005e 1A46     		mov	r2, r3
 3637 0060 224B     		ldr	r3, .L213+20
 3638 0062 0093     		str	r3, [sp]
 3639 0064 224B     		ldr	r3, .L213+24
 3640 0066 1E49     		ldr	r1, .L213+8
 3641 0068 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3642 006c 1D49     		ldr	r1, .L213+12
 3643 006e 8968     		ldr	r1, [r1, #8]
 3644 0070 2048     		ldr	r0, .L213+28
 3645              	.LVL420:
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3646              		.loc 1 318 5 is_stmt 0 discriminator 3 view .LVU920
 3647 0072 FFF7FEFF 		bl	osal_printf
 3648              	.LVL421:
 3649 0076 DEE7     		b	.L204
 3650              	.LVL422:
 3651              	.L203:
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3652              		.loc 1 318 5 discriminator 3 view .LVU921
 3653              	.LBE74:
 318:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3654              		.loc 1 318 5 is_stmt 1 discriminator 2 view .LVU922
 319:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3655              		.loc 1 319 5 discriminator 2 view .LVU923
 3656 0078 02AC     		add	r4, sp, #8
 3657 007a 0023     		movs	r3, #0
 3658 007c 2246     		mov	r2, r4
 3659 007e 1946     		mov	r1, r3
 3660 0080 3320     		movs	r0, #51
 3661              	.LVL423:
 319:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(VLAN_XLATE_TBLm, VLAN_XLATE_TBL_VALIDf, &entry, YT_DISABLE);
 3662              		.loc 1 319 5 is_stmt 0 discriminator 2 view .LVU924
 3663 0082 FFF7FEFF 		bl	hal_tbl_reg_field_set
 3664              	.LVL424:
 320:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, VLAN_XLATE_TBLm, entry_id, sizeof(vlan_xlate_tbl_t), &entry
 3665              		.loc 1 320 5 is_stmt 1 discriminator 2 view .LVU925
 3666 0086 0023     		movs	r3, #0
 3667 0088 2246     		mov	r2, r4
 3668 008a 0A21     		movs	r1, #10
 3669 008c 3320     		movs	r0, #51
 3670 008e FFF7FEFF 		bl	hal_tbl_reg_field_set
 3671              	.LVL425:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3672              		.loc 1 321 5 discriminator 2 view .LVU926
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3673              		.loc 1 321 5 discriminator 2 view .LVU927
 3674 0092 0094     		str	r4, [sp]
 3675 0094 0823     		movs	r3, #8
 3676 0096 3246     		mov	r2, r6
 3677 0098 3321     		movs	r1, #51
 3678 009a 2846     		mov	r0, r5
 3679 009c FFF7FEFF 		bl	hal_table_reg_write
 3680              	.LVL426:
 3681 00a0 0446     		mov	r4, r0
 3682              	.LVL427:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3683              		.loc 1 321 5 is_stmt 0 discriminator 2 view .LVU928
 3684 00a2 10F0FF03 		ands	r3, r0, #255
 3685 00a6 01D1     		bne	.L211
 323:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3686              		.loc 1 323 12 view .LVU929
 3687 00a8 0020     		movs	r0, #0
 3688              	.LVL428:
 323:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3689              		.loc 1 323 12 view .LVU930
 3690 00aa CBE7     		b	.L199
 3691              	.LVL429:
 3692              	.L211:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3693              		.loc 1 321 5 is_stmt 1 discriminator 1 view .LVU931
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3694              		.loc 1 321 5 discriminator 1 view .LVU932
 3695 00ac 0B4A     		ldr	r2, .L213+4
 3696 00ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3697 00b0 012A     		cmp	r2, #1
 3698 00b2 01D8     		bhi	.L212
 3699              	.LVL430:
 3700              	.L205:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3701              		.loc 1 321 5 discriminator 5 view .LVU933
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3702              		.loc 1 321 5 discriminator 5 view .LVU934
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3703              		.loc 1 321 5 discriminator 5 view .LVU935
 3704 00b4 E0B2     		uxtb	r0, r4
 3705 00b6 C5E7     		b	.L199
 3706              	.LVL431:
 3707              	.L212:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3708              		.loc 1 321 5 discriminator 3 view .LVU936
 3709              	.LBB75:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3710              		.loc 1 321 5 discriminator 3 view .LVU937
 3711 00b8 142B     		cmp	r3, #20
 3712 00ba 28BF     		it	cs
 3713 00bc 1423     		movcs	r3, #20
 3714 00be 1A46     		mov	r2, r3
 3715 00c0 0A4B     		ldr	r3, .L213+20
 3716 00c2 0093     		str	r3, [sp]
 3717 00c4 0C4B     		ldr	r3, .L213+32
 3718 00c6 0649     		ldr	r1, .L213+8
 3719 00c8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3720 00cc 0549     		ldr	r1, .L213+12
 3721 00ce 8968     		ldr	r1, [r1, #8]
 3722 00d0 0848     		ldr	r0, .L213+28
 3723              	.LVL432:
 321:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3724              		.loc 1 321 5 is_stmt 0 discriminator 3 view .LVU938
 3725 00d2 FFF7FEFF 		bl	osal_printf
 3726              	.LVL433:
 3727 00d6 EDE7     		b	.L205
 3728              	.L214:
 3729              		.align	2
 3730              	.L213:
 3731 00d8 00000000 		.word	gpSwitchUnit
 3732 00dc 00000000 		.word	yt_debug_level
 3733 00e0 00000000 		.word	_yt_errmsg
 3734 00e4 00000000 		.word	_yt_prompt_msg
 3735 00e8 00000000 		.word	.LC3
 3736 00ec 00000000 		.word	__FUNCTION__.3
 3737 00f0 00000000 		.word	.LC12
 3738 00f4 50000000 		.word	.LC1
 3739 00f8 00000000 		.word	.LC14
 3740              	.LBE75:
 3741              		.cfi_endproc
 3742              	.LFE14:
 3744              		.section	.rodata.fal_tiger_vlan_egr_trans_table_add.str1.4,"aMS",%progbits,1
 3745              		.align	2
 3746              	.LC15:
 3747 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,222,entry_idx,sizeof(egr_vl"
 3747      7461626C 
 3747      655F7265 
 3747      675F7265 
 3747      61642875 
 3748 0033 616E5F74 		.ascii	"an_trans_rule_ctrln_t),&entry)\000"
 3748      72616E73 
 3748      5F72756C 
 3748      655F6374 
 3748      726C6E5F 
 3749 0052 0000     		.align	2
 3750              	.LC16:
 3751 0054 68616C5F 		.ascii	"hal_table_reg_write(unit,222,entry_idx,sizeof(egr_v"
 3751      7461626C 
 3751      655F7265 
 3751      675F7772 
 3751      69746528 
 3752 0087 6C616E5F 		.ascii	"lan_trans_rule_ctrln_t),&entry)\000"
 3752      7472616E 
 3752      735F7275 
 3752      6C655F63 
 3752      74726C6E 
 3753 00a7 00       		.align	2
 3754              	.LC17:
 3755 00a8 68616C5F 		.ascii	"hal_table_reg_write(unit,223,entry_idx,sizeof(egr_v"
 3755      7461626C 
 3755      655F7265 
 3755      675F7772 
 3755      69746528 
 3756 00db 6C616E5F 		.ascii	"lan_trans_rule_ctrl1n_t),&entry1)\000"
 3756      7472616E 
 3756      735F7275 
 3756      6C655F63 
 3756      74726C31 
 3757 00fd 000000   		.align	2
 3758              	.LC18:
 3759 0100 68616C5F 		.ascii	"hal_table_reg_write(unit,224,entry_idx,sizeof(egr_v"
 3759      7461626C 
 3759      655F7265 
 3759      675F7772 
 3759      69746528 
 3760 0133 6C616E5F 		.ascii	"lan_trans_data_ctrln_t),&entry_data)\000"
 3760      7472616E 
 3760      735F6461 
 3760      74615F63 
 3760      74726C6E 
 3761              		.section	.text.fal_tiger_vlan_egr_trans_table_add,"ax",%progbits
 3762              		.align	1
 3763              		.global	fal_tiger_vlan_egr_trans_table_add
 3764              		.syntax unified
 3765              		.thumb
 3766              		.thumb_func
 3768              	fal_tiger_vlan_egr_trans_table_add:
 3769              	.LVL434:
 3770              	.LFB15:
 325:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 326:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t fal_tiger_vlan_egr_trans_table_add(yt_unit_t unit, yt_egr_vlan_trans_tbl_t  *pRuleTbl, yt_
 327:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 3771              		.loc 1 327 1 is_stmt 1 view -0
 3772              		.cfi_startproc
 3773              		@ args = 0, pretend = 0, frame = 24
 3774              		@ frame_needed = 0, uses_anonymous_args = 0
 3775              		.loc 1 327 1 is_stmt 0 view .LVU940
 3776 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 3777              		.cfi_def_cfa_offset 28
 3778              		.cfi_offset 4, -28
 3779              		.cfi_offset 5, -24
 3780              		.cfi_offset 6, -20
 3781              		.cfi_offset 7, -16
 3782              		.cfi_offset 8, -12
 3783              		.cfi_offset 9, -8
 3784              		.cfi_offset 14, -4
 3785 0004 89B0     		sub	sp, sp, #36
 3786              		.cfi_def_cfa_offset 64
 3787 0006 0646     		mov	r6, r0
 3788 0008 8946     		mov	r9, r1
 3789 000a 9046     		mov	r8, r2
 3790 000c 1F46     		mov	r7, r3
 328:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_rule_ctrln_t entry;
 3791              		.loc 1 328 5 is_stmt 1 view .LVU941
 329:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_rule_ctrl1n_t entry1;
 3792              		.loc 1 329 5 view .LVU942
 330:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_data_ctrln_t entry_data;
 3793              		.loc 1 330 5 view .LVU943
 331:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 3794              		.loc 1 331 5 view .LVU944
 3795              	.LVL435:
 332:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t  macmask;
 3796              		.loc 1 332 5 view .LVU945
 333:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t  portmask;
 3797              		.loc 1 333 5 view .LVU946
 334:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_trans_tbl_id_t entry_idx;
 3798              		.loc 1 334 5 view .LVU947
 335:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t valid = 0;
 3799              		.loc 1 335 5 view .LVU948
 336:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpPortmask;
 3800              		.loc 1 336 5 view .LVU949
 337:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     for(entry_idx = 0; entry_idx < CAL_VLAN_EGR_XLATE_TBL_NUM(unit); entry_idx++)
 3801              		.loc 1 338 5 view .LVU950
 3802              		.loc 1 338 19 is_stmt 0 view .LVU951
 3803 000e 0024     		movs	r4, #0
 3804              		.loc 1 338 5 view .LVU952
 3805 0010 19E0     		b	.L216
 3806              	.LVL436:
 3807              	.L238:
 339:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_t
 3808              		.loc 1 340 9 is_stmt 1 discriminator 1 view .LVU953
 3809              		.loc 1 340 9 discriminator 1 view .LVU954
 3810 0012 AC4A     		ldr	r2, .L246
 3811 0014 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3812 0016 012A     		cmp	r2, #1
 3813 0018 03D8     		bhi	.L237
 3814              	.LVL437:
 3815              	.L218:
 3816              		.loc 1 340 9 discriminator 5 view .LVU955
 3817              		.loc 1 340 9 discriminator 5 view .LVU956
 3818              		.loc 1 340 9 discriminator 5 view .LVU957
 3819 001a E8B2     		uxtb	r0, r5
 3820              	.LVL438:
 3821              	.L215:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, &tm
 343:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 344:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 345:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****             break;
 346:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         }
 347:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_EGR_XLATE_TBL_NUM(unit) == entry_idx, CMM_ERR_TABLE_FULL);
 349:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 350:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     portmask.portbits[0] = pRuleTbl->valid_port_mask;
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 352:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 353:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_ENABLE);
 354:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, pRuleTb
 355:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_SVID_INCLf, &entry, pRuleTb
 356:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, pRuleTbl
 357:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 358:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, pRuleTbl->vi
 359:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, pRu
 360:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, pRu
 361:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 362:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 363:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, pRuleTbl-
 364:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, pRuleTbl-
 365:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_tran
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 368:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 369:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, pAct
 370:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, pAct
 371:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, pAction
 372:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, pAction
 373:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_DATA_CTRLNm, entry_idx, sizeof(egr_vlan_tran
 375:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 376:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     *pEntry_id = entry_idx;
 377:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 378:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 379:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 3822              		.loc 1 379 1 is_stmt 0 view .LVU958
 3823 001c 09B0     		add	sp, sp, #36
 3824              		.cfi_remember_state
 3825              		.cfi_def_cfa_offset 28
 3826              		@ sp needed
 3827 001e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 3828              	.LVL439:
 3829              	.L237:
 3830              		.cfi_restore_state
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3831              		.loc 1 340 9 is_stmt 1 discriminator 3 view .LVU959
 3832              	.LBB76:
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3833              		.loc 1 340 9 discriminator 3 view .LVU960
 3834 0022 142B     		cmp	r3, #20
 3835 0024 28BF     		it	cs
 3836 0026 1423     		movcs	r3, #20
 3837 0028 1A46     		mov	r2, r3
 3838 002a A74B     		ldr	r3, .L246+4
 3839 002c 0093     		str	r3, [sp]
 3840 002e A74B     		ldr	r3, .L246+8
 3841 0030 A749     		ldr	r1, .L246+12
 3842 0032 51F82220 		ldr	r2, [r1, r2, lsl #2]
 3843 0036 A749     		ldr	r1, .L246+16
 3844 0038 8968     		ldr	r1, [r1, #8]
 3845 003a A748     		ldr	r0, .L246+20
 3846              	.LVL440:
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3847              		.loc 1 340 9 is_stmt 0 discriminator 3 view .LVU961
 3848 003c FFF7FEFF 		bl	osal_printf
 3849              	.LVL441:
 3850 0040 EBE7     		b	.L218
 3851              	.LVL442:
 3852              	.L220:
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3853              		.loc 1 340 9 discriminator 3 view .LVU962
 3854              	.LBE76:
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3855              		.loc 1 338 79 is_stmt 1 discriminator 2 view .LVU963
 3856 0042 0134     		adds	r4, r4, #1
 3857              	.LVL443:
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3858              		.loc 1 338 79 is_stmt 0 discriminator 2 view .LVU964
 3859 0044 A4B2     		uxth	r4, r4
 3860              	.LVL444:
 3861              	.L216:
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3862              		.loc 1 338 34 is_stmt 1 discriminator 1 view .LVU965
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3863              		.loc 1 338 36 is_stmt 0 discriminator 1 view .LVU966
 3864 0046 A54B     		ldr	r3, .L246+24
 3865 0048 53F82630 		ldr	r3, [r3, r6, lsl #2]
 3866 004c D3F8AC30 		ldr	r3, [r3, #172]
 3867 0050 D879     		ldrb	r0, [r3, #7]	@ zero_extendqisi2
 338:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 3868              		.loc 1 338 34 discriminator 1 view .LVU967
 3869 0052 A042     		cmp	r0, r4
 3870 0054 1DD9     		bls	.L221
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3871              		.loc 1 340 9 is_stmt 1 view .LVU968
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3872              		.loc 1 340 9 view .LVU969
 3873 0056 07AB     		add	r3, sp, #28
 3874 0058 0093     		str	r3, [sp]
 3875 005a 0423     		movs	r3, #4
 3876 005c 2246     		mov	r2, r4
 3877 005e DE21     		movs	r1, #222
 3878 0060 3046     		mov	r0, r6
 3879 0062 FFF7FEFF 		bl	hal_table_reg_read
 3880              	.LVL445:
 3881 0066 0546     		mov	r5, r0
 3882              	.LVL446:
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3883              		.loc 1 340 9 is_stmt 0 view .LVU970
 3884 0068 10F0FF03 		ands	r3, r0, #255
 3885 006c D1D1     		bne	.L238
 340:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3886              		.loc 1 340 9 is_stmt 1 discriminator 2 view .LVU971
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3887              		.loc 1 341 9 discriminator 2 view .LVU972
 3888              	.LBB77:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3889              		.loc 1 341 9 discriminator 2 view .LVU973
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3890              		.loc 1 341 9 discriminator 2 view .LVU974
 3891 006e 03AB     		add	r3, sp, #12
 3892 0070 07AA     		add	r2, sp, #28
 3893 0072 0721     		movs	r1, #7
 3894 0074 DE20     		movs	r0, #222
 3895              	.LVL447:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3896              		.loc 1 341 9 is_stmt 0 discriminator 2 view .LVU975
 3897 0076 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3898              	.LVL448:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3899              		.loc 1 341 9 is_stmt 1 discriminator 2 view .LVU976
 3900 007a 039D     		ldr	r5, [sp, #12]
 3901              	.LVL449:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3902              		.loc 1 341 9 is_stmt 0 discriminator 2 view .LVU977
 3903              	.LBE77:
 341:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid)
 3904              		.loc 1 341 9 is_stmt 1 discriminator 2 view .LVU978
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3905              		.loc 1 342 9 discriminator 2 view .LVU979
 3906              	.LBB78:
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3907              		.loc 1 342 9 discriminator 2 view .LVU980
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3908              		.loc 1 342 9 discriminator 2 view .LVU981
 3909 007c 03AB     		add	r3, sp, #12
 3910 007e 07AA     		add	r2, sp, #28
 3911 0080 0321     		movs	r1, #3
 3912 0082 DE20     		movs	r0, #222
 3913 0084 FFF7FEFF 		bl	hal_tbl_reg_field_get
 3914              	.LVL450:
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3915              		.loc 1 342 9 discriminator 2 view .LVU982
 3916 0088 039B     		ldr	r3, [sp, #12]
 3917              	.LVL451:
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3918              		.loc 1 342 9 is_stmt 0 discriminator 2 view .LVU983
 3919              	.LBE78:
 342:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         if (!valid && !tmpPortmask)
 3920              		.loc 1 342 9 is_stmt 1 discriminator 2 view .LVU984
 343:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 3921              		.loc 1 343 9 discriminator 2 view .LVU985
 343:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 3922              		.loc 1 343 12 is_stmt 0 discriminator 2 view .LVU986
 3923 008a 002D     		cmp	r5, #0
 3924 008c D9D1     		bne	.L220
 343:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         {
 3925              		.loc 1 343 20 discriminator 1 view .LVU987
 3926 008e 002B     		cmp	r3, #0
 3927 0090 D7D1     		bne	.L220
 3928              	.LVL452:
 3929              	.L221:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3930              		.loc 1 348 5 is_stmt 1 view .LVU988
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3931              		.loc 1 348 5 view .LVU989
 3932 0092 924B     		ldr	r3, .L246+24
 3933 0094 53F82610 		ldr	r1, [r3, r6, lsl #2]
 3934 0098 D1F8AC30 		ldr	r3, [r1, #172]
 3935 009c DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 3936 009e A342     		cmp	r3, r4
 3937 00a0 05D0     		beq	.L239
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3938              		.loc 1 348 5 discriminator 2 view .LVU990
 350:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 3939              		.loc 1 350 5 discriminator 2 view .LVU991
 350:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_YTPLIST_TO_MLIST(unit, portmask, macmask);
 3940              		.loc 1 350 36 is_stmt 0 discriminator 2 view .LVU992
 3941 00a2 B9F80450 		ldrh	r5, [r9, #4]
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3942              		.loc 1 351 5 is_stmt 1 discriminator 2 view .LVU993
 3943              	.LBB79:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3944              		.loc 1 351 5 discriminator 2 view .LVU994
 3945              	.LVL453:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3946              		.loc 1 351 5 discriminator 2 view .LVU995
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3947              		.loc 1 351 5 discriminator 2 view .LVU996
 3948              	.LBB80:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3949              		.loc 1 351 5 discriminator 2 view .LVU997
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3950              		.loc 1 351 5 discriminator 2 view .LVU998
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3951              		.loc 1 351 5 is_stmt 0 discriminator 2 view .LVU999
 3952 00a6 0023     		movs	r3, #0
 3953              	.LVL454:
 3954              	.L225:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3955              		.loc 1 351 5 is_stmt 1 discriminator 1 view .LVU1000
 3956 00a8 7BB1     		cbz	r3, .L226
 3957              	.LBE80:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3958              		.loc 1 351 5 is_stmt 0 view .LVU1001
 3959 00aa 0023     		movs	r3, #0
 3960              	.LVL455:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3961              		.loc 1 351 5 view .LVU1002
 3962 00ac 18E0     		b	.L227
 3963              	.LVL456:
 3964              	.L239:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3965              		.loc 1 351 5 view .LVU1003
 3966              	.LBE79:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3967              		.loc 1 348 5 is_stmt 1 discriminator 1 view .LVU1004
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3968              		.loc 1 348 5 discriminator 1 view .LVU1005
 3969 00ae 854B     		ldr	r3, .L246
 3970 00b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3971 00b2 012B     		cmp	r3, #1
 3972 00b4 01D8     		bhi	.L240
 3973              	.L224:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3974              		.loc 1 348 5 discriminator 5 view .LVU1006
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3975              		.loc 1 348 5 discriminator 5 view .LVU1007
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3976              		.loc 1 348 5 discriminator 5 view .LVU1008
 3977 00b6 0820     		movs	r0, #8
 3978 00b8 B0E7     		b	.L215
 3979              	.L240:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3980              		.loc 1 348 5 discriminator 3 view .LVU1009
 3981              	.LBB84:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3982              		.loc 1 348 5 discriminator 3 view .LVU1010
 3983 00ba 854B     		ldr	r3, .L246+12
 3984 00bc 1A6A     		ldr	r2, [r3, #32]
 3985 00be 854B     		ldr	r3, .L246+16
 3986 00c0 9968     		ldr	r1, [r3, #8]
 3987 00c2 8748     		ldr	r0, .L246+28
 3988 00c4 FFF7FEFF 		bl	osal_printf
 3989              	.LVL457:
 3990 00c8 F5E7     		b	.L224
 3991              	.LVL458:
 3992              	.L226:
 348:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3993              		.loc 1 348 5 is_stmt 0 discriminator 3 view .LVU1011
 3994              	.LBE84:
 3995              	.LBB85:
 3996              	.LBB81:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 3997              		.loc 1 351 5 is_stmt 1 discriminator 3 view .LVU1012
 3998 00ca 08AA     		add	r2, sp, #32
 3999 00cc 02EB8302 		add	r2, r2, r3, lsl #2
 4000 00d0 0020     		movs	r0, #0
 4001 00d2 42F8100C 		str	r0, [r2, #-16]
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4002              		.loc 1 351 5 discriminator 3 view .LVU1013
 4003 00d6 0133     		adds	r3, r3, #1
 4004              	.LVL459:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4005              		.loc 1 351 5 is_stmt 0 discriminator 3 view .LVU1014
 4006 00d8 DBB2     		uxtb	r3, r3
 4007              	.LVL460:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4008              		.loc 1 351 5 discriminator 3 view .LVU1015
 4009 00da E5E7     		b	.L225
 4010              	.LVL461:
 4011              	.L228:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4012              		.loc 1 351 5 discriminator 3 view .LVU1016
 4013              	.LBE81:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4014              		.loc 1 351 5 is_stmt 1 discriminator 16 view .LVU1017
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4015              		.loc 1 351 5 discriminator 16 view .LVU1018
 4016 00dc 0133     		adds	r3, r3, #1
 4017              	.LVL462:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4018              		.loc 1 351 5 is_stmt 0 discriminator 16 view .LVU1019
 4019 00de DBB2     		uxtb	r3, r3
 4020              	.LVL463:
 4021              	.L227:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4022              		.loc 1 351 5 is_stmt 1 discriminator 17 view .LVU1020
 4023 00e0 0A7D     		ldrb	r2, [r1, #20]	@ zero_extendqisi2
 4024 00e2 9A42     		cmp	r2, r3
 4025 00e4 1ED9     		bls	.L241
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4026              		.loc 1 351 5 discriminator 18 view .LVU1021
 4027              	.LBB82:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4028              		.loc 1 351 5 discriminator 18 view .LVU1022
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4029              		.loc 1 351 5 discriminator 18 view .LVU1023
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4030              		.loc 1 351 5 discriminator 18 view .LVU1024
 4031              	.LVL464:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4032              		.loc 1 351 5 discriminator 18 view .LVU1025
 4033 00e6 03F01F00 		and	r0, r3, #31
 4034              	.LVL465:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4035              		.loc 1 351 5 discriminator 18 view .LVU1026
 4036 00ea 1F2B     		cmp	r3, #31
 4037 00ec F6D8     		bhi	.L228
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4038              		.loc 1 351 5 is_stmt 0 discriminator 6 view .LVU1027
 4039 00ee 0122     		movs	r2, #1
 4040 00f0 8240     		lsls	r2, r2, r0
 4041 00f2 1542     		tst	r5, r2
 4042 00f4 F2D0     		beq	.L228
 4043              	.LVL466:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4044              		.loc 1 351 5 discriminator 6 view .LVU1028
 4045              	.LBE82:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4046              		.loc 1 351 5 is_stmt 1 view .LVU1029
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4047              		.loc 1 351 5 view .LVU1030
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4048              		.loc 1 351 5 view .LVU1031
 4049              	.LBB83:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4050              		.loc 1 351 5 view .LVU1032
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4051              		.loc 1 351 5 view .LVU1033
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4052              		.loc 1 351 5 view .LVU1034
 4053 00f6 9A1D     		adds	r2, r3, #6
 4054 00f8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4055 00fc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4056 00fe 5009     		lsrs	r0, r2, #5
 4057              	.LVL467:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4058              		.loc 1 351 5 view .LVU1035
 4059 0100 02F01F0E 		and	lr, r2, #31
 4060              	.LVL468:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4061              		.loc 1 351 5 view .LVU1036
 4062 0104 1F2A     		cmp	r2, #31
 4063 0106 E9D8     		bhi	.L228
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4064              		.loc 1 351 5 discriminator 14 view .LVU1037
 4065 0108 08AA     		add	r2, sp, #32
 4066 010a 02EB8000 		add	r0, r2, r0, lsl #2
 4067              	.LVL469:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4068              		.loc 1 351 5 is_stmt 0 discriminator 14 view .LVU1038
 4069 010e 50F8102C 		ldr	r2, [r0, #-16]
 4070 0112 4FF0010C 		mov	ip, #1
 4071 0116 0CFA0EFC 		lsl	ip, ip, lr
 4072 011a 42EA0C02 		orr	r2, r2, ip
 4073 011e 40F8102C 		str	r2, [r0, #-16]
 4074 0122 DBE7     		b	.L228
 4075              	.LVL470:
 4076              	.L241:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4077              		.loc 1 351 5 discriminator 14 view .LVU1039
 4078              	.LBE83:
 4079              	.LBE85:
 351:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4080              		.loc 1 351 5 is_stmt 1 discriminator 19 view .LVU1040
 353:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, pRuleTb
 4081              		.loc 1 353 5 discriminator 19 view .LVU1041
 4082 0124 07AD     		add	r5, sp, #28
 4083 0126 0123     		movs	r3, #1
 4084              	.LVL471:
 353:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, pRuleTb
 4085              		.loc 1 353 5 is_stmt 0 discriminator 19 view .LVU1042
 4086 0128 2A46     		mov	r2, r5
 4087 012a 0721     		movs	r1, #7
 4088 012c DE20     		movs	r0, #222
 4089 012e FFF7FEFF 		bl	hal_tbl_reg_field_set
 4090              	.LVL472:
 354:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_SVID_INCLf, &entry, pRuleTb
 4091              		.loc 1 354 5 is_stmt 1 discriminator 19 view .LVU1043
 4092 0132 99F80130 		ldrb	r3, [r9, #1]	@ zero_extendqisi2
 4093 0136 2A46     		mov	r2, r5
 4094 0138 0621     		movs	r1, #6
 4095 013a DE20     		movs	r0, #222
 4096 013c FFF7FEFF 		bl	hal_tbl_reg_field_set
 4097              	.LVL473:
 355:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, pRuleTbl
 4098              		.loc 1 355 5 discriminator 19 view .LVU1044
 4099 0140 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 4100 0144 2A46     		mov	r2, r5
 4101 0146 0521     		movs	r1, #5
 4102 0148 DE20     		movs	r0, #222
 4103 014a FFF7FEFF 		bl	hal_tbl_reg_field_set
 4104              	.LVL474:
 356:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4105              		.loc 1 356 5 discriminator 19 view .LVU1045
 4106 014e 99F80230 		ldrb	r3, [r9, #2]	@ zero_extendqisi2
 4107 0152 2A46     		mov	r2, r5
 4108 0154 0421     		movs	r1, #4
 4109 0156 DE20     		movs	r0, #222
 4110 0158 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4111              	.LVL475:
 357:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, pRuleTbl->vi
 4112              		.loc 1 357 5 discriminator 19 view .LVU1046
 4113 015c 049B     		ldr	r3, [sp, #16]
 4114 015e 2A46     		mov	r2, r5
 4115 0160 0321     		movs	r1, #3
 4116 0162 DE20     		movs	r0, #222
 4117 0164 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4118              	.LVL476:
 358:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, pRu
 4119              		.loc 1 358 5 discriminator 19 view .LVU1047
 4120 0168 B9F80C30 		ldrh	r3, [r9, #12]
 4121 016c 2A46     		mov	r2, r5
 4122 016e 0221     		movs	r1, #2
 4123 0170 DE20     		movs	r0, #222
 4124 0172 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4125              	.LVL477:
 359:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, pRu
 4126              		.loc 1 359 5 discriminator 19 view .LVU1048
 4127 0176 99F80E30 		ldrb	r3, [r9, #14]	@ zero_extendqisi2
 4128 017a 2A46     		mov	r2, r5
 4129 017c 0121     		movs	r1, #1
 4130 017e DE20     		movs	r0, #222
 4131 0180 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4132              	.LVL478:
 360:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4133              		.loc 1 360 5 discriminator 19 view .LVU1049
 4134 0184 99F80F30 		ldrb	r3, [r9, #15]	@ zero_extendqisi2
 4135 0188 2A46     		mov	r2, r5
 4136 018a 0021     		movs	r1, #0
 4137 018c DE20     		movs	r0, #222
 4138 018e FFF7FEFF 		bl	hal_tbl_reg_field_set
 4139              	.LVL479:
 362:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, pRuleTbl-
 4140              		.loc 1 362 5 discriminator 19 view .LVU1050
 4141 0192 99F80630 		ldrb	r3, [r9, #6]	@ zero_extendqisi2
 4142 0196 06AA     		add	r2, sp, #24
 4143 0198 0221     		movs	r1, #2
 4144 019a DF20     		movs	r0, #223
 4145 019c FFF7FEFF 		bl	hal_tbl_reg_field_set
 4146              	.LVL480:
 363:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, pRuleTbl-
 4147              		.loc 1 363 5 discriminator 19 view .LVU1051
 4148 01a0 B9F80830 		ldrh	r3, [r9, #8]
 4149 01a4 06AA     		add	r2, sp, #24
 4150 01a6 0121     		movs	r1, #1
 4151 01a8 DF20     		movs	r0, #223
 4152 01aa FFF7FEFF 		bl	hal_tbl_reg_field_set
 4153              	.LVL481:
 364:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4154              		.loc 1 364 5 discriminator 19 view .LVU1052
 4155 01ae B9F80A30 		ldrh	r3, [r9, #10]
 4156 01b2 06AA     		add	r2, sp, #24
 4157 01b4 0021     		movs	r1, #0
 4158 01b6 DF20     		movs	r0, #223
 4159 01b8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4160              	.LVL482:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4161              		.loc 1 366 5 discriminator 19 view .LVU1053
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4162              		.loc 1 366 5 discriminator 19 view .LVU1054
 4163 01bc 0095     		str	r5, [sp]
 4164 01be 0423     		movs	r3, #4
 4165 01c0 2246     		mov	r2, r4
 4166 01c2 DE21     		movs	r1, #222
 4167 01c4 3046     		mov	r0, r6
 4168 01c6 FFF7FEFF 		bl	hal_table_reg_write
 4169              	.LVL483:
 4170 01ca 0546     		mov	r5, r0
 4171              	.LVL484:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4172              		.loc 1 366 5 is_stmt 0 discriminator 19 view .LVU1055
 4173 01cc 10F0FF03 		ands	r3, r0, #255
 4174 01d0 15D0     		beq	.L230
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4175              		.loc 1 366 5 is_stmt 1 discriminator 1 view .LVU1056
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4176              		.loc 1 366 5 discriminator 1 view .LVU1057
 4177 01d2 3C4A     		ldr	r2, .L246
 4178 01d4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4179 01d6 012A     		cmp	r2, #1
 4180 01d8 01D8     		bhi	.L242
 4181              	.LVL485:
 4182              	.L231:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4183              		.loc 1 366 5 discriminator 5 view .LVU1058
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4184              		.loc 1 366 5 discriminator 5 view .LVU1059
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4185              		.loc 1 366 5 discriminator 5 view .LVU1060
 4186 01da E8B2     		uxtb	r0, r5
 4187 01dc 1EE7     		b	.L215
 4188              	.LVL486:
 4189              	.L242:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4190              		.loc 1 366 5 discriminator 3 view .LVU1061
 4191              	.LBB86:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4192              		.loc 1 366 5 discriminator 3 view .LVU1062
 4193 01de 142B     		cmp	r3, #20
 4194 01e0 28BF     		it	cs
 4195 01e2 1423     		movcs	r3, #20
 4196 01e4 1A46     		mov	r2, r3
 4197 01e6 384B     		ldr	r3, .L246+4
 4198 01e8 0093     		str	r3, [sp]
 4199 01ea 3E4B     		ldr	r3, .L246+32
 4200 01ec 3849     		ldr	r1, .L246+12
 4201 01ee 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4202 01f2 3849     		ldr	r1, .L246+16
 4203 01f4 8968     		ldr	r1, [r1, #8]
 4204 01f6 3848     		ldr	r0, .L246+20
 4205              	.LVL487:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4206              		.loc 1 366 5 is_stmt 0 discriminator 3 view .LVU1063
 4207 01f8 FFF7FEFF 		bl	osal_printf
 4208              	.LVL488:
 4209 01fc EDE7     		b	.L231
 4210              	.LVL489:
 4211              	.L230:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4212              		.loc 1 366 5 discriminator 3 view .LVU1064
 4213              	.LBE86:
 366:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tra
 4214              		.loc 1 366 5 is_stmt 1 discriminator 2 view .LVU1065
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4215              		.loc 1 367 5 discriminator 2 view .LVU1066
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4216              		.loc 1 367 5 discriminator 2 view .LVU1067
 4217 01fe 06AB     		add	r3, sp, #24
 4218 0200 0093     		str	r3, [sp]
 4219 0202 0423     		movs	r3, #4
 4220 0204 2246     		mov	r2, r4
 4221 0206 DF21     		movs	r1, #223
 4222 0208 3046     		mov	r0, r6
 4223              	.LVL490:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4224              		.loc 1 367 5 is_stmt 0 discriminator 2 view .LVU1068
 4225 020a FFF7FEFF 		bl	hal_table_reg_write
 4226              	.LVL491:
 4227 020e 0546     		mov	r5, r0
 4228              	.LVL492:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4229              		.loc 1 367 5 discriminator 2 view .LVU1069
 4230 0210 10F0FF03 		ands	r3, r0, #255
 4231 0214 15D0     		beq	.L232
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4232              		.loc 1 367 5 is_stmt 1 discriminator 1 view .LVU1070
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4233              		.loc 1 367 5 discriminator 1 view .LVU1071
 4234 0216 2B4A     		ldr	r2, .L246
 4235 0218 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4236 021a 012A     		cmp	r2, #1
 4237 021c 01D8     		bhi	.L243
 4238              	.LVL493:
 4239              	.L233:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4240              		.loc 1 367 5 discriminator 5 view .LVU1072
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4241              		.loc 1 367 5 discriminator 5 view .LVU1073
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4242              		.loc 1 367 5 discriminator 5 view .LVU1074
 4243 021e E8B2     		uxtb	r0, r5
 4244 0220 FCE6     		b	.L215
 4245              	.LVL494:
 4246              	.L243:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4247              		.loc 1 367 5 discriminator 3 view .LVU1075
 4248              	.LBB87:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4249              		.loc 1 367 5 discriminator 3 view .LVU1076
 4250 0222 142B     		cmp	r3, #20
 4251 0224 28BF     		it	cs
 4252 0226 1423     		movcs	r3, #20
 4253 0228 1A46     		mov	r2, r3
 4254 022a 274B     		ldr	r3, .L246+4
 4255 022c 0093     		str	r3, [sp]
 4256 022e 2E4B     		ldr	r3, .L246+36
 4257 0230 2749     		ldr	r1, .L246+12
 4258 0232 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4259 0236 2749     		ldr	r1, .L246+16
 4260 0238 8968     		ldr	r1, [r1, #8]
 4261 023a 2748     		ldr	r0, .L246+20
 4262              	.LVL495:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4263              		.loc 1 367 5 is_stmt 0 discriminator 3 view .LVU1077
 4264 023c FFF7FEFF 		bl	osal_printf
 4265              	.LVL496:
 4266 0240 EDE7     		b	.L233
 4267              	.LVL497:
 4268              	.L232:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4269              		.loc 1 367 5 discriminator 3 view .LVU1078
 4270              	.LBE87:
 367:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 4271              		.loc 1 367 5 is_stmt 1 discriminator 2 view .LVU1079
 369:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, pAct
 4272              		.loc 1 369 5 discriminator 2 view .LVU1080
 4273 0242 05AD     		add	r5, sp, #20
 4274 0244 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 4275 0248 2A46     		mov	r2, r5
 4276 024a 0321     		movs	r1, #3
 4277 024c E020     		movs	r0, #224
 4278              	.LVL498:
 369:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, pAct
 4279              		.loc 1 369 5 is_stmt 0 discriminator 2 view .LVU1081
 4280 024e FFF7FEFF 		bl	hal_tbl_reg_field_set
 4281              	.LVL499:
 370:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, pAction
 4282              		.loc 1 370 5 is_stmt 1 discriminator 2 view .LVU1082
 4283 0252 98F80130 		ldrb	r3, [r8, #1]	@ zero_extendqisi2
 4284 0256 2A46     		mov	r2, r5
 4285 0258 0221     		movs	r1, #2
 4286 025a E020     		movs	r0, #224
 4287 025c FFF7FEFF 		bl	hal_tbl_reg_field_set
 4288              	.LVL500:
 371:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, pAction
 4289              		.loc 1 371 5 discriminator 2 view .LVU1083
 4290 0260 B8F80230 		ldrh	r3, [r8, #2]
 4291 0264 2A46     		mov	r2, r5
 4292 0266 0121     		movs	r1, #1
 4293 0268 E020     		movs	r0, #224
 4294 026a FFF7FEFF 		bl	hal_tbl_reg_field_set
 4295              	.LVL501:
 372:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4296              		.loc 1 372 5 discriminator 2 view .LVU1084
 4297 026e B8F80430 		ldrh	r3, [r8, #4]
 4298 0272 2A46     		mov	r2, r5
 4299 0274 0021     		movs	r1, #0
 4300 0276 E020     		movs	r0, #224
 4301 0278 FFF7FEFF 		bl	hal_tbl_reg_field_set
 4302              	.LVL502:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4303              		.loc 1 374 5 discriminator 2 view .LVU1085
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4304              		.loc 1 374 5 discriminator 2 view .LVU1086
 4305 027c 0095     		str	r5, [sp]
 4306 027e 0423     		movs	r3, #4
 4307 0280 2246     		mov	r2, r4
 4308 0282 E021     		movs	r1, #224
 4309 0284 3046     		mov	r0, r6
 4310 0286 FFF7FEFF 		bl	hal_table_reg_write
 4311              	.LVL503:
 4312 028a 0546     		mov	r5, r0
 4313              	.LVL504:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4314              		.loc 1 374 5 is_stmt 0 discriminator 2 view .LVU1087
 4315 028c 10F0FF03 		ands	r3, r0, #255
 4316 0290 02D1     		bne	.L244
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4317              		.loc 1 374 5 is_stmt 1 discriminator 2 view .LVU1088
 376:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4318              		.loc 1 376 5 discriminator 2 view .LVU1089
 376:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4319              		.loc 1 376 16 is_stmt 0 discriminator 2 view .LVU1090
 4320 0292 3C80     		strh	r4, [r7]	@ movhi
 378:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 4321              		.loc 1 378 5 is_stmt 1 discriminator 2 view .LVU1091
 378:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 4322              		.loc 1 378 12 is_stmt 0 discriminator 2 view .LVU1092
 4323 0294 0020     		movs	r0, #0
 4324              	.LVL505:
 378:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 4325              		.loc 1 378 12 discriminator 2 view .LVU1093
 4326 0296 C1E6     		b	.L215
 4327              	.LVL506:
 4328              	.L244:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4329              		.loc 1 374 5 is_stmt 1 discriminator 1 view .LVU1094
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4330              		.loc 1 374 5 discriminator 1 view .LVU1095
 4331 0298 0A4A     		ldr	r2, .L246
 4332 029a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4333 029c 012A     		cmp	r2, #1
 4334 029e 01D8     		bhi	.L245
 4335              	.LVL507:
 4336              	.L235:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4337              		.loc 1 374 5 discriminator 5 view .LVU1096
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4338              		.loc 1 374 5 discriminator 5 view .LVU1097
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4339              		.loc 1 374 5 discriminator 5 view .LVU1098
 4340 02a0 E8B2     		uxtb	r0, r5
 4341 02a2 BBE6     		b	.L215
 4342              	.LVL508:
 4343              	.L245:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4344              		.loc 1 374 5 discriminator 3 view .LVU1099
 4345              	.LBB88:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4346              		.loc 1 374 5 discriminator 3 view .LVU1100
 4347 02a4 142B     		cmp	r3, #20
 4348 02a6 28BF     		it	cs
 4349 02a8 1423     		movcs	r3, #20
 4350 02aa 1A46     		mov	r2, r3
 4351 02ac 064B     		ldr	r3, .L246+4
 4352 02ae 0093     		str	r3, [sp]
 4353 02b0 0E4B     		ldr	r3, .L246+40
 4354 02b2 0749     		ldr	r1, .L246+12
 4355 02b4 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4356 02b8 0649     		ldr	r1, .L246+16
 4357 02ba 8968     		ldr	r1, [r1, #8]
 4358 02bc 0648     		ldr	r0, .L246+20
 4359              	.LVL509:
 374:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4360              		.loc 1 374 5 is_stmt 0 discriminator 3 view .LVU1101
 4361 02be FFF7FEFF 		bl	osal_printf
 4362              	.LVL510:
 4363 02c2 EDE7     		b	.L235
 4364              	.L247:
 4365              		.align	2
 4366              	.L246:
 4367 02c4 00000000 		.word	yt_debug_level
 4368 02c8 00000000 		.word	__FUNCTION__.2
 4369 02cc 00000000 		.word	.LC15
 4370 02d0 00000000 		.word	_yt_errmsg
 4371 02d4 00000000 		.word	_yt_prompt_msg
 4372 02d8 50000000 		.word	.LC1
 4373 02dc 00000000 		.word	gpSwitchUnit
 4374 02e0 00000000 		.word	.LC3
 4375 02e4 54000000 		.word	.LC16
 4376 02e8 A8000000 		.word	.LC17
 4377 02ec 00010000 		.word	.LC18
 4378              	.LBE88:
 4379              		.cfi_endproc
 4380              	.LFE15:
 4382              		.section	.rodata.fal_tiger_vlan_egr_trans_table_get.str1.4,"aMS",%progbits,1
 4383              		.align	2
 4384              	.LC19:
 4385 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,223,entry_idx,sizeof(egr_vl"
 4385      7461626C 
 4385      655F7265 
 4385      675F7265 
 4385      61642875 
 4386 0033 616E5F74 		.ascii	"an_trans_rule_ctrl1n_t),&entry1)\000"
 4386      72616E73 
 4386      5F72756C 
 4386      655F6374 
 4386      726C316E 
 4387              		.align	2
 4388              	.LC20:
 4389 0054 68616C5F 		.ascii	"hal_table_reg_read(unit,224,entry_idx,sizeof(egr_vl"
 4389      7461626C 
 4389      655F7265 
 4389      675F7265 
 4389      61642875 
 4390 0087 616E5F74 		.ascii	"an_trans_data_ctrln_t),&entry_data)\000"
 4390      72616E73 
 4390      5F646174 
 4390      615F6374 
 4390      726C6E5F 
 4391              		.section	.text.fal_tiger_vlan_egr_trans_table_get,"ax",%progbits
 4392              		.align	1
 4393              		.global	fal_tiger_vlan_egr_trans_table_get
 4394              		.syntax unified
 4395              		.thumb
 4396              		.thumb_func
 4398              	fal_tiger_vlan_egr_trans_table_get:
 4399              	.LVL511:
 4400              	.LFB16:
 380:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 381:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t fal_tiger_vlan_egr_trans_table_get(yt_unit_t unit, yt_trans_tbl_id_t entry_idx, yt_egr_vla
 382:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 4401              		.loc 1 382 1 is_stmt 1 view -0
 4402              		.cfi_startproc
 4403              		@ args = 0, pretend = 0, frame = 24
 4404              		@ frame_needed = 0, uses_anonymous_args = 0
 4405              		.loc 1 382 1 is_stmt 0 view .LVU1103
 4406 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4407              		.cfi_def_cfa_offset 32
 4408              		.cfi_offset 4, -32
 4409              		.cfi_offset 5, -28
 4410              		.cfi_offset 6, -24
 4411              		.cfi_offset 7, -20
 4412              		.cfi_offset 8, -16
 4413              		.cfi_offset 9, -12
 4414              		.cfi_offset 10, -8
 4415              		.cfi_offset 14, -4
 4416 0004 88B0     		sub	sp, sp, #32
 4417              		.cfi_def_cfa_offset 64
 4418 0006 9946     		mov	r9, r3
 383:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_rule_ctrln_t entry;
 4419              		.loc 1 383 5 is_stmt 1 view .LVU1104
 384:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_rule_ctrl1n_t entry1;
 4420              		.loc 1 384 5 view .LVU1105
 385:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_data_ctrln_t entry_data;
 4421              		.loc 1 385 5 view .LVU1106
 386:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 4422              		.loc 1 386 5 view .LVU1107
 4423              	.LVL512:
 387:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t portmask;
 4424              		.loc 1 387 5 view .LVU1108
 388:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     yt_port_mask_t  macmask;
 4425              		.loc 1 388 5 view .LVU1109
 389:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t valid = 0;
 4426              		.loc 1 389 5 view .LVU1110
 390:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     uint32_t tmpPortmask;
 4427              		.loc 1 390 5 view .LVU1111
 391:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_EGR_XLATE_TBL_NUM(unit) <= entry_idx, CMM_ERR_EXCEED_RANGE);
 4428              		.loc 1 392 5 view .LVU1112
 4429              		.loc 1 392 5 view .LVU1113
 4430 0008 9B4B     		ldr	r3, .L272
 4431              	.LVL513:
 4432              		.loc 1 392 5 is_stmt 0 view .LVU1114
 4433 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
 4434 000e D3F8AC30 		ldr	r3, [r3, #172]
 4435 0012 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 4436 0014 8B42     		cmp	r3, r1
 4437 0016 13D9     		bls	.L265
 4438 0018 0646     		mov	r6, r0
 4439 001a 0F46     		mov	r7, r1
 4440 001c 9046     		mov	r8, r2
 4441              		.loc 1 392 5 is_stmt 1 discriminator 2 view .LVU1115
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4442              		.loc 1 393 5 discriminator 2 view .LVU1116
 4443              		.loc 1 393 5 discriminator 2 view .LVU1117
 4444 001e 07AB     		add	r3, sp, #28
 4445 0020 0093     		str	r3, [sp]
 4446 0022 0423     		movs	r3, #4
 4447 0024 0A46     		mov	r2, r1
 4448              	.LVL514:
 4449              		.loc 1 393 5 is_stmt 0 discriminator 2 view .LVU1118
 4450 0026 DE21     		movs	r1, #222
 4451              	.LVL515:
 4452              		.loc 1 393 5 discriminator 2 view .LVU1119
 4453 0028 FFF7FEFF 		bl	hal_table_reg_read
 4454              	.LVL516:
 4455              		.loc 1 393 5 discriminator 2 view .LVU1120
 4456 002c 0546     		mov	r5, r0
 4457              	.LVL517:
 4458              		.loc 1 393 5 discriminator 2 view .LVU1121
 4459 002e 10F0FF04 		ands	r4, r0, #255
 4460 0032 25D0     		beq	.L252
 4461              		.loc 1 393 5 is_stmt 1 discriminator 1 view .LVU1122
 4462              		.loc 1 393 5 discriminator 1 view .LVU1123
 4463 0034 914B     		ldr	r3, .L272+4
 4464 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4465 0038 012B     		cmp	r3, #1
 4466 003a 12D8     		bhi	.L266
 4467              	.LVL518:
 4468              	.L253:
 4469              		.loc 1 393 5 discriminator 5 view .LVU1124
 4470              		.loc 1 393 5 discriminator 5 view .LVU1125
 4471              		.loc 1 393 5 discriminator 5 view .LVU1126
 4472 003c EDB2     		uxtb	r5, r5
 4473 003e 04E0     		b	.L248
 4474              	.LVL519:
 4475              	.L265:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4476              		.loc 1 392 5 discriminator 1 view .LVU1127
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4477              		.loc 1 392 5 discriminator 1 view .LVU1128
 4478 0040 8E4B     		ldr	r3, .L272+4
 4479 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4480 0044 012B     		cmp	r3, #1
 4481 0046 04D8     		bhi	.L267
 4482              	.LVL520:
 4483              	.L250:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4484              		.loc 1 392 5 discriminator 5 view .LVU1129
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4485              		.loc 1 392 5 discriminator 5 view .LVU1130
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4486              		.loc 1 392 5 discriminator 5 view .LVU1131
 4487 0048 1125     		movs	r5, #17
 4488              	.LVL521:
 4489              	.L248:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, &tmpPor
 396:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 397:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 398:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pRuleTbl, 0, sizeof(yt_egr_vlan_trans_tbl_t));
 399:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pAction, 0, sizeof(yt_egr_vlan_trans_action_tbl_t));
 400:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         return CMM_ERR_OK;
 401:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 402:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_SVID_INCLf, &entry, &pRuleT
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 408:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tran
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 416:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_DATA_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 422:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 423:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 424:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 4490              		.loc 1 424 1 is_stmt 0 view .LVU1132
 4491 004a 2846     		mov	r0, r5
 4492 004c 08B0     		add	sp, sp, #32
 4493              		.cfi_remember_state
 4494              		.cfi_def_cfa_offset 32
 4495              		@ sp needed
 4496 004e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4497              	.LVL522:
 4498              	.L267:
 4499              		.cfi_restore_state
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4500              		.loc 1 392 5 is_stmt 1 discriminator 3 view .LVU1133
 4501              	.LBB89:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4502              		.loc 1 392 5 discriminator 3 view .LVU1134
 4503 0052 8B4B     		ldr	r3, .L272+8
 4504 0054 5A6C     		ldr	r2, [r3, #68]
 4505              	.LVL523:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4506              		.loc 1 392 5 is_stmt 0 discriminator 3 view .LVU1135
 4507 0056 8B4B     		ldr	r3, .L272+12
 4508 0058 9968     		ldr	r1, [r3, #8]
 4509              	.LVL524:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4510              		.loc 1 392 5 discriminator 3 view .LVU1136
 4511 005a 8B48     		ldr	r0, .L272+16
 4512              	.LVL525:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4513              		.loc 1 392 5 discriminator 3 view .LVU1137
 4514 005c FFF7FEFF 		bl	osal_printf
 4515              	.LVL526:
 4516 0060 F2E7     		b	.L250
 4517              	.LVL527:
 4518              	.L266:
 392:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 4519              		.loc 1 392 5 discriminator 3 view .LVU1138
 4520              	.LBE89:
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4521              		.loc 1 393 5 is_stmt 1 discriminator 3 view .LVU1139
 4522              	.LBB90:
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4523              		.loc 1 393 5 discriminator 3 view .LVU1140
 4524 0062 142C     		cmp	r4, #20
 4525 0064 28BF     		it	cs
 4526 0066 1424     		movcs	r4, #20
 4527 0068 884B     		ldr	r3, .L272+20
 4528 006a 0093     		str	r3, [sp]
 4529 006c 884B     		ldr	r3, .L272+24
 4530 006e 844A     		ldr	r2, .L272+8
 4531 0070 52F82420 		ldr	r2, [r2, r4, lsl #2]
 4532 0074 8349     		ldr	r1, .L272+12
 4533 0076 8968     		ldr	r1, [r1, #8]
 4534 0078 8648     		ldr	r0, .L272+28
 4535              	.LVL528:
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4536              		.loc 1 393 5 is_stmt 0 discriminator 3 view .LVU1141
 4537 007a FFF7FEFF 		bl	osal_printf
 4538              	.LVL529:
 4539 007e DDE7     		b	.L253
 4540              	.LVL530:
 4541              	.L252:
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4542              		.loc 1 393 5 discriminator 3 view .LVU1142
 4543              	.LBE90:
 393:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4544              		.loc 1 393 5 is_stmt 1 discriminator 2 view .LVU1143
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4545              		.loc 1 394 5 discriminator 2 view .LVU1144
 4546              	.LBB91:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4547              		.loc 1 394 5 discriminator 2 view .LVU1145
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4548              		.loc 1 394 5 discriminator 2 view .LVU1146
 4549 0080 03AB     		add	r3, sp, #12
 4550 0082 07AA     		add	r2, sp, #28
 4551 0084 0721     		movs	r1, #7
 4552 0086 DE20     		movs	r0, #222
 4553              	.LVL531:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4554              		.loc 1 394 5 is_stmt 0 discriminator 2 view .LVU1147
 4555 0088 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4556              	.LVL532:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4557              		.loc 1 394 5 is_stmt 1 discriminator 2 view .LVU1148
 4558 008c DDF80CA0 		ldr	r10, [sp, #12]
 4559              	.LVL533:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4560              		.loc 1 394 5 is_stmt 0 discriminator 2 view .LVU1149
 4561              	.LBE91:
 394:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, &valid);
 4562              		.loc 1 394 5 is_stmt 1 discriminator 2 view .LVU1150
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4563              		.loc 1 395 5 discriminator 2 view .LVU1151
 4564              	.LBB92:
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4565              		.loc 1 395 5 discriminator 2 view .LVU1152
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4566              		.loc 1 395 5 discriminator 2 view .LVU1153
 4567 0090 03AB     		add	r3, sp, #12
 4568 0092 07AA     		add	r2, sp, #28
 4569 0094 0321     		movs	r1, #3
 4570 0096 DE20     		movs	r0, #222
 4571 0098 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4572              	.LVL534:
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4573              		.loc 1 395 5 discriminator 2 view .LVU1154
 4574 009c 039D     		ldr	r5, [sp, #12]
 4575              	.LVL535:
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4576              		.loc 1 395 5 is_stmt 0 discriminator 2 view .LVU1155
 4577              	.LBE92:
 395:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     if (!valid && !tmpPortmask)
 4578              		.loc 1 395 5 is_stmt 1 discriminator 2 view .LVU1156
 396:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 4579              		.loc 1 396 5 discriminator 2 view .LVU1157
 396:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 4580              		.loc 1 396 8 is_stmt 0 discriminator 2 view .LVU1158
 4581 009e BAF1000F 		cmp	r10, #0
 4582 00a2 01D1     		bne	.L254
 396:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     {
 4583              		.loc 1 396 16 discriminator 1 view .LVU1159
 4584 00a4 002D     		cmp	r5, #0
 4585 00a6 35D0     		beq	.L268
 4586              	.L254:
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 4587              		.loc 1 403 5 is_stmt 1 view .LVU1160
 4588              	.LBB93:
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 4589              		.loc 1 403 5 view .LVU1161
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 4590              		.loc 1 403 5 view .LVU1162
 4591 00a8 03AB     		add	r3, sp, #12
 4592 00aa 07AA     		add	r2, sp, #28
 4593 00ac 0521     		movs	r1, #5
 4594 00ae DE20     		movs	r0, #222
 4595 00b0 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4596              	.LVL536:
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 4597              		.loc 1 403 5 view .LVU1163
 4598 00b4 039B     		ldr	r3, [sp, #12]
 4599 00b6 003B     		subs	r3, r3, #0
 4600 00b8 18BF     		it	ne
 4601 00ba 0123     		movne	r3, #1
 4602 00bc 88F80030 		strb	r3, [r8]
 4603              	.LBE93:
 403:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_CVID_INCLf, &entry, &pRuleT
 4604              		.loc 1 403 5 view .LVU1164
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 4605              		.loc 1 404 5 view .LVU1165
 4606              	.LBB94:
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 4607              		.loc 1 404 5 view .LVU1166
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 4608              		.loc 1 404 5 view .LVU1167
 4609 00c0 03AB     		add	r3, sp, #12
 4610 00c2 07AA     		add	r2, sp, #28
 4611 00c4 0621     		movs	r1, #6
 4612 00c6 DE20     		movs	r0, #222
 4613 00c8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4614              	.LVL537:
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 4615              		.loc 1 404 5 view .LVU1168
 4616 00cc 039B     		ldr	r3, [sp, #12]
 4617 00ce 003B     		subs	r3, r3, #0
 4618 00d0 18BF     		it	ne
 4619 00d2 0123     		movne	r3, #1
 4620 00d4 88F80130 		strb	r3, [r8, #1]
 4621              	.LBE94:
 404:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_MVR_INCLf, &entry, &pRuleTb
 4622              		.loc 1 404 5 view .LVU1169
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4623              		.loc 1 405 5 view .LVU1170
 4624              	.LBB95:
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4625              		.loc 1 405 5 view .LVU1171
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4626              		.loc 1 405 5 view .LVU1172
 4627 00d8 03AB     		add	r3, sp, #12
 4628 00da 07AA     		add	r2, sp, #28
 4629 00dc 0421     		movs	r1, #4
 4630 00de DE20     		movs	r0, #222
 4631 00e0 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4632              	.LVL538:
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4633              		.loc 1 405 5 view .LVU1173
 4634 00e4 039B     		ldr	r3, [sp, #12]
 4635 00e6 003B     		subs	r3, r3, #0
 4636 00e8 18BF     		it	ne
 4637 00ea 0123     		movne	r3, #1
 4638 00ec 88F80230 		strb	r3, [r8, #2]
 4639              	.LBE95:
 405:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, macmask
 4640              		.loc 1 405 5 view .LVU1174
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 4641              		.loc 1 406 5 view .LVU1175
 4642              	.LBB96:
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 4643              		.loc 1 406 5 view .LVU1176
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 4644              		.loc 1 406 5 view .LVU1177
 4645 00f0 03AB     		add	r3, sp, #12
 4646 00f2 07AA     		add	r2, sp, #28
 4647 00f4 0321     		movs	r1, #3
 4648 00f6 DE20     		movs	r0, #222
 4649 00f8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4650              	.LVL539:
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 4651              		.loc 1 406 5 view .LVU1178
 4652 00fc 039A     		ldr	r2, [sp, #12]
 4653              	.LBE96:
 406:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CAL_MLIST_TO_YTPLIST(unit, macmask, portmask);
 4654              		.loc 1 406 5 view .LVU1179
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4655              		.loc 1 407 5 view .LVU1180
 4656              	.LBB97:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4657              		.loc 1 407 5 view .LVU1181
 4658              	.LVL540:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4659              		.loc 1 407 5 view .LVU1182
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4660              		.loc 1 407 5 view .LVU1183
 4661              	.LBB98:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4662              		.loc 1 407 5 view .LVU1184
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4663              		.loc 1 407 5 view .LVU1185
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4664              		.loc 1 407 5 is_stmt 0 view .LVU1186
 4665 00fe 2346     		mov	r3, r4
 4666              	.LVL541:
 4667              	.L255:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4668              		.loc 1 407 5 is_stmt 1 discriminator 1 view .LVU1187
 4669 0100 ABB9     		cbnz	r3, .L257
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4670              		.loc 1 407 5 discriminator 3 view .LVU1188
 4671 0102 08A9     		add	r1, sp, #32
 4672 0104 01EB8301 		add	r1, r1, r3, lsl #2
 4673 0108 0020     		movs	r0, #0
 4674 010a 41F8100C 		str	r0, [r1, #-16]
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4675              		.loc 1 407 5 discriminator 3 view .LVU1189
 4676 010e 0133     		adds	r3, r3, #1
 4677              	.LVL542:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4678              		.loc 1 407 5 is_stmt 0 discriminator 3 view .LVU1190
 4679 0110 DBB2     		uxtb	r3, r3
 4680              	.LVL543:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4681              		.loc 1 407 5 discriminator 3 view .LVU1191
 4682 0112 F5E7     		b	.L255
 4683              	.LVL544:
 4684              	.L268:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4685              		.loc 1 407 5 discriminator 3 view .LVU1192
 4686              	.LBE98:
 4687              	.LBE97:
 4688              	.LBB101:
 398:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         osal_memset(pAction, 0, sizeof(yt_egr_vlan_trans_action_tbl_t));
 4689              		.loc 1 398 9 is_stmt 1 view .LVU1193
 4690 0114 1022     		movs	r2, #16
 4691 0116 0021     		movs	r1, #0
 4692 0118 4046     		mov	r0, r8
 4693 011a FFF7FEFF 		bl	osal_memset
 4694              	.LVL545:
 399:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****         return CMM_ERR_OK;
 4695              		.loc 1 399 9 view .LVU1194
 4696 011e 0622     		movs	r2, #6
 4697 0120 0021     		movs	r1, #0
 4698 0122 4846     		mov	r0, r9
 4699 0124 FFF7FEFF 		bl	osal_memset
 4700              	.LVL546:
 400:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 4701              		.loc 1 400 9 view .LVU1195
 400:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 4702              		.loc 1 400 16 is_stmt 0 view .LVU1196
 4703 0128 8FE7     		b	.L248
 4704              	.LVL547:
 4705              	.L258:
 400:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     }
 4706              		.loc 1 400 16 view .LVU1197
 4707              	.LBE101:
 4708              	.LBB102:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4709              		.loc 1 407 5 is_stmt 1 discriminator 16 view .LVU1198
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4710              		.loc 1 407 5 discriminator 16 view .LVU1199
 4711 012a 0134     		adds	r4, r4, #1
 4712              	.LVL548:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4713              		.loc 1 407 5 is_stmt 0 discriminator 16 view .LVU1200
 4714 012c E4B2     		uxtb	r4, r4
 4715              	.LVL549:
 4716              	.L257:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4717              		.loc 1 407 5 is_stmt 1 discriminator 17 view .LVU1201
 4718 012e 524B     		ldr	r3, .L272
 4719 0130 53F82650 		ldr	r5, [r3, r6, lsl #2]
 4720 0134 2B7D     		ldrb	r3, [r5, #20]	@ zero_extendqisi2
 4721 0136 A342     		cmp	r3, r4
 4722 0138 1BD9     		bls	.L269
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4723              		.loc 1 407 5 discriminator 18 view .LVU1202
 4724              	.LBB99:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4725              		.loc 1 407 5 discriminator 18 view .LVU1203
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4726              		.loc 1 407 5 discriminator 18 view .LVU1204
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4727              		.loc 1 407 5 discriminator 18 view .LVU1205
 4728 013a A31D     		adds	r3, r4, #6
 4729 013c 55F82330 		ldr	r3, [r5, r3, lsl #2]
 4730 0140 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 4731              	.LVL550:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4732              		.loc 1 407 5 discriminator 18 view .LVU1206
 4733 0142 05F01F01 		and	r1, r5, #31
 4734              	.LVL551:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4735              		.loc 1 407 5 discriminator 18 view .LVU1207
 4736 0146 1F2D     		cmp	r5, #31
 4737 0148 EFD8     		bhi	.L258
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4738              		.loc 1 407 5 is_stmt 0 discriminator 6 view .LVU1208
 4739 014a 0123     		movs	r3, #1
 4740 014c 8B40     		lsls	r3, r3, r1
 4741 014e 1A42     		tst	r2, r3
 4742 0150 EBD0     		beq	.L258
 4743              	.LVL552:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4744              		.loc 1 407 5 discriminator 6 view .LVU1209
 4745              	.LBE99:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4746              		.loc 1 407 5 is_stmt 1 view .LVU1210
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4747              		.loc 1 407 5 view .LVU1211
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4748              		.loc 1 407 5 view .LVU1212
 4749              	.LBB100:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4750              		.loc 1 407 5 view .LVU1213
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4751              		.loc 1 407 5 view .LVU1214
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4752              		.loc 1 407 5 view .LVU1215
 4753 0152 6309     		lsrs	r3, r4, #5
 4754              	.LVL553:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4755              		.loc 1 407 5 view .LVU1216
 4756 0154 04F01F05 		and	r5, r4, #31
 4757              	.LVL554:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4758              		.loc 1 407 5 view .LVU1217
 4759 0158 1F2C     		cmp	r4, #31
 4760 015a E6D8     		bhi	.L258
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4761              		.loc 1 407 5 discriminator 14 view .LVU1218
 4762 015c 08A9     		add	r1, sp, #32
 4763              	.LVL555:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4764              		.loc 1 407 5 is_stmt 0 discriminator 14 view .LVU1219
 4765 015e 01EB8303 		add	r3, r1, r3, lsl #2
 4766              	.LVL556:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4767              		.loc 1 407 5 discriminator 14 view .LVU1220
 4768 0162 53F8101C 		ldr	r1, [r3, #-16]
 4769 0166 0120     		movs	r0, #1
 4770 0168 A840     		lsls	r0, r0, r5
 4771 016a 0143     		orrs	r1, r1, r0
 4772 016c 43F8101C 		str	r1, [r3, #-16]
 4773 0170 DBE7     		b	.L258
 4774              	.LVL557:
 4775              	.L269:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4776              		.loc 1 407 5 discriminator 14 view .LVU1221
 4777              	.LBE100:
 4778              	.LBE102:
 407:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     pRuleTbl->valid_port_mask = portmask.portbits[0];
 4779              		.loc 1 407 5 is_stmt 1 discriminator 19 view .LVU1222
 408:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tran
 4780              		.loc 1 408 5 discriminator 19 view .LVU1223
 408:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tran
 4781              		.loc 1 408 50 is_stmt 0 discriminator 19 view .LVU1224
 4782 0172 049B     		ldr	r3, [sp, #16]
 408:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRL1Nm, entry_idx, sizeof(egr_vlan_tran
 4783              		.loc 1 408 31 discriminator 19 view .LVU1225
 4784 0174 A8F80430 		strh	r3, [r8, #4]	@ movhi
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4785              		.loc 1 409 5 is_stmt 1 discriminator 19 view .LVU1226
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4786              		.loc 1 409 5 discriminator 19 view .LVU1227
 4787 0178 06AB     		add	r3, sp, #24
 4788 017a 0093     		str	r3, [sp]
 4789 017c 0423     		movs	r3, #4
 4790 017e 3A46     		mov	r2, r7
 4791 0180 DF21     		movs	r1, #223
 4792 0182 3046     		mov	r0, r6
 4793 0184 FFF7FEFF 		bl	hal_table_reg_read
 4794              	.LVL558:
 4795 0188 0546     		mov	r5, r0
 4796              	.LVL559:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4797              		.loc 1 409 5 is_stmt 0 discriminator 19 view .LVU1228
 4798 018a 10F0FF03 		ands	r3, r0, #255
 4799 018e 15D0     		beq	.L260
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4800              		.loc 1 409 5 is_stmt 1 discriminator 1 view .LVU1229
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4801              		.loc 1 409 5 discriminator 1 view .LVU1230
 4802 0190 3A4A     		ldr	r2, .L272+4
 4803 0192 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4804 0194 012A     		cmp	r2, #1
 4805 0196 01D8     		bhi	.L270
 4806              	.LVL560:
 4807              	.L261:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4808              		.loc 1 409 5 discriminator 5 view .LVU1231
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4809              		.loc 1 409 5 discriminator 5 view .LVU1232
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4810              		.loc 1 409 5 discriminator 5 view .LVU1233
 4811 0198 EDB2     		uxtb	r5, r5
 4812 019a 56E7     		b	.L248
 4813              	.LVL561:
 4814              	.L270:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4815              		.loc 1 409 5 discriminator 3 view .LVU1234
 4816              	.LBB103:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4817              		.loc 1 409 5 discriminator 3 view .LVU1235
 4818 019c 142B     		cmp	r3, #20
 4819 019e 28BF     		it	cs
 4820 01a0 1423     		movcs	r3, #20
 4821 01a2 1A46     		mov	r2, r3
 4822 01a4 394B     		ldr	r3, .L272+20
 4823 01a6 0093     		str	r3, [sp]
 4824 01a8 3B4B     		ldr	r3, .L272+32
 4825 01aa 3549     		ldr	r1, .L272+8
 4826 01ac 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4827 01b0 3449     		ldr	r1, .L272+12
 4828 01b2 8968     		ldr	r1, [r1, #8]
 4829 01b4 3748     		ldr	r0, .L272+28
 4830              	.LVL562:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4831              		.loc 1 409 5 is_stmt 0 discriminator 3 view .LVU1236
 4832 01b6 FFF7FEFF 		bl	osal_printf
 4833              	.LVL563:
 4834 01ba EDE7     		b	.L261
 4835              	.LVL564:
 4836              	.L260:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4837              		.loc 1 409 5 discriminator 3 view .LVU1237
 4838              	.LBE103:
 409:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID_RANGE_TYPEf, &entry1,
 4839              		.loc 1 409 5 is_stmt 1 discriminator 2 view .LVU1238
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4840              		.loc 1 410 5 discriminator 2 view .LVU1239
 4841              	.LBB104:
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4842              		.loc 1 410 5 discriminator 2 view .LVU1240
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4843              		.loc 1 410 5 discriminator 2 view .LVU1241
 4844 01bc 03AB     		add	r3, sp, #12
 4845 01be 06AA     		add	r2, sp, #24
 4846 01c0 0221     		movs	r1, #2
 4847 01c2 DF20     		movs	r0, #223
 4848              	.LVL565:
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4849              		.loc 1 410 5 is_stmt 0 discriminator 2 view .LVU1242
 4850 01c4 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4851              	.LVL566:
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4852              		.loc 1 410 5 is_stmt 1 discriminator 2 view .LVU1243
 4853 01c8 039B     		ldr	r3, [sp, #12]
 4854 01ca 88F80630 		strb	r3, [r8, #6]
 4855              	.LBE104:
 410:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID1f, &entry1, &pRuleTbl
 4856              		.loc 1 410 5 discriminator 2 view .LVU1244
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 4857              		.loc 1 411 5 discriminator 2 view .LVU1245
 4858              	.LBB105:
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 4859              		.loc 1 411 5 discriminator 2 view .LVU1246
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 4860              		.loc 1 411 5 discriminator 2 view .LVU1247
 4861 01ce 03AB     		add	r3, sp, #12
 4862 01d0 06AA     		add	r2, sp, #24
 4863 01d2 0121     		movs	r1, #1
 4864 01d4 DF20     		movs	r0, #223
 4865 01d6 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4866              	.LVL567:
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 4867              		.loc 1 411 5 discriminator 2 view .LVU1248
 4868 01da 039B     		ldr	r3, [sp, #12]
 4869 01dc A8F80830 		strh	r3, [r8, #8]	@ movhi
 4870              	.LBE105:
 411:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRL1Nm, EGR_VLAN_TRANS_RULE_CTRL1N_VID2f, &entry1, &pRuleTbl
 4871              		.loc 1 411 5 discriminator 2 view .LVU1249
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 4872              		.loc 1 412 5 discriminator 2 view .LVU1250
 4873              	.LBB106:
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 4874              		.loc 1 412 5 discriminator 2 view .LVU1251
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 4875              		.loc 1 412 5 discriminator 2 view .LVU1252
 4876 01e0 03AB     		add	r3, sp, #12
 4877 01e2 06AA     		add	r2, sp, #24
 4878 01e4 0021     		movs	r1, #0
 4879 01e6 DF20     		movs	r0, #223
 4880 01e8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4881              	.LVL568:
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 4882              		.loc 1 412 5 discriminator 2 view .LVU1253
 4883 01ec 039B     		ldr	r3, [sp, #12]
 4884 01ee A8F80A30 		strh	r3, [r8, #10]	@ movhi
 4885              	.LBE106:
 412:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VID0f, &entry, &pRuleTbl->v
 4886              		.loc 1 412 5 discriminator 2 view .LVU1254
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 4887              		.loc 1 413 5 discriminator 2 view .LVU1255
 4888              	.LBB107:
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 4889              		.loc 1 413 5 discriminator 2 view .LVU1256
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 4890              		.loc 1 413 5 discriminator 2 view .LVU1257
 4891 01f2 03AB     		add	r3, sp, #12
 4892 01f4 07AA     		add	r2, sp, #28
 4893 01f6 0221     		movs	r1, #2
 4894 01f8 DE20     		movs	r0, #222
 4895 01fa FFF7FEFF 		bl	hal_tbl_reg_field_get
 4896              	.LVL569:
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 4897              		.loc 1 413 5 discriminator 2 view .LVU1258
 4898 01fe 039B     		ldr	r3, [sp, #12]
 4899 0200 A8F80C30 		strh	r3, [r8, #12]	@ movhi
 4900              	.LBE107:
 413:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_CTAG_INCLf, &entry, &pR
 4901              		.loc 1 413 5 discriminator 2 view .LVU1259
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 4902              		.loc 1 414 5 discriminator 2 view .LVU1260
 4903              	.LBB108:
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 4904              		.loc 1 414 5 discriminator 2 view .LVU1261
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 4905              		.loc 1 414 5 discriminator 2 view .LVU1262
 4906 0204 03AB     		add	r3, sp, #12
 4907 0206 07AA     		add	r2, sp, #28
 4908 0208 0121     		movs	r1, #1
 4909 020a DE20     		movs	r0, #222
 4910 020c FFF7FEFF 		bl	hal_tbl_reg_field_get
 4911              	.LVL570:
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 4912              		.loc 1 414 5 discriminator 2 view .LVU1263
 4913 0210 039B     		ldr	r3, [sp, #12]
 4914 0212 003B     		subs	r3, r3, #0
 4915 0214 18BF     		it	ne
 4916 0216 0123     		movne	r3, #1
 4917 0218 88F80E30 		strb	r3, [r8, #14]
 4918              	.LBE108:
 414:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PKT_STAG_INCLf, &entry, &pR
 4919              		.loc 1 414 5 discriminator 2 view .LVU1264
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4920              		.loc 1 415 5 discriminator 2 view .LVU1265
 4921              	.LBB109:
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4922              		.loc 1 415 5 discriminator 2 view .LVU1266
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4923              		.loc 1 415 5 discriminator 2 view .LVU1267
 4924 021c 03AB     		add	r3, sp, #12
 4925 021e 07AA     		add	r2, sp, #28
 4926 0220 0021     		movs	r1, #0
 4927 0222 DE20     		movs	r0, #222
 4928 0224 FFF7FEFF 		bl	hal_tbl_reg_field_get
 4929              	.LVL571:
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4930              		.loc 1 415 5 discriminator 2 view .LVU1268
 4931 0228 039B     		ldr	r3, [sp, #12]
 4932 022a 003B     		subs	r3, r3, #0
 4933 022c 18BF     		it	ne
 4934 022e 0123     		movne	r3, #1
 4935 0230 88F80F30 		strb	r3, [r8, #15]
 4936              	.LBE109:
 415:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 4937              		.loc 1 415 5 discriminator 2 view .LVU1269
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4938              		.loc 1 417 5 discriminator 2 view .LVU1270
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4939              		.loc 1 417 5 discriminator 2 view .LVU1271
 4940 0234 05AB     		add	r3, sp, #20
 4941 0236 0093     		str	r3, [sp]
 4942 0238 0423     		movs	r3, #4
 4943 023a 3A46     		mov	r2, r7
 4944 023c E021     		movs	r1, #224
 4945 023e 3046     		mov	r0, r6
 4946 0240 FFF7FEFF 		bl	hal_table_reg_read
 4947              	.LVL572:
 4948 0244 0546     		mov	r5, r0
 4949              	.LVL573:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4950              		.loc 1 417 5 is_stmt 0 discriminator 2 view .LVU1272
 4951 0246 10F0FF03 		ands	r3, r0, #255
 4952 024a 29D0     		beq	.L262
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4953              		.loc 1 417 5 is_stmt 1 discriminator 1 view .LVU1273
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4954              		.loc 1 417 5 discriminator 1 view .LVU1274
 4955 024c 0B4A     		ldr	r2, .L272+4
 4956 024e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4957 0250 012A     		cmp	r2, #1
 4958 0252 01D8     		bhi	.L271
 4959              	.LVL574:
 4960              	.L263:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4961              		.loc 1 417 5 discriminator 5 view .LVU1275
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4962              		.loc 1 417 5 discriminator 5 view .LVU1276
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4963              		.loc 1 417 5 discriminator 5 view .LVU1277
 4964 0254 EDB2     		uxtb	r5, r5
 4965 0256 F8E6     		b	.L248
 4966              	.LVL575:
 4967              	.L271:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4968              		.loc 1 417 5 discriminator 3 view .LVU1278
 4969              	.LBB110:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4970              		.loc 1 417 5 discriminator 3 view .LVU1279
 4971 0258 142B     		cmp	r3, #20
 4972 025a 28BF     		it	cs
 4973 025c 1423     		movcs	r3, #20
 4974 025e 1A46     		mov	r2, r3
 4975 0260 0A4B     		ldr	r3, .L272+20
 4976 0262 0093     		str	r3, [sp]
 4977 0264 0D4B     		ldr	r3, .L272+36
 4978 0266 0649     		ldr	r1, .L272+8
 4979 0268 51F82220 		ldr	r2, [r1, r2, lsl #2]
 4980 026c 0549     		ldr	r1, .L272+12
 4981 026e 8968     		ldr	r1, [r1, #8]
 4982 0270 0848     		ldr	r0, .L272+28
 4983              	.LVL576:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 4984              		.loc 1 417 5 is_stmt 0 discriminator 3 view .LVU1280
 4985 0272 FFF7FEFF 		bl	osal_printf
 4986              	.LVL577:
 4987 0276 EDE7     		b	.L263
 4988              	.L273:
 4989              		.align	2
 4990              	.L272:
 4991 0278 00000000 		.word	gpSwitchUnit
 4992 027c 00000000 		.word	yt_debug_level
 4993 0280 00000000 		.word	_yt_errmsg
 4994 0284 00000000 		.word	_yt_prompt_msg
 4995 0288 00000000 		.word	.LC3
 4996 028c 00000000 		.word	__FUNCTION__.1
 4997 0290 00000000 		.word	.LC15
 4998 0294 50000000 		.word	.LC1
 4999 0298 00000000 		.word	.LC19
 5000 029c 54000000 		.word	.LC20
 5001              	.LVL578:
 5002              	.L262:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 5003              		.loc 1 417 5 discriminator 3 view .LVU1281
 5004              	.LBE110:
 417:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVID_ENf, &entry_data, &pAc
 5005              		.loc 1 417 5 is_stmt 1 discriminator 2 view .LVU1282
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5006              		.loc 1 418 5 discriminator 2 view .LVU1283
 5007              	.LBB111:
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5008              		.loc 1 418 5 discriminator 2 view .LVU1284
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5009              		.loc 1 418 5 discriminator 2 view .LVU1285
 5010 02a0 03AB     		add	r3, sp, #12
 5011 02a2 05AA     		add	r2, sp, #20
 5012 02a4 0321     		movs	r1, #3
 5013 02a6 E020     		movs	r0, #224
 5014              	.LVL579:
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5015              		.loc 1 418 5 is_stmt 0 discriminator 2 view .LVU1286
 5016 02a8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5017              	.LVL580:
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5018              		.loc 1 418 5 is_stmt 1 discriminator 2 view .LVU1287
 5019 02ac 039B     		ldr	r3, [sp, #12]
 5020 02ae 003B     		subs	r3, r3, #0
 5021 02b0 18BF     		it	ne
 5022 02b2 0123     		movne	r3, #1
 5023 02b4 89F80030 		strb	r3, [r9]
 5024              	.LBE111:
 418:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVID_ENf, &entry_data, &pAc
 5025              		.loc 1 418 5 discriminator 2 view .LVU1288
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 5026              		.loc 1 419 5 discriminator 2 view .LVU1289
 5027              	.LBB112:
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 5028              		.loc 1 419 5 discriminator 2 view .LVU1290
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 5029              		.loc 1 419 5 discriminator 2 view .LVU1291
 5030 02b8 03AB     		add	r3, sp, #12
 5031 02ba 05AA     		add	r2, sp, #20
 5032 02bc 0221     		movs	r1, #2
 5033 02be E020     		movs	r0, #224
 5034 02c0 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5035              	.LVL581:
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 5036              		.loc 1 419 5 discriminator 2 view .LVU1292
 5037 02c4 039B     		ldr	r3, [sp, #12]
 5038 02c6 003B     		subs	r3, r3, #0
 5039 02c8 18BF     		it	ne
 5040 02ca 0123     		movne	r3, #1
 5041 02cc 89F80130 		strb	r3, [r9, #1]
 5042              	.LBE112:
 419:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_SVIDf, &entry_data, &pActio
 5043              		.loc 1 419 5 discriminator 2 view .LVU1293
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 5044              		.loc 1 420 5 discriminator 2 view .LVU1294
 5045              	.LBB113:
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 5046              		.loc 1 420 5 discriminator 2 view .LVU1295
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 5047              		.loc 1 420 5 discriminator 2 view .LVU1296
 5048 02d0 03AB     		add	r3, sp, #12
 5049 02d2 05AA     		add	r2, sp, #20
 5050 02d4 0121     		movs	r1, #1
 5051 02d6 E020     		movs	r0, #224
 5052 02d8 FFF7FEFF 		bl	hal_tbl_reg_field_get
 5053              	.LVL582:
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 5054              		.loc 1 420 5 discriminator 2 view .LVU1297
 5055 02dc 039B     		ldr	r3, [sp, #12]
 5056 02de A9F80230 		strh	r3, [r9, #2]	@ movhi
 5057              	.LBE113:
 420:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_GET(EGR_VLAN_TRANS_DATA_CTRLNm, EGR_VLAN_TRANS_DATA_CTRLN_CVIDf, &entry_data, &pActio
 5058              		.loc 1 420 5 discriminator 2 view .LVU1298
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5059              		.loc 1 421 5 discriminator 2 view .LVU1299
 5060              	.LBB114:
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5061              		.loc 1 421 5 discriminator 2 view .LVU1300
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5062              		.loc 1 421 5 discriminator 2 view .LVU1301
 5063 02e2 03AB     		add	r3, sp, #12
 5064 02e4 05AA     		add	r2, sp, #20
 5065 02e6 0021     		movs	r1, #0
 5066 02e8 E020     		movs	r0, #224
 5067 02ea FFF7FEFF 		bl	hal_tbl_reg_field_get
 5068              	.LVL583:
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5069              		.loc 1 421 5 discriminator 2 view .LVU1302
 5070 02ee 039B     		ldr	r3, [sp, #12]
 5071 02f0 A9F80430 		strh	r3, [r9, #4]	@ movhi
 5072              	.LBE114:
 421:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5073              		.loc 1 421 5 discriminator 2 view .LVU1303
 423:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 5074              		.loc 1 423 5 discriminator 2 view .LVU1304
 423:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 5075              		.loc 1 423 12 is_stmt 0 discriminator 2 view .LVU1305
 5076 02f4 0025     		movs	r5, #0
 5077 02f6 A8E6     		b	.L248
 5078              		.cfi_endproc
 5079              	.LFE16:
 5081              		.section	.text.fal_tiger_vlan_egr_trans_table_del,"ax",%progbits
 5082              		.align	1
 5083              		.global	fal_tiger_vlan_egr_trans_table_del
 5084              		.syntax unified
 5085              		.thumb
 5086              		.thumb_func
 5088              	fal_tiger_vlan_egr_trans_table_del:
 5089              	.LVL584:
 5090              	.LFB17:
 425:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 426:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** yt_ret_t  fal_tiger_vlan_egr_trans_table_del(yt_unit_t unit, yt_trans_tbl_id_t entry_idx)
 427:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** {
 5091              		.loc 1 427 1 is_stmt 1 view -0
 5092              		.cfi_startproc
 5093              		@ args = 0, pretend = 0, frame = 8
 5094              		@ frame_needed = 0, uses_anonymous_args = 0
 5095              		.loc 1 427 1 is_stmt 0 view .LVU1307
 5096 0000 70B5     		push	{r4, r5, r6, lr}
 5097              		.cfi_def_cfa_offset 16
 5098              		.cfi_offset 4, -16
 5099              		.cfi_offset 5, -12
 5100              		.cfi_offset 6, -8
 5101              		.cfi_offset 14, -4
 5102 0002 84B0     		sub	sp, sp, #16
 5103              		.cfi_def_cfa_offset 32
 428:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     egr_vlan_trans_rule_ctrln_t entry;
 5104              		.loc 1 428 5 is_stmt 1 view .LVU1308
 429:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     cmm_err_t ret = CMM_ERR_OK;
 5105              		.loc 1 429 5 view .LVU1309
 5106              	.LVL585:
 430:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_PARAM_CHK(CAL_VLAN_EGR_XLATE_TBL_NUM(unit) <= entry_idx, CMM_ERR_EXCEED_RANGE);
 5107              		.loc 1 431 5 view .LVU1310
 5108              		.loc 1 431 5 view .LVU1311
 5109 0004 344B     		ldr	r3, .L288
 5110 0006 53F82030 		ldr	r3, [r3, r0, lsl #2]
 5111 000a D3F8AC30 		ldr	r3, [r3, #172]
 5112 000e DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 5113 0010 8B42     		cmp	r3, r1
 5114 0012 12D9     		bls	.L283
 5115 0014 0546     		mov	r5, r0
 5116 0016 0E46     		mov	r6, r1
 5117              		.loc 1 431 5 discriminator 2 view .LVU1312
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5118              		.loc 1 432 5 discriminator 2 view .LVU1313
 5119              		.loc 1 432 5 discriminator 2 view .LVU1314
 5120 0018 03AB     		add	r3, sp, #12
 5121 001a 0093     		str	r3, [sp]
 5122 001c 0423     		movs	r3, #4
 5123 001e 0A46     		mov	r2, r1
 5124 0020 DE21     		movs	r1, #222
 5125              	.LVL586:
 5126              		.loc 1 432 5 is_stmt 0 discriminator 2 view .LVU1315
 5127 0022 FFF7FEFF 		bl	hal_table_reg_read
 5128              	.LVL587:
 5129              		.loc 1 432 5 discriminator 2 view .LVU1316
 5130 0026 0446     		mov	r4, r0
 5131              	.LVL588:
 5132              		.loc 1 432 5 discriminator 2 view .LVU1317
 5133 0028 10F0FF03 		ands	r3, r0, #255
 5134 002c 24D0     		beq	.L278
 5135              		.loc 1 432 5 is_stmt 1 discriminator 1 view .LVU1318
 5136              		.loc 1 432 5 discriminator 1 view .LVU1319
 5137 002e 2B4A     		ldr	r2, .L288+4
 5138 0030 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5139 0032 012A     		cmp	r2, #1
 5140 0034 10D8     		bhi	.L284
 5141              	.LVL589:
 5142              	.L279:
 5143              		.loc 1 432 5 discriminator 5 view .LVU1320
 5144              		.loc 1 432 5 discriminator 5 view .LVU1321
 5145              		.loc 1 432 5 discriminator 5 view .LVU1322
 5146 0036 E0B2     		uxtb	r0, r4
 5147 0038 04E0     		b	.L274
 5148              	.LVL590:
 5149              	.L283:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5150              		.loc 1 431 5 discriminator 1 view .LVU1323
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5151              		.loc 1 431 5 discriminator 1 view .LVU1324
 5152 003a 284B     		ldr	r3, .L288+4
 5153 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5154 003e 012B     		cmp	r3, #1
 5155 0040 02D8     		bhi	.L285
 5156              	.LVL591:
 5157              	.L276:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5158              		.loc 1 431 5 discriminator 5 view .LVU1325
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5159              		.loc 1 431 5 discriminator 5 view .LVU1326
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5160              		.loc 1 431 5 discriminator 5 view .LVU1327
 5161 0042 1120     		movs	r0, #17
 5162              	.LVL592:
 5163              	.L274:
 433:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 434:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_PORT_MASKf, &entry, 0);
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_tran
 436:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 437:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     return CMM_ERR_OK;
 438:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 5164              		.loc 1 438 1 is_stmt 0 view .LVU1328
 5165 0044 04B0     		add	sp, sp, #16
 5166              		.cfi_remember_state
 5167              		.cfi_def_cfa_offset 16
 5168              		@ sp needed
 5169 0046 70BD     		pop	{r4, r5, r6, pc}
 5170              	.LVL593:
 5171              	.L285:
 5172              		.cfi_restore_state
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5173              		.loc 1 431 5 is_stmt 1 discriminator 3 view .LVU1329
 5174              	.LBB115:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5175              		.loc 1 431 5 discriminator 3 view .LVU1330
 5176 0048 254B     		ldr	r3, .L288+8
 5177 004a 5A6C     		ldr	r2, [r3, #68]
 5178 004c 254B     		ldr	r3, .L288+12
 5179 004e 9968     		ldr	r1, [r3, #8]
 5180              	.LVL594:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5181              		.loc 1 431 5 is_stmt 0 discriminator 3 view .LVU1331
 5182 0050 2548     		ldr	r0, .L288+16
 5183              	.LVL595:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5184              		.loc 1 431 5 discriminator 3 view .LVU1332
 5185 0052 FFF7FEFF 		bl	osal_printf
 5186              	.LVL596:
 5187 0056 F4E7     		b	.L276
 5188              	.LVL597:
 5189              	.L284:
 431:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_trans
 5190              		.loc 1 431 5 discriminator 3 view .LVU1333
 5191              	.LBE115:
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5192              		.loc 1 432 5 is_stmt 1 discriminator 3 view .LVU1334
 5193              	.LBB116:
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5194              		.loc 1 432 5 discriminator 3 view .LVU1335
 5195 0058 142B     		cmp	r3, #20
 5196 005a 28BF     		it	cs
 5197 005c 1423     		movcs	r3, #20
 5198 005e 1A46     		mov	r2, r3
 5199 0060 224B     		ldr	r3, .L288+20
 5200 0062 0093     		str	r3, [sp]
 5201 0064 224B     		ldr	r3, .L288+24
 5202 0066 1E49     		ldr	r1, .L288+8
 5203 0068 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5204 006c 1D49     		ldr	r1, .L288+12
 5205 006e 8968     		ldr	r1, [r1, #8]
 5206 0070 2048     		ldr	r0, .L288+28
 5207              	.LVL598:
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5208              		.loc 1 432 5 is_stmt 0 discriminator 3 view .LVU1336
 5209 0072 FFF7FEFF 		bl	osal_printf
 5210              	.LVL599:
 5211 0076 DEE7     		b	.L279
 5212              	.LVL600:
 5213              	.L278:
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5214              		.loc 1 432 5 discriminator 3 view .LVU1337
 5215              	.LBE116:
 432:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5216              		.loc 1 432 5 is_stmt 1 discriminator 2 view .LVU1338
 433:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5217              		.loc 1 433 5 discriminator 2 view .LVU1339
 5218 0078 03AC     		add	r4, sp, #12
 5219 007a 0023     		movs	r3, #0
 5220 007c 2246     		mov	r2, r4
 5221 007e 0721     		movs	r1, #7
 5222 0080 DE20     		movs	r0, #222
 5223              	.LVL601:
 433:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     HAL_FIELD_SET(EGR_VLAN_TRANS_RULE_CTRLNm, EGR_VLAN_TRANS_RULE_CTRLN_VALIDf, &entry, YT_DISABLE)
 5224              		.loc 1 433 5 is_stmt 0 discriminator 2 view .LVU1340
 5225 0082 FFF7FEFF 		bl	hal_tbl_reg_field_set
 5226              	.LVL602:
 434:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, EGR_VLAN_TRANS_RULE_CTRLNm, entry_idx, sizeof(egr_vlan_tran
 5227              		.loc 1 434 5 is_stmt 1 discriminator 2 view .LVU1341
 5228 0086 0023     		movs	r3, #0
 5229 0088 2246     		mov	r2, r4
 5230 008a 0321     		movs	r1, #3
 5231 008c DE20     		movs	r0, #222
 5232 008e FFF7FEFF 		bl	hal_tbl_reg_field_set
 5233              	.LVL603:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5234              		.loc 1 435 5 discriminator 2 view .LVU1342
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5235              		.loc 1 435 5 discriminator 2 view .LVU1343
 5236 0092 0094     		str	r4, [sp]
 5237 0094 0423     		movs	r3, #4
 5238 0096 3246     		mov	r2, r6
 5239 0098 DE21     		movs	r1, #222
 5240 009a 2846     		mov	r0, r5
 5241 009c FFF7FEFF 		bl	hal_table_reg_write
 5242              	.LVL604:
 5243 00a0 0446     		mov	r4, r0
 5244              	.LVL605:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5245              		.loc 1 435 5 is_stmt 0 discriminator 2 view .LVU1344
 5246 00a2 10F0FF03 		ands	r3, r0, #255
 5247 00a6 01D1     		bne	.L286
 437:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 5248              		.loc 1 437 12 view .LVU1345
 5249 00a8 0020     		movs	r0, #0
 5250              	.LVL606:
 437:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** }
 5251              		.loc 1 437 12 view .LVU1346
 5252 00aa CBE7     		b	.L274
 5253              	.LVL607:
 5254              	.L286:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5255              		.loc 1 435 5 is_stmt 1 discriminator 1 view .LVU1347
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5256              		.loc 1 435 5 discriminator 1 view .LVU1348
 5257 00ac 0B4A     		ldr	r2, .L288+4
 5258 00ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 5259 00b0 012A     		cmp	r2, #1
 5260 00b2 01D8     		bhi	.L287
 5261              	.LVL608:
 5262              	.L280:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5263              		.loc 1 435 5 discriminator 5 view .LVU1349
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5264              		.loc 1 435 5 discriminator 5 view .LVU1350
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5265              		.loc 1 435 5 discriminator 5 view .LVU1351
 5266 00b4 E0B2     		uxtb	r0, r4
 5267 00b6 C5E7     		b	.L274
 5268              	.LVL609:
 5269              	.L287:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5270              		.loc 1 435 5 discriminator 3 view .LVU1352
 5271              	.LBB117:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5272              		.loc 1 435 5 discriminator 3 view .LVU1353
 5273 00b8 142B     		cmp	r3, #20
 5274 00ba 28BF     		it	cs
 5275 00bc 1423     		movcs	r3, #20
 5276 00be 1A46     		mov	r2, r3
 5277 00c0 0A4B     		ldr	r3, .L288+20
 5278 00c2 0093     		str	r3, [sp]
 5279 00c4 0C4B     		ldr	r3, .L288+32
 5280 00c6 0649     		ldr	r1, .L288+8
 5281 00c8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 5282 00cc 0549     		ldr	r1, .L288+12
 5283 00ce 8968     		ldr	r1, [r1, #8]
 5284 00d0 0848     		ldr	r0, .L288+28
 5285              	.LVL610:
 435:../Switch/core/fal/tiger/fal_tiger_vlan_translate.c **** 
 5286              		.loc 1 435 5 is_stmt 0 discriminator 3 view .LVU1354
 5287 00d2 FFF7FEFF 		bl	osal_printf
 5288              	.LVL611:
 5289 00d6 EDE7     		b	.L280
 5290              	.L289:
 5291              		.align	2
 5292              	.L288:
 5293 00d8 00000000 		.word	gpSwitchUnit
 5294 00dc 00000000 		.word	yt_debug_level
 5295 00e0 00000000 		.word	_yt_errmsg
 5296 00e4 00000000 		.word	_yt_prompt_msg
 5297 00e8 00000000 		.word	.LC3
 5298 00ec 00000000 		.word	__FUNCTION__.0
 5299 00f0 00000000 		.word	.LC15
 5300 00f4 50000000 		.word	.LC1
 5301 00f8 54000000 		.word	.LC16
 5302              	.LBE117:
 5303              		.cfi_endproc
 5304              	.LFE17:
 5306              		.section	.rodata.__FUNCTION__.0,"a"
 5307              		.align	2
 5310              	__FUNCTION__.0:
 5311 0000 66616C5F 		.ascii	"fal_tiger_vlan_egr_trans_table_del\000"
 5311      74696765 
 5311      725F766C 
 5311      616E5F65 
 5311      67725F74 
 5312              		.section	.rodata.__FUNCTION__.1,"a"
 5313              		.align	2
 5316              	__FUNCTION__.1:
 5317 0000 66616C5F 		.ascii	"fal_tiger_vlan_egr_trans_table_get\000"
 5317      74696765 
 5317      725F766C 
 5317      616E5F65 
 5317      67725F74 
 5318              		.section	.rodata.__FUNCTION__.2,"a"
 5319              		.align	2
 5322              	__FUNCTION__.2:
 5323 0000 66616C5F 		.ascii	"fal_tiger_vlan_egr_trans_table_add\000"
 5323      74696765 
 5323      725F766C 
 5323      616E5F65 
 5323      67725F74 
 5324              		.section	.rodata.__FUNCTION__.3,"a"
 5325              		.align	2
 5328              	__FUNCTION__.3:
 5329 0000 66616C5F 		.ascii	"fal_tiger_vlan_igr_trans_table_del\000"
 5329      74696765 
 5329      725F766C 
 5329      616E5F69 
 5329      67725F74 
 5330              		.section	.rodata.__FUNCTION__.4,"a"
 5331              		.align	2
 5334              	__FUNCTION__.4:
 5335 0000 66616C5F 		.ascii	"fal_tiger_vlan_igr_trans_table_get\000"
 5335      74696765 
 5335      725F766C 
 5335      616E5F69 
 5335      67725F74 
 5336              		.section	.rodata.__FUNCTION__.5,"a"
 5337              		.align	2
 5340              	__FUNCTION__.5:
 5341 0000 66616C5F 		.ascii	"fal_tiger_vlan_igr_trans_table_add\000"
 5341      74696765 
 5341      725F766C 
 5341      616E5F69 
 5341      67725F74 
 5342              		.section	.rodata.__FUNCTION__.6,"a"
 5343              		.align	2
 5346              	__FUNCTION__.6:
 5347 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_mode_get\000"
 5347      74696765 
 5347      725F766C 
 5347      616E5F74 
 5347      72616E73 
 5348              		.section	.rodata.__FUNCTION__.7,"a"
 5349              		.align	2
 5352              	__FUNCTION__.7:
 5353 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_mode_set\000"
 5353      74696765 
 5353      725F766C 
 5353      616E5F74 
 5353      72616E73 
 5354              		.section	.rodata.__FUNCTION__.8,"a"
 5355              		.align	2
 5358              	__FUNCTION__.8:
 5359 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_port_rangeProfileSel_get\000"
 5359      74696765 
 5359      725F766C 
 5359      616E5F74 
 5359      72616E73 
 5360              		.section	.rodata.__FUNCTION__.9,"a"
 5361              		.align	2
 5364              	__FUNCTION__.9:
 5365 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_port_rangeProfileSel_set\000"
 5365      74696765 
 5365      725F766C 
 5365      616E5F74 
 5365      72616E73 
 5366              		.section	.rodata.__FUNCTION__.10,"a"
 5367              		.align	2
 5370              	__FUNCTION__.10:
 5371 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_rangeProfile_del\000"
 5371      74696765 
 5371      725F766C 
 5371      616E5F74 
 5371      72616E73 
 5372              		.section	.rodata.__FUNCTION__.11,"a"
 5373              		.align	2
 5376              	__FUNCTION__.11:
 5377 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_rangeProfile_get\000"
 5377      74696765 
 5377      725F766C 
 5377      616E5F74 
 5377      72616E73 
 5378              		.section	.rodata.__FUNCTION__.12,"a"
 5379              		.align	2
 5382              	__FUNCTION__.12:
 5383 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_rangeProfile_add\000"
 5383      74696765 
 5383      725F766C 
 5383      616E5F74 
 5383      72616E73 
 5384              		.section	.rodata.__FUNCTION__.13,"a"
 5385              		.align	2
 5388              	__FUNCTION__.13:
 5389 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_untagPvidIgnore_get\000"
 5389      74696765 
 5389      725F766C 
 5389      616E5F74 
 5389      72616E73 
 5390              		.section	.rodata.__FUNCTION__.14,"a"
 5391              		.align	2
 5394              	__FUNCTION__.14:
 5395 0000 66616C5F 		.ascii	"fal_tiger_vlan_trans_untagPvidIgnore_set\000"
 5395      74696765 
 5395      725F766C 
 5395      616E5F74 
 5395      72616E73 
 5396              		.text
 5397              	.Letext0:
 5398              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 5399              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
 5400              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\fal\\chipdef/chipdef.h"
 5401              		.file 5 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\cal/cal_bprofile.h"
 5402              		.file 6 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\cal/cal_mgm.h"
 5403              		.file 7 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\include/yt_vlan.h"
 5404              		.file 8 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\include/yt_vlan_translate.h"
 5405              		.file 9 "../Switch/core/fal/tiger/fal_tiger_entry.h"
 5406              		.file 10 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\hal/hal_mem.h"
DEFINED SYMBOLS
                            *ABS*:00000000 fal_tiger_vlan_translate.c
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:19     .rodata.fal_tiger_vlan_trans_untagPvidIgnore_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:31     .text.fal_tiger_vlan_trans_untagPvidIgnore_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:37     .text.fal_tiger_vlan_trans_untagPvidIgnore_set:00000000 fal_tiger_vlan_trans_untagPvidIgnore_set
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:309    .text.fal_tiger_vlan_trans_untagPvidIgnore_set:0000012c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5394   .rodata.__FUNCTION__.14:00000000 __FUNCTION__.14
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:323    .text.fal_tiger_vlan_trans_untagPvidIgnore_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:329    .text.fal_tiger_vlan_trans_untagPvidIgnore_get:00000000 fal_tiger_vlan_trans_untagPvidIgnore_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:511    .text.fal_tiger_vlan_trans_untagPvidIgnore_get:000000a8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5388   .rodata.__FUNCTION__.13:00000000 __FUNCTION__.13
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:523    .rodata.fal_tiger_vlan_trans_rangeProfile_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:531    .text.fal_tiger_vlan_trans_rangeProfile_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:537    .text.fal_tiger_vlan_trans_rangeProfile_get:00000000 fal_tiger_vlan_trans_rangeProfile_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:896    .text.fal_tiger_vlan_trans_rangeProfile_get:00000148 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5376   .rodata.__FUNCTION__.11:00000000 __FUNCTION__.11
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:909    .rodata.fal_tiger_vlan_trans_rangeProfile_add.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:918    .text.fal_tiger_vlan_trans_rangeProfile_add:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:924    .text.fal_tiger_vlan_trans_rangeProfile_add:00000000 fal_tiger_vlan_trans_rangeProfile_add
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1245   .text.fal_tiger_vlan_trans_rangeProfile_add:00000194 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5382   .rodata.__FUNCTION__.12:00000000 __FUNCTION__.12
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1259   .text.fal_tiger_vlan_trans_rangeProfile_del:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1265   .text.fal_tiger_vlan_trans_rangeProfile_del:00000000 fal_tiger_vlan_trans_rangeProfile_del
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1472   .text.fal_tiger_vlan_trans_rangeProfile_del:000000d8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5370   .rodata.__FUNCTION__.10:00000000 __FUNCTION__.10
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1485   .rodata.fal_tiger_vlan_trans_port_rangeProfileSel_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1494   .text.fal_tiger_vlan_trans_port_rangeProfileSel_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1500   .text.fal_tiger_vlan_trans_port_rangeProfileSel_set:00000000 fal_tiger_vlan_trans_port_rangeProfileSel_set
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1728   .text.fal_tiger_vlan_trans_port_rangeProfileSel_set:000000f0 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5364   .rodata.__FUNCTION__.9:00000000 __FUNCTION__.9
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1743   .text.fal_tiger_vlan_trans_port_rangeProfileSel_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1749   .text.fal_tiger_vlan_trans_port_rangeProfileSel_get:00000000 fal_tiger_vlan_trans_port_rangeProfileSel_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1884   .text.fal_tiger_vlan_trans_port_rangeProfileSel_get:00000080 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5358   .rodata.__FUNCTION__.8:00000000 __FUNCTION__.8
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1896   .text.fal_tiger_vlan_trans_mode_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:1902   .text.fal_tiger_vlan_trans_mode_set:00000000 fal_tiger_vlan_trans_mode_set
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2089   .text.fal_tiger_vlan_trans_mode_set:000000c4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5352   .rodata.__FUNCTION__.7:00000000 __FUNCTION__.7
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2103   .text.fal_tiger_vlan_trans_mode_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2109   .text.fal_tiger_vlan_trans_mode_get:00000000 fal_tiger_vlan_trans_mode_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2244   .text.fal_tiger_vlan_trans_mode_get:00000080 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5346   .rodata.__FUNCTION__.6:00000000 __FUNCTION__.6
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2256   .rodata.fal_tiger_vlan_igr_trans_table_add.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2269   .text.fal_tiger_vlan_igr_trans_table_add:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2275   .text.fal_tiger_vlan_igr_trans_table_add:00000000 fal_tiger_vlan_igr_trans_table_add
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2827   .text.fal_tiger_vlan_igr_trans_table_add:0000029c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5340   .rodata.__FUNCTION__.5:00000000 __FUNCTION__.5
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2842   .rodata.fal_tiger_vlan_igr_trans_table_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2851   .text.fal_tiger_vlan_igr_trans_table_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:2857   .text.fal_tiger_vlan_igr_trans_table_get:00000000 fal_tiger_vlan_igr_trans_table_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3500   .text.fal_tiger_vlan_igr_trans_table_get:00000284 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5334   .rodata.__FUNCTION__.4:00000000 __FUNCTION__.4
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3515   .rodata.fal_tiger_vlan_igr_trans_table_del.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3520   .text.fal_tiger_vlan_igr_trans_table_del:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3526   .text.fal_tiger_vlan_igr_trans_table_del:00000000 fal_tiger_vlan_igr_trans_table_del
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3731   .text.fal_tiger_vlan_igr_trans_table_del:000000d8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5328   .rodata.__FUNCTION__.3:00000000 __FUNCTION__.3
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3745   .rodata.fal_tiger_vlan_egr_trans_table_add.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3762   .text.fal_tiger_vlan_egr_trans_table_add:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:3768   .text.fal_tiger_vlan_egr_trans_table_add:00000000 fal_tiger_vlan_egr_trans_table_add
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:4367   .text.fal_tiger_vlan_egr_trans_table_add:000002c4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5322   .rodata.__FUNCTION__.2:00000000 __FUNCTION__.2
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:4383   .rodata.fal_tiger_vlan_egr_trans_table_get.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:4392   .text.fal_tiger_vlan_egr_trans_table_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:4398   .text.fal_tiger_vlan_egr_trans_table_get:00000000 fal_tiger_vlan_egr_trans_table_get
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:4991   .text.fal_tiger_vlan_egr_trans_table_get:00000278 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5316   .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5010   .text.fal_tiger_vlan_egr_trans_table_get:000002a0 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5082   .text.fal_tiger_vlan_egr_trans_table_del:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5088   .text.fal_tiger_vlan_egr_trans_table_del:00000000 fal_tiger_vlan_egr_trans_table_del
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5293   .text.fal_tiger_vlan_egr_trans_table_del:000000d8 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5310   .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5307   .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5313   .rodata.__FUNCTION__.1:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5319   .rodata.__FUNCTION__.2:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5325   .rodata.__FUNCTION__.3:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5331   .rodata.__FUNCTION__.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5337   .rodata.__FUNCTION__.5:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5343   .rodata.__FUNCTION__.6:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5349   .rodata.__FUNCTION__.7:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5355   .rodata.__FUNCTION__.8:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5361   .rodata.__FUNCTION__.9:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5367   .rodata.__FUNCTION__.10:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5373   .rodata.__FUNCTION__.11:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5379   .rodata.__FUNCTION__.12:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5385   .rodata.__FUNCTION__.13:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc1sqSZl.s:5391   .rodata.__FUNCTION__.14:00000000 $d
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.eec47faa946e01877de19a2f99ee7710
                           .group:00000000 wm4.yt_cmm.h.12.5273de39c1b049d4c73c2c31caf670b1
                           .group:00000000 wm4.yt_vlan.h.27.cbfc53d6b95550ade50fea715c623f6e
                           .group:00000000 wm4.yt_acl.h.25.ad9531373d966dccc96222e31e0234b5
                           .group:00000000 wm4.yt_nic.h.17.4e5ceed38d9cfbd9b5db2d4b069b6961
                           .group:00000000 wm4.yt_loopdetect.h.17.4739c2e436a8e779d4d8c89037b81aea
                           .group:00000000 wm4.yt_multicast.h.17.9c1d51b153e5e1785468d9c0ad6414a4
                           .group:00000000 wm4.yt_port.h.17.f9740394ebf086646c9c567db1605abb
                           .group:00000000 wm4.yt_stat.h.17.f87caec2ee71e59f920ea3778bda3fad
                           .group:00000000 wm4.fal_tiger_mem.h.6.e463db19434e1621ca889542a33dadb5
                           .group:00000000 wm4.hal_mem.h.36.24f0b260778f0666559c98f574a16e4b
                           .group:00000000 wm4.fal_cmm.h.21.abca9355ca9f68b8c1596045f4695bae
                           .group:00000000 wm4.fal_tiger_struct.h.6.65f60ff609860805c56cf9902d7678f2
                           .group:00000000 wm4.fal_tiger_entry.h.5.7362ab6fe03ebf954c0b1cff89cdb238

UNDEFINED SYMBOLS
hal_table_reg_read
osal_printf
hal_tbl_reg_field_get
hal_tbl_reg_field_set
hal_table_reg_write
gcal_inited
gpSwitchUnit
yt_debug_level
_yt_errmsg
_yt_prompt_msg
osal_memset
