library verilog;
use verilog.vl_types.all;
entity system_register is
    port(
        iCLOCK          : in     vl_logic;
        inRESET         : in     vl_logic;
        iREGIST_DATA_VALID: in     vl_logic;
        iREGIST_DATA    : in     vl_logic_vector(31 downto 0);
        oINFO_DATA      : out    vl_logic_vector(31 downto 0)
    );
end system_register;
