////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Thu Jul 25 06:30:15 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13_211;
  wire ddram_a_12_212;
  wire ddram_a_11_213;
  wire ddram_a_10_214;
  wire ddram_a_9_215;
  wire ddram_a_8_216;
  wire ddram_a_7_217;
  wire ddram_a_6_218;
  wire ddram_a_5_219;
  wire ddram_a_4_220;
  wire ddram_a_3_221;
  wire ddram_a_2_222;
  wire ddram_a_1_223;
  wire ddram_a_0_224;
  wire ddram_ba_2_225;
  wire ddram_ba_1_226;
  wire ddram_ba_0_227;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel_238;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_431_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_252;
  wire phase_sys2x_253;
  wire wr_data_en_d_254;
  wire half_rate_phy_phase_sys_320;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_387;
  wire basesoc_vexriscv_ibus_cyc;
  wire \VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_866;
  wire xilinxmultiregimpl1_regs1_867;
  wire basesoc_rom_bus_ack_871;
  wire basesoc_sram_bus_ack_872;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_930;
  wire opsis_i2c_scl_drv_reg_931;
  wire opsis_i2c_scl_r_932;
  wire opsis_i2c_sda_r_933;
  wire suart_sink_ready_934;
  wire suart_uart_clk_txen_965;
  wire suart_source_valid_966;
  wire suart_uart_clk_rxen_997;
  wire suart_tx_old_trigger_998;
  wire suart_rx_old_trigger_999;
  wire phase_sys_1032;
  wire dfi_dfi_p0_rddata_valid_1065;
  wire dfi_dfi_p2_rddata_valid_1130;
  wire basesoc_sdram_cmd_payload_cas_1164;
  wire basesoc_sdram_cmd_payload_we_1165;
  wire basesoc_sdram_generator_done_1166;
  wire basesoc_sdram_dfi_p0_rddata_en_1184;
  wire basesoc_sdram_dfi_p1_rddata_en_1202;
  wire basesoc_sdram_dfi_p1_wrdata_en_1203;
  wire basesoc_sdram_bandwidth_cmd_valid_1204;
  wire basesoc_sdram_bandwidth_cmd_ready_1205;
  wire basesoc_sdram_bandwidth_cmd_is_read_1206;
  wire basesoc_sdram_bandwidth_cmd_is_write_1207;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1209;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1211;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1229;
  wire opsis_i2c_slave_addr_re_1246;
  wire xilinxmultiregimpl0_regs0_1275;
  wire xilinxmultiregimpl1_regs0_1276;
  wire basesoc_sdram_dfi_p0_cas_n_1277;
  wire basesoc_sdram_dfi_p0_ras_n_1278;
  wire basesoc_sdram_dfi_p0_we_n_1279;
  wire basesoc_sdram_dfi_p1_cas_n_1280;
  wire basesoc_sdram_dfi_p1_ras_n_1281;
  wire basesoc_sdram_dfi_p1_we_n_1282;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1284;
  wire basesoc_sdram_cmd_payload_ras_1285;
  wire basesoc_interface_we_1292;
  wire opsisi2c_state_FSM_FFd1_1293;
  wire opsisi2c_state_FSM_FFd2_1294;
  wire opsisi2c_state_FSM_FFd3_1295;
  wire opsisi2c_state_FSM_FFd4_1296;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1298;
  wire refresher_state_FSM_FFd1_1299;
  wire bankmachine0_state_FSM_FFd1_1300;
  wire bankmachine1_state_FSM_FFd1_1301;
  wire bankmachine2_state_FSM_FFd1_1302;
  wire bankmachine3_state_FSM_FFd1_1303;
  wire bankmachine4_state_FSM_FFd1_1304;
  wire bankmachine5_state_FSM_FFd1_1305;
  wire bankmachine6_state_FSM_FFd1_1306;
  wire bankmachine7_state_FSM_FFd1_1307;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1316;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1317;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1318;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1319;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1320;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1321;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1322;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1323;
  wire multiplexer_state_FSM_FFd1_1324;
  wire multiplexer_state_FSM_FFd2_1325;
  wire multiplexer_state_FSM_FFd3_1326;
  wire cache_state_FSM_FFd1_1327;
  wire litedramwishbone2native_state_FSM_FFd1_1328;
  wire basesoc_bus_wishbone_ack_1377;
  wire opsis_i2c_scl_i_1469;
  wire opsis_i2c_sda_i_1470;
  wire opsis_i2c_is_read_1479;
  wire opsis_i2c_data_bit_1480;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988;
  wire basesoc_ctrl_storage_full_31_2162;
  wire basesoc_ctrl_storage_full_30_2163;
  wire basesoc_ctrl_storage_full_29_2164;
  wire basesoc_ctrl_storage_full_27_2165;
  wire basesoc_ctrl_storage_full_26_2166;
  wire basesoc_ctrl_storage_full_24_2167;
  wire basesoc_ctrl_storage_full_23_2168;
  wire basesoc_ctrl_storage_full_22_2169;
  wire basesoc_ctrl_storage_full_19_2170;
  wire basesoc_ctrl_storage_full_17_2171;
  wire basesoc_ctrl_storage_full_16_2172;
  wire basesoc_ctrl_storage_full_15_2173;
  wire basesoc_ctrl_storage_full_13_2174;
  wire basesoc_ctrl_storage_full_11_2175;
  wire basesoc_ctrl_storage_full_8_2176;
  wire basesoc_ctrl_storage_full_7_2177;
  wire basesoc_ctrl_storage_full_2_2178;
  wire basesoc_ctrl_storage_full_1_2179;
  wire basesoc_ctrl_storage_full_0_2180;
  wire opsis_i2c_fx2_reset_storage_full_2183;
  wire opsisi2c_storage_full_2199;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2210;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2211;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2212;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2213;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2214;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2215;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2225;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2226;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2227;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2228;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2229;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2230;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2240;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2241;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2242;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2243;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2244;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2245;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2255;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2256;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2257;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2258;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2259;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2260;
  wire spiflash_bitbang_en_storage_full_2268;
  wire basesoc_en_storage_full_2269;
  wire basesoc_eventmanager_storage_full_2270;
  wire basesoc_ctrl_storage_full_28_2273;
  wire basesoc_ctrl_storage_full_25_2274;
  wire basesoc_ctrl_storage_full_21_2275;
  wire basesoc_ctrl_storage_full_20_2276;
  wire basesoc_ctrl_storage_full_18_2277;
  wire basesoc_ctrl_storage_full_14_2278;
  wire basesoc_ctrl_storage_full_12_2279;
  wire basesoc_ctrl_storage_full_10_2280;
  wire basesoc_ctrl_storage_full_9_2281;
  wire basesoc_ctrl_storage_full_6_2282;
  wire basesoc_ctrl_storage_full_5_2283;
  wire basesoc_ctrl_storage_full_4_2284;
  wire basesoc_ctrl_storage_full_3_2285;
  wire basesoc_zero_pending_2286;
  wire opsis_i2c_data_drv_2287;
  wire suart_tx_busy_2288;
  wire suart_tx_2289;
  wire suart_rx_busy_2290;
  wire suart_tx_pending_2291;
  wire suart_rx_pending_2292;
  wire suart_tx_fifo_readable_2293;
  wire suart_rx_fifo_readable_2294;
  wire spiflash_dq_oe_2295;
  wire spiflash_cs_n_2296;
  wire spiflash_bus_ack_2297;
  wire basesoc_sdram_bankmachine0_row_opened_2298;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2299;
  wire basesoc_sdram_bankmachine0_trccon_ready_2301;
  wire basesoc_sdram_bankmachine0_trascon_ready_2302;
  wire basesoc_sdram_bankmachine1_row_opened_2303;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2304;
  wire basesoc_sdram_bankmachine1_trccon_ready_2306;
  wire basesoc_sdram_bankmachine1_trascon_ready_2307;
  wire basesoc_sdram_bankmachine2_row_opened_2308;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2309;
  wire basesoc_sdram_bankmachine2_trccon_ready_2311;
  wire basesoc_sdram_bankmachine2_trascon_ready_2312;
  wire basesoc_sdram_bankmachine3_row_opened_2313;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2314;
  wire basesoc_sdram_bankmachine3_trccon_ready_2316;
  wire basesoc_sdram_bankmachine3_trascon_ready_2317;
  wire basesoc_sdram_bankmachine4_row_opened_2318;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2319;
  wire basesoc_sdram_bankmachine4_trccon_ready_2321;
  wire basesoc_sdram_bankmachine4_trascon_ready_2322;
  wire basesoc_sdram_bankmachine5_row_opened_2323;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2324;
  wire basesoc_sdram_bankmachine5_trccon_ready_2326;
  wire basesoc_sdram_bankmachine5_trascon_ready_2327;
  wire basesoc_sdram_bankmachine6_row_opened_2328;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2329;
  wire basesoc_sdram_bankmachine6_trccon_ready_2331;
  wire basesoc_sdram_bankmachine6_trascon_ready_2332;
  wire basesoc_sdram_bankmachine7_row_opened_2333;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2334;
  wire basesoc_sdram_bankmachine7_trccon_ready_2336;
  wire basesoc_sdram_bankmachine7_trascon_ready_2337;
  wire basesoc_sdram_trrdcon_count_2345;
  wire basesoc_sdram_trrdcon_ready_2346;
  wire basesoc_sdram_twtrcon_ready_2347;
  wire basesoc_grant_2348;
  wire opsis_i2c_samp_count_2_2379;
  wire basesoc_sdram_bandwidth_counter_22_2380;
  wire basesoc_sdram_bandwidth_counter_21_2381;
  wire basesoc_sdram_bandwidth_counter_20_2382;
  wire basesoc_sdram_bandwidth_counter_19_2383;
  wire basesoc_sdram_bandwidth_counter_18_2384;
  wire basesoc_sdram_bandwidth_counter_17_2385;
  wire basesoc_sdram_bandwidth_counter_16_2386;
  wire basesoc_sdram_bandwidth_counter_15_2387;
  wire basesoc_sdram_bandwidth_counter_14_2388;
  wire basesoc_sdram_bandwidth_counter_13_2389;
  wire basesoc_sdram_bandwidth_counter_12_2390;
  wire basesoc_sdram_bandwidth_counter_11_2391;
  wire basesoc_sdram_bandwidth_counter_10_2392;
  wire basesoc_sdram_bandwidth_counter_9_2393;
  wire basesoc_sdram_bandwidth_counter_8_2394;
  wire basesoc_sdram_bandwidth_counter_7_2395;
  wire basesoc_sdram_bandwidth_counter_6_2396;
  wire basesoc_sdram_bandwidth_counter_5_2397;
  wire basesoc_sdram_bandwidth_counter_4_2398;
  wire basesoc_sdram_bandwidth_counter_3_2399;
  wire basesoc_sdram_bandwidth_counter_2_2400;
  wire basesoc_sdram_bandwidth_counter_23_2401;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2410;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2411;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2412;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2413;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2414;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2415;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2416;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2417;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2418;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2419;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2420;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2421;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2422;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2423;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2424;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2425;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2426;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2427;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2428;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2429;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2430;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2431;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2432;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2433;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2450;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2451;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2452;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2453;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2454;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2455;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2456;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2457;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2458;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2459;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2460;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2461;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2462;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2463;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2464;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2465;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2466;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2467;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2468;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2469;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2470;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2471;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2472;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2473;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2490;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2491;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2492;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2493;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2494;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2495;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2496;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2497;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2498;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2499;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2500;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2501;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2502;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2503;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2504;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2505;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2506;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2507;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2508;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2509;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2510;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2511;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2512;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2513;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2530;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2531;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2532;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2533;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2534;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2535;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2536;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2537;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2538;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2539;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2540;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2541;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2542;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2543;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2544;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2545;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2546;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2547;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2548;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2549;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2550;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2551;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2552;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2553;
  wire basesoc_load_storage_full_31_2562;
  wire basesoc_load_storage_full_30_2563;
  wire basesoc_load_storage_full_29_2564;
  wire basesoc_load_storage_full_28_2565;
  wire basesoc_load_storage_full_27_2566;
  wire basesoc_load_storage_full_26_2567;
  wire basesoc_load_storage_full_25_2568;
  wire basesoc_load_storage_full_24_2569;
  wire basesoc_load_storage_full_23_2570;
  wire basesoc_load_storage_full_22_2571;
  wire basesoc_load_storage_full_21_2572;
  wire basesoc_load_storage_full_20_2573;
  wire basesoc_load_storage_full_19_2574;
  wire basesoc_load_storage_full_18_2575;
  wire basesoc_load_storage_full_17_2576;
  wire basesoc_load_storage_full_16_2577;
  wire basesoc_load_storage_full_15_2578;
  wire basesoc_load_storage_full_14_2579;
  wire basesoc_load_storage_full_13_2580;
  wire basesoc_load_storage_full_12_2581;
  wire basesoc_load_storage_full_11_2582;
  wire basesoc_load_storage_full_10_2583;
  wire basesoc_load_storage_full_9_2584;
  wire basesoc_load_storage_full_8_2585;
  wire basesoc_reload_storage_full_31_2594;
  wire basesoc_reload_storage_full_30_2595;
  wire basesoc_reload_storage_full_29_2596;
  wire basesoc_reload_storage_full_28_2597;
  wire basesoc_reload_storage_full_27_2598;
  wire basesoc_reload_storage_full_26_2599;
  wire basesoc_reload_storage_full_25_2600;
  wire basesoc_reload_storage_full_24_2601;
  wire basesoc_reload_storage_full_23_2602;
  wire basesoc_reload_storage_full_22_2603;
  wire basesoc_reload_storage_full_21_2604;
  wire basesoc_reload_storage_full_20_2605;
  wire basesoc_reload_storage_full_19_2606;
  wire basesoc_reload_storage_full_18_2607;
  wire basesoc_reload_storage_full_17_2608;
  wire basesoc_reload_storage_full_16_2609;
  wire basesoc_reload_storage_full_15_2610;
  wire basesoc_reload_storage_full_14_2611;
  wire basesoc_reload_storage_full_13_2612;
  wire basesoc_reload_storage_full_12_2613;
  wire basesoc_reload_storage_full_11_2614;
  wire basesoc_reload_storage_full_10_2615;
  wire basesoc_reload_storage_full_9_2616;
  wire basesoc_reload_storage_full_8_2617;
  wire xilinxasyncresetsynchronizerimpl1;
  wire phase_sel_INV_33_o;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire sys_rst_basesoc_vexriscv_reset_OR_684_o;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire rhs_array_muxed0;
  wire rhs_array_muxed3;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire basesoc_tag_di_dirty;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd2_3040;
  wire litedramwishbone2native_state_FSM_FFd3_3041;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1635_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2578_o ;
  wire spiflash4x_clk_OBUF_3052;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine4_req_lock;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3071;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ;
  wire basesoc_irq;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_737_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_748_o;
  wire suart_rx_trigger;
  wire GND_1_o_GND_1_o_MUX_747_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1613_o;
  wire \spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o_3271;
  wire _n9988;
  wire _n9994;
  wire _n10000;
  wire _n10006;
  wire _n10012;
  wire _n10018;
  wire _n10024;
  wire _n10030;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ;
  wire suart_rx_clear;
  wire \spiflash_i1[1]_GND_1_o_equal_1703_o ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_reset_out0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_status0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank3_mux_sel0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_sdram_phaseinjector2_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n10088;
  wire \basesoc_sdram_choose_req_valids[1] ;
  wire _n10090;
  wire _n10092;
  wire _n10094;
  wire _n10096;
  wire \basesoc_sdram_choose_req_valids[5] ;
  wire _n10098;
  wire _n10100;
  wire \basesoc_sdram_choose_req_valids[7] ;
  wire _n10102;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire _n6660;
  wire array_muxed17_INV_391_o;
  wire array_muxed18_INV_392_o;
  wire array_muxed19_INV_393_o;
  wire array_muxed10_INV_388_o;
  wire array_muxed11_INV_389_o_3453;
  wire array_muxed12_INV_390_o;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ;
  wire _n9966;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1715_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1713_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3713;
  wire pwled_OBUF_3714;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ;
  wire suart_irq;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ;
  wire basesoc_zero_trigger_INV_286_o;
  wire suart_tx_fifo_do_read_3829;
  wire basesoc_sdram_timer_done;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire basesoc_sdram_read_available;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_trrdcon_valid;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o;
  wire basesoc_sdram_choose_req_ce;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_728_o ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ;
  wire \spiflash_sr[31]_GND_1_o_MUX_788_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_789_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire n0594;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire basesoc_done;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire basesoc_port_cmd_ready;
  wire _n10184_inv;
  wire _n10139_inv_3923;
  wire _n10212_inv;
  wire _n10224_inv_3925;
  wire _n10724_inv;
  wire _n10734_inv;
  wire _n10744_inv;
  wire _n10754_inv;
  wire _n10764_inv;
  wire _n10774_inv;
  wire _n10784_inv;
  wire _n10794_inv;
  wire _n10806_inv;
  wire _n10133_inv;
  wire _n10822_inv;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire opsisi2c_sda_oe_inv;
  wire spiflash_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10155_inv;
  wire _n10143_inv;
  wire _n10412_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3952 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In_3953 ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3957;
  wire front_panel_switches_inv;
  wire _n10814_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2010_inv_4037;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire _n10121_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10127_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10158_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10163_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n10191_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>3 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire _n10198_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10242_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10235_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10240_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10253_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire _n10258_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10260_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10278_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire _n10271_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire _n10276_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire _n10289_inv;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire \Result<3>13 ;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire _n10294_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10296_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire _n10307_inv;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<3>14 ;
  wire _n10312_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10314_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire _n10325_inv;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire \Result<3>15 ;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire _n10330_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10332_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10348_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire _n10343_inv;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<3>16 ;
  wire _n10350_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10361_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10370_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10366_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire _n10368_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10378_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n10384_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv_4447;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire basesoc_sdram_choose_req_want_reads_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire basesoc_sdram_choose_req_want_writes_inv;
  wire \Result<3>19 ;
  wire N2;
  wire N3;
  wire N4;
  wire N5;
  wire N6;
  wire N7;
  wire N8;
  wire N9;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire write_ctrl_4532;
  wire write_ctrl1_4533;
  wire write_ctrl2_4534;
  wire write_ctrl3_4535;
  wire write_ctrl4_4536;
  wire write_ctrl5_4537;
  wire write_ctrl6_4538;
  wire write_ctrl7_4539;
  wire write_ctrl8_4540;
  wire write_ctrl9_4541;
  wire write_ctrl10_4542;
  wire write_ctrl11_4543;
  wire write_ctrl12_4544;
  wire write_ctrl13_4545;
  wire write_ctrl14_4546;
  wire write_ctrl15_4547;
  wire write_ctrl16_4548;
  wire write_ctrl17_4549;
  wire write_ctrl18_4550;
  wire write_ctrl19_4551;
  wire write_ctrl20_4552;
  wire write_ctrl21_4553;
  wire write_ctrl22_4554;
  wire write_ctrl23_4555;
  wire write_ctrl24_4556;
  wire write_ctrl25_4557;
  wire write_ctrl26_4558;
  wire write_ctrl27_4559;
  wire write_ctrl28_4560;
  wire write_ctrl29_4561;
  wire write_ctrl30_4562;
  wire write_ctrl31_4563;
  wire write_ctrl32_4564;
  wire write_ctrl33_4565;
  wire write_ctrl34_4566;
  wire write_ctrl35_4567;
  wire write_ctrl36_4568;
  wire write_ctrl37_4569;
  wire write_ctrl38_4570;
  wire write_ctrl39_4571;
  wire write_ctrl40_4572;
  wire write_ctrl41_4573;
  wire write_ctrl42_4574;
  wire write_ctrl43_4575;
  wire write_ctrl44_4576;
  wire write_ctrl45_4577;
  wire write_ctrl46_4578;
  wire write_ctrl47_4579;
  wire write_ctrl48_4580;
  wire write_ctrl49_4581;
  wire write_ctrl50_4582;
  wire write_ctrl51_4583;
  wire write_ctrl52_4584;
  wire write_ctrl53_4585;
  wire write_ctrl54_4586;
  wire write_ctrl55_4587;
  wire write_ctrl56_4588;
  wire write_ctrl57_4589;
  wire write_ctrl58_4590;
  wire write_ctrl59_4591;
  wire write_ctrl60_4592;
  wire write_ctrl61_4593;
  wire write_ctrl62_4594;
  wire write_ctrl63_4595;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_5108;
  wire inst_LPM_FF_2_5109;
  wire inst_LPM_FF_1_5110;
  wire inst_LPM_FF_0_5111;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_5115;
  wire cache_state_FSM_FFd2_5116;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_5120;
  wire bankmachine1_state_FSM_FFd2_5121;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_5125;
  wire bankmachine0_state_FSM_FFd2_5126;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_5130;
  wire bankmachine2_state_FSM_FFd2_5131;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_5135;
  wire bankmachine3_state_FSM_FFd2_5136;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_5140;
  wire bankmachine4_state_FSM_FFd2_5141;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_5145;
  wire bankmachine5_state_FSM_FFd2_5146;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In_5149 ;
  wire bankmachine6_state_FSM_FFd3_5150;
  wire bankmachine6_state_FSM_FFd2_5151;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In_5154 ;
  wire bankmachine7_state_FSM_FFd3_5155;
  wire bankmachine7_state_FSM_FFd2_5156;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112_5157 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5190 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5192 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5194 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5196 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5198 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5200 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5202 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5204 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5206 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5208 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5210 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5212 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5214 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5216 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5218 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5220 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5222 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5224 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5226 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5228 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5230 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5232 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5234 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5236 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5238 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5240 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5242 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5244 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5246 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5248 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5250 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5342 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5343 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5344 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5345 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5346 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5347 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5348 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5349 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5350 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5351 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5352 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5353 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5354 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5355 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5356 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5357 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5358 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5359 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5360 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5361 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5362 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5363 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5364 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5365 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5366 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5367 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5368 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5369 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5370 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5371 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5372 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5373 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5374 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5375 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5376 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5377 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5378 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5379 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5380 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5381 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5382 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5383 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5384 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5385 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5386 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5387 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5388 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5389 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5390 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5391 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5392 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5393 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5394 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5395 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5396 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5397 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5398 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5399 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5400 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5401 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5402 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5403 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5404 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5405 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5406 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5407 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5408 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5409 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5410 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5411 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5412 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5413 ;
  wire \Madd_n6117_lut[2] ;
  wire \Madd_n6117_lut[4] ;
  wire \Madd_n6117_lut[5] ;
  wire \Madd_n6117_lut[7] ;
  wire \Madd_n6117_lut[9] ;
  wire \Madd_n6117_lut[10] ;
  wire \Madd_n6117_lut[11] ;
  wire \Madd_n6117_lut[12] ;
  wire \Madd_n6117_lut[13] ;
  wire \Madd_n6117_lut[14] ;
  wire \Madd_n6117_lut[15] ;
  wire \Madd_n6117_lut[17] ;
  wire \Madd_n6117_lut[18] ;
  wire \Madd_n6117_lut[20] ;
  wire \Madd_n6117_lut[23] ;
  wire \Madd_n6121_lut[2] ;
  wire \Madd_n6121_lut[4] ;
  wire \Madd_n6121_lut[5] ;
  wire \Madd_n6121_lut[7] ;
  wire \Madd_n6121_lut[9] ;
  wire \Madd_n6121_lut[10] ;
  wire \Madd_n6121_lut[11] ;
  wire \Madd_n6121_lut[12] ;
  wire \Madd_n6121_lut[13] ;
  wire \Madd_n6121_lut[14] ;
  wire \Madd_n6121_lut[15] ;
  wire \Madd_n6121_lut[17] ;
  wire \Madd_n6121_lut[18] ;
  wire \Madd_n6121_lut[20] ;
  wire \Madd_n6121_lut[23] ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ;
  wire Mmux__n9966_4_5509;
  wire Mmux__n9966_3_5510;
  wire opsis_i2c_samp_carry_5511;
  wire spiflash_clk_5512;
  wire opsis_i2c_samp_count_1_5513;
  wire mux102_8_5539;
  wire mux102_133_5540;
  wire mux102_132_5541;
  wire mux102_125_5542;
  wire mux102_71_5543;
  wire mux102_131_5544;
  wire mux102_124_5545;
  wire mux102_123_5546;
  wire mux102_113_5547;
  wire mux102_7_5548;
  wire mux102_13_5549;
  wire mux102_122_5550;
  wire mux102_121_5551;
  wire mux102_112_5552;
  wire mux102_6_5553;
  wire mux102_12_5554;
  wire mux102_111_5555;
  wire mux102_11_5556;
  wire mux102_10_5557;
  wire mux100_8_5558;
  wire mux100_133_5559;
  wire mux100_132_5560;
  wire mux100_125_5561;
  wire mux100_71_5562;
  wire mux100_131_5563;
  wire mux100_124_5564;
  wire mux100_123_5565;
  wire mux100_113_5566;
  wire mux100_7_5567;
  wire mux100_13_5568;
  wire mux100_122_5569;
  wire mux100_121_5570;
  wire mux100_112_5571;
  wire mux100_6_5572;
  wire mux100_12_5573;
  wire mux100_111_5574;
  wire mux100_11_5575;
  wire mux100_10_5576;
  wire mux101_8_5577;
  wire mux101_133_5578;
  wire mux101_132_5579;
  wire mux101_125_5580;
  wire mux101_71_5581;
  wire mux101_131_5582;
  wire mux101_124_5583;
  wire mux101_123_5584;
  wire mux101_113_5585;
  wire mux101_7_5586;
  wire mux101_13_5587;
  wire mux101_122_5588;
  wire mux101_121_5589;
  wire mux101_112_5590;
  wire mux101_6_5591;
  wire mux101_12_5592;
  wire mux101_111_5593;
  wire mux101_11_5594;
  wire mux101_10_5595;
  wire mux103_8_5596;
  wire mux103_133_5597;
  wire mux103_132_5598;
  wire mux103_125_5599;
  wire mux103_71_5600;
  wire mux103_131_5601;
  wire mux103_124_5602;
  wire mux103_123_5603;
  wire mux103_113_5604;
  wire mux103_7_5605;
  wire mux103_13_5606;
  wire mux103_122_5607;
  wire mux103_121_5608;
  wire mux103_112_5609;
  wire mux103_6_5610;
  wire mux103_12_5611;
  wire mux103_111_5612;
  wire mux103_11_5613;
  wire mux103_10_5614;
  wire mux104_8_5615;
  wire mux104_133_5616;
  wire mux104_132_5617;
  wire mux104_125_5618;
  wire mux104_71_5619;
  wire mux104_131_5620;
  wire mux104_124_5621;
  wire mux104_123_5622;
  wire mux104_113_5623;
  wire mux104_13_5624;
  wire mux104_122_5625;
  wire mux104_121_5626;
  wire mux104_112_5627;
  wire mux104_12_5628;
  wire mux104_111_5629;
  wire mux104_11_5630;
  wire mux104_10_5631;
  wire mux107_14_5632;
  wire mux107_133_5633;
  wire mux107_132_5634;
  wire mux107_125_5635;
  wire mux107_71_5636;
  wire mux107_131_5637;
  wire mux107_124_5638;
  wire mux107_123_5639;
  wire mux107_112_5640;
  wire mux107_13_5641;
  wire mux107_122_5642;
  wire mux107_121_5643;
  wire mux107_111_5644;
  wire mux107_6_5645;
  wire mux107_10_f7_5646;
  wire mux107_12_5647;
  wire mux107_11_5648;
  wire \basesoc_interface_adr<2>1 ;
  wire mux105_8_5650;
  wire mux105_133_5651;
  wire mux105_132_5652;
  wire mux105_125_5653;
  wire mux105_71_5654;
  wire mux105_131_5655;
  wire mux105_124_5656;
  wire mux105_123_5657;
  wire mux105_113_5658;
  wire mux105_7_5659;
  wire mux105_13_5660;
  wire mux105_122_5661;
  wire mux105_121_5662;
  wire mux105_112_5663;
  wire mux105_6_5664;
  wire mux105_12_5665;
  wire mux105_111_5666;
  wire mux105_11_5667;
  wire mux105_10_5668;
  wire mux106_133_5669;
  wire mux106_132_5670;
  wire mux106_125_5671;
  wire mux106_71_5672;
  wire mux106_131_5673;
  wire mux106_124_5674;
  wire mux106_123_5675;
  wire mux106_112_5676;
  wire mux106_13_5677;
  wire mux106_122_5678;
  wire mux106_121_5679;
  wire mux106_111_5680;
  wire mux106_6_5681;
  wire mux106_10_f7_5682;
  wire mux106_12_5683;
  wire mux106_11_5684;
  wire \basesoc_interface_adr<2>11_5685 ;
  wire inst_LPM_MUX_4_f7_5821;
  wire inst_LPM_MUX_6_5822;
  wire inst_LPM_MUX_51_5823;
  wire inst_LPM_MUX_3_f7_5824;
  wire inst_LPM_MUX_5_5825;
  wire inst_LPM_MUX_4_5826;
  wire inst_LPM_MUX1_4_f7_5827;
  wire inst_LPM_MUX1_6_5828;
  wire inst_LPM_MUX1_51_5829;
  wire inst_LPM_MUX1_3_f7_5830;
  wire inst_LPM_MUX1_5_5831;
  wire inst_LPM_MUX1_4_5832;
  wire inst_LPM_MUX4_4_f7_5833;
  wire inst_LPM_MUX4_6_5834;
  wire inst_LPM_MUX4_51_5835;
  wire inst_LPM_MUX4_3_f7_5836;
  wire inst_LPM_MUX4_5_5837;
  wire inst_LPM_MUX4_4_5838;
  wire inst_LPM_MUX2_4_f7_5839;
  wire inst_LPM_MUX2_6_5840;
  wire inst_LPM_MUX2_51_5841;
  wire inst_LPM_MUX2_3_f7_5842;
  wire inst_LPM_MUX2_5_5843;
  wire inst_LPM_MUX2_4_5844;
  wire inst_LPM_MUX3_4_f7_5845;
  wire inst_LPM_MUX3_6_5846;
  wire inst_LPM_MUX3_51_5847;
  wire inst_LPM_MUX3_3_f7_5848;
  wire inst_LPM_MUX3_5_5849;
  wire inst_LPM_MUX3_4_5850;
  wire inst_LPM_MUX5_4_f7_5851;
  wire inst_LPM_MUX5_6_5852;
  wire inst_LPM_MUX5_51_5853;
  wire inst_LPM_MUX5_3_f7_5854;
  wire inst_LPM_MUX5_5_5855;
  wire inst_LPM_MUX5_4_5856;
  wire inst_LPM_MUX6_4_f7_5857;
  wire inst_LPM_MUX6_6_5858;
  wire inst_LPM_MUX6_51_5859;
  wire inst_LPM_MUX6_3_f7_5860;
  wire inst_LPM_MUX6_5_5861;
  wire inst_LPM_MUX6_4_5862;
  wire inst_LPM_MUX9_4_f7_5863;
  wire inst_LPM_MUX9_6_5864;
  wire inst_LPM_MUX9_51_5865;
  wire inst_LPM_MUX9_3_f7_5866;
  wire inst_LPM_MUX9_5_5867;
  wire inst_LPM_MUX9_4_5868;
  wire inst_LPM_MUX7_4_f7_5869;
  wire inst_LPM_MUX7_6_5870;
  wire inst_LPM_MUX7_51_5871;
  wire inst_LPM_MUX7_3_f7_5872;
  wire inst_LPM_MUX7_5_5873;
  wire inst_LPM_MUX7_4_5874;
  wire inst_LPM_MUX8_4_f7_5875;
  wire inst_LPM_MUX8_6_5876;
  wire inst_LPM_MUX8_51_5877;
  wire inst_LPM_MUX8_3_f7_5878;
  wire inst_LPM_MUX8_5_5879;
  wire inst_LPM_MUX8_4_5880;
  wire inst_LPM_MUX10_4_f7_5881;
  wire inst_LPM_MUX10_6_5882;
  wire inst_LPM_MUX10_51_5883;
  wire inst_LPM_MUX10_3_f7_5884;
  wire inst_LPM_MUX10_5_5885;
  wire inst_LPM_MUX10_4_5886;
  wire inst_LPM_MUX11_4_f7_5887;
  wire inst_LPM_MUX11_6_5888;
  wire inst_LPM_MUX11_51_5889;
  wire inst_LPM_MUX11_3_f7_5890;
  wire inst_LPM_MUX11_5_5891;
  wire inst_LPM_MUX11_4_5892;
  wire inst_LPM_MUX14_4_f7_5893;
  wire inst_LPM_MUX14_6_5894;
  wire inst_LPM_MUX14_51_5895;
  wire inst_LPM_MUX14_3_f7_5896;
  wire inst_LPM_MUX14_5_5897;
  wire inst_LPM_MUX14_4_5898;
  wire inst_LPM_MUX12_4_f7_5899;
  wire inst_LPM_MUX12_6_5900;
  wire inst_LPM_MUX12_51_5901;
  wire inst_LPM_MUX12_3_f7_5902;
  wire inst_LPM_MUX12_5_5903;
  wire inst_LPM_MUX12_4_5904;
  wire inst_LPM_MUX13_4_f7_5905;
  wire inst_LPM_MUX13_6_5906;
  wire inst_LPM_MUX13_51_5907;
  wire inst_LPM_MUX13_3_f7_5908;
  wire inst_LPM_MUX13_5_5909;
  wire inst_LPM_MUX13_4_5910;
  wire inst_LPM_MUX15_4_f7_5911;
  wire inst_LPM_MUX15_6_5912;
  wire inst_LPM_MUX15_51_5913;
  wire inst_LPM_MUX15_3_f7_5914;
  wire inst_LPM_MUX15_5_5915;
  wire inst_LPM_MUX15_4_5916;
  wire inst_LPM_MUX16_4_f7_5917;
  wire inst_LPM_MUX16_6_5918;
  wire inst_LPM_MUX16_51_5919;
  wire inst_LPM_MUX16_3_f7_5920;
  wire inst_LPM_MUX16_5_5921;
  wire inst_LPM_MUX16_4_5922;
  wire inst_LPM_MUX19_4_f7_5923;
  wire inst_LPM_MUX19_6_5924;
  wire inst_LPM_MUX19_51_5925;
  wire inst_LPM_MUX19_3_f7_5926;
  wire inst_LPM_MUX19_5_5927;
  wire inst_LPM_MUX19_4_5928;
  wire inst_LPM_MUX17_4_f7_5929;
  wire inst_LPM_MUX17_6_5930;
  wire inst_LPM_MUX17_51_5931;
  wire inst_LPM_MUX17_3_f7_5932;
  wire inst_LPM_MUX17_5_5933;
  wire inst_LPM_MUX17_4_5934;
  wire inst_LPM_MUX18_4_f7_5935;
  wire inst_LPM_MUX18_6_5936;
  wire inst_LPM_MUX18_51_5937;
  wire inst_LPM_MUX18_3_f7_5938;
  wire inst_LPM_MUX18_5_5939;
  wire inst_LPM_MUX18_4_5940;
  wire inst_LPM_MUX20_4_f7_5941;
  wire inst_LPM_MUX20_6_5942;
  wire inst_LPM_MUX20_51_5943;
  wire inst_LPM_MUX20_3_f7_5944;
  wire inst_LPM_MUX20_5_5945;
  wire inst_LPM_MUX20_4_5946;
  wire inst_LPM_MUX21_4_f7_5947;
  wire inst_LPM_MUX21_6_5948;
  wire inst_LPM_MUX21_51_5949;
  wire inst_LPM_MUX21_3_f7_5950;
  wire inst_LPM_MUX21_5_5951;
  wire inst_LPM_MUX21_4_5952;
  wire inst_LPM_MUX24_4_f7_5953;
  wire inst_LPM_MUX24_6_5954;
  wire inst_LPM_MUX24_51_5955;
  wire inst_LPM_MUX24_3_f7_5956;
  wire inst_LPM_MUX24_5_5957;
  wire inst_LPM_MUX24_4_5958;
  wire inst_LPM_MUX22_4_f7_5959;
  wire inst_LPM_MUX22_6_5960;
  wire inst_LPM_MUX22_51_5961;
  wire inst_LPM_MUX22_3_f7_5962;
  wire inst_LPM_MUX22_5_5963;
  wire inst_LPM_MUX22_4_5964;
  wire inst_LPM_MUX23_4_f7_5965;
  wire inst_LPM_MUX23_6_5966;
  wire inst_LPM_MUX23_51_5967;
  wire inst_LPM_MUX23_3_f7_5968;
  wire inst_LPM_MUX23_5_5969;
  wire inst_LPM_MUX23_4_5970;
  wire inst_LPM_MUX25_4_f7_5971;
  wire inst_LPM_MUX25_6_5972;
  wire inst_LPM_MUX25_51_5973;
  wire inst_LPM_MUX25_3_f7_5974;
  wire inst_LPM_MUX25_5_5975;
  wire inst_LPM_MUX25_4_5976;
  wire inst_LPM_MUX26_4_f7_5977;
  wire inst_LPM_MUX26_6_5978;
  wire inst_LPM_MUX26_51_5979;
  wire inst_LPM_MUX26_3_f7_5980;
  wire inst_LPM_MUX26_5_5981;
  wire inst_LPM_MUX26_4_5982;
  wire inst_LPM_MUX29_4_f7_5983;
  wire inst_LPM_MUX29_6_5984;
  wire inst_LPM_MUX29_51_5985;
  wire inst_LPM_MUX29_3_f7_5986;
  wire inst_LPM_MUX29_5_5987;
  wire inst_LPM_MUX29_4_5988;
  wire inst_LPM_MUX27_4_f7_5989;
  wire inst_LPM_MUX27_6_5990;
  wire inst_LPM_MUX27_51_5991;
  wire inst_LPM_MUX27_3_f7_5992;
  wire inst_LPM_MUX27_5_5993;
  wire inst_LPM_MUX27_4_5994;
  wire inst_LPM_MUX28_4_f7_5995;
  wire inst_LPM_MUX28_6_5996;
  wire inst_LPM_MUX28_51_5997;
  wire inst_LPM_MUX28_3_f7_5998;
  wire inst_LPM_MUX28_5_5999;
  wire inst_LPM_MUX28_4_6000;
  wire inst_LPM_MUX30_4_f7_6001;
  wire inst_LPM_MUX30_6_6002;
  wire inst_LPM_MUX30_51_6003;
  wire inst_LPM_MUX30_3_f7_6004;
  wire inst_LPM_MUX30_5_6005;
  wire inst_LPM_MUX30_4_6006;
  wire inst_LPM_MUX31_4_f7_6007;
  wire inst_LPM_MUX31_6_6008;
  wire inst_LPM_MUX31_51_6009;
  wire inst_LPM_MUX31_3_f7_6010;
  wire inst_LPM_MUX31_5_6011;
  wire inst_LPM_MUX31_4_6012;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6013 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6014 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6015 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6016 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6017 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6018 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6019 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6020 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6021 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6022 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6023 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6024 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6025 ;
  wire \Mmux_basesoc_data_port_dat_w<0>111 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ;
  wire \cache_state_FSM_FFd3-In1_6030 ;
  wire \Mcount_suart_tx_bitcount_xor<3>11_6031 ;
  wire \opsisi2c_state_FSM_FFd3-In31_6032 ;
  wire suart_tx_fifo_wrport_we1;
  wire \opsisi2c_state_FSM_FFd4-In11_6034 ;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042;
  wire basesoc_wait1;
  wire Mmux_array_muxed1521_6044;
  wire Mmux_array_muxed1511_6045;
  wire Mmux_array_muxed1531_6046;
  wire basesoc_vexriscv_dbus_ack1;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 ;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31_6049 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_6051 ;
  wire Mmux_array_muxed12111_6052;
  wire \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ;
  wire _n101982;
  wire Mmux_array_muxed1512;
  wire Mmux_array_muxed1522;
  wire Mmux_array_muxed1532;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_6058 ;
  wire \Mmux_basesoc_data_port_we<0>11_6059 ;
  wire \Mcount_suart_rx_fifo_level0_xor<4>12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In211 ;
  wire Mmux_array_muxed12112;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o22;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In31_6066 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In41 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11 ;
  wire Mmux_array_muxed121131;
  wire \Mmux_basesoc_data_port_dat_w<0>112_6070 ;
  wire half_rate_phy_rddata_en1_6071;
  wire basesoc_zero_clear1_6072;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ;
  wire _n108141;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ;
  wire _n100841;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084;
  wire basesoc_port_cmd_ready9;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ;
  wire Mmux_opsis_i2c_data_drv_stop11;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_ready11;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ;
  wire inst_LPM_DECODE111_6090;
  wire inst_LPM_DECODE101_6091;
  wire inst_LPM_DECODE16;
  wire inst_LPM_DECODE01_6093;
  wire \spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1_6094 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT11 ;
  wire half_rate_phy_rddata_en111_FRB_6096;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire _n10224_inv1;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re1_6102;
  wire inst_LPM_DECODE112;
  wire inst_LPM_DECODE17;
  wire inst_LPM_DECODE102;
  wire inst_LPM_DECODE02;
  wire \opsisi2c_state_FSM_FFd2-In54_6107 ;
  wire \bankmachine6_state_FSM_FFd1-In2 ;
  wire \bankmachine7_state_FSM_FFd1-In2 ;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41_6110 ;
  wire basesoc_port_cmd_ready71;
  wire \cache_state_FSM_FFd3-In3_6112 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ;
  wire basesoc_csrbankarray_csrbank0_scratch0_re1_6114;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ;
  wire \Mmux_basesoc_data_port_we<0>14 ;
  wire \Mmux_basesoc_data_port_we<4>11 ;
  wire \Mmux_basesoc_data_port_we<10>11 ;
  wire \Mmux_basesoc_data_port_we<12>11 ;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re1;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras11;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras12;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18;
  wire \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_dna_cnt_xor<3>11_6136 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In211_6137 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In412 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In71 ;
  wire basesoc_port_cmd_ready82;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13;
  wire \bankmachine1_state_FSM_FFd1-In3 ;
  wire \bankmachine4_state_FSM_FFd1-In3 ;
  wire \bankmachine2_state_FSM_FFd1-In3 ;
  wire \bankmachine5_state_FSM_FFd1-In3 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In51 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In72 ;
  wire GND_1_o_GND_1_o_MUX_747_o1_6149;
  wire Mmux_GND_1_o_GND_1_o_MUX_736_o11;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151;
  wire Mmux_array_muxed121132;
  wire basesoc_port_cmd_ready812_6153;
  wire basesoc_port_cmd_ready722_6154;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1101;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT121 ;
  wire \Mmux_basesoc_data_port_we<0>121 ;
  wire Mmux_array_muxed2011;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In111 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o211;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_valid12;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o11;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12_6165;
  wire _n10127_inv1_6166;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_valid12;
  wire Mmux_array_muxed121133;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o12;
  wire basesoc_port_cmd_ready7211_6171;
  wire _n10127_inv2;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15;
  wire basesoc_port_cmd_ready8111_6174;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18;
  wire SF202;
  wire SF203;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 ;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111;
  wire array_muxed18_INV_392_o1_6182;
  wire SF1951;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ;
  wire half_rate_phy_rddata_en211;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In411 ;
  wire basesoc_port_cmd_ready5111_6192;
  wire \VexRiscv/_n50002 ;
  wire \VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ;
  wire \VexRiscv/Mmux__zz_79_1011 ;
  wire \VexRiscv/_n5023<1>133 ;
  wire \VexRiscv/_n5023<1>113 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ;
  wire \VexRiscv/_n5023<1>112 ;
  wire \VexRiscv/_n50001 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ;
  wire \VexRiscv/_zz_136_<28>1 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ;
  wire \VexRiscv/_zz_161_261 ;
  wire \VexRiscv/_zz_161_110 ;
  wire \VexRiscv/_zz_162_261 ;
  wire \VexRiscv/_zz_162_110 ;
  wire \VexRiscv/_zz_244_261 ;
  wire \VexRiscv/_zz_244_110 ;
  wire \VexRiscv/Mmux_decode_RS1142 ;
  wire \VexRiscv/Mmux_decode_RS11101_6213 ;
  wire \VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6275 ;
  wire \VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6278 ;
  wire \VexRiscv/_zz_152_<11>_mand1_6320 ;
  wire \VexRiscv/_zz_152_<10>_mand1_6323 ;
  wire \VexRiscv/_zz_152_<9>_mand1_6326 ;
  wire \VexRiscv/_zz_152_<8>_mand1_6329 ;
  wire \VexRiscv/_zz_152_<7>_mand1_6332 ;
  wire \VexRiscv/_zz_152_<6>_mand1_6335 ;
  wire \VexRiscv/_zz_152_<5>_mand1_6338 ;
  wire \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<2> ;
  wire \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<0> ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<31>_6383 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<30>_6384 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<29>_6385 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<28>_6386 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<27>_6387 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<26>_6388 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<25>_6389 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<24>_6390 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<23>_6391 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<22>_6392 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<21>_6393 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<20>_6394 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<19>_6395 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<18>_6396 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<17>_6397 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<16>_6398 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<15>_6399 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<14>_6400 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<13>_6401 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<12>_6402 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<11>_6403 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<10>_6404 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<9>_6405 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<8>_6406 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<7>_6407 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<6>_6408 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<5>_6409 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<4>_6410 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<3>_6411 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<2>_6412 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<1>_6413 ;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_6414 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<30>_6482 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<29>_6483 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<28>_6484 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<27>_6485 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<26>_6486 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<25>_6487 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<24>_6488 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<23>_6489 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<22>_6490 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<21>_6491 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<20>_6492 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<19>_6493 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<18>_6494 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<17>_6495 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<16>_6496 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<15>_6497 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<14>_6498 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<13>_6499 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<12>_6500 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<11>_6501 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<10>_6502 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<9>_6503 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<8>_6504 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<7>_6505 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<6>_6506 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<5>_6507 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<4>_6508 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<3>_6509 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<2>_6510 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<1>_6511 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_6512 ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_cy<3> ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_lut<0> ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_cy<3> ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_lut<0> ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_6672 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_6673 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_6674 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_6675 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_6676 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_6677 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_6678 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_6679 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_6680 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_6681 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_6682 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_6683 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_6684 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_6685 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_6686 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_6687 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_6688 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_6689 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_6690 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_6691 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_6692 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_6693 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_6694 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_6695 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_6696 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_6697 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_6698 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_6699 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<2>_6700 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_lut<2>_6701 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out3 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ;
  wire \VexRiscv/_n5211_inv ;
  wire \VexRiscv/_n5026_inv ;
  wire \VexRiscv/_n5158_inv ;
  wire \VexRiscv/_n5045_inv ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_626_o_inv ;
  wire \VexRiscv/_n5201_inv ;
  wire \VexRiscv/_n5189_inv ;
  wire \VexRiscv/_n5103_inv ;
  wire \VexRiscv/_n5062_inv ;
  wire \VexRiscv/_n5055_inv ;
  wire \VexRiscv/_n5019_inv ;
  wire \VexRiscv/CsrPlugin_exception_inv ;
  wire \VexRiscv/execute_arbitration_isStuckByOthers_inv ;
  wire \VexRiscv/_n5207_inv ;
  wire \VexRiscv/_n5204_inv ;
  wire \VexRiscv/_n5120_inv ;
  wire \VexRiscv/execute_arbitration_isStuck_inv ;
  wire \VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ;
  wire \VexRiscv/_n5023 ;
  wire \VexRiscv/_zz_386_ ;
  wire \VexRiscv/_zz_385_ ;
  wire \VexRiscv/_zz_360_ ;
  wire \VexRiscv/_zz_452_ ;
  wire \VexRiscv/_zz_438_ ;
  wire \VexRiscv/_zz_464_ ;
  wire \VexRiscv/_zz_453_ ;
  wire \VexRiscv/_zz_437_ ;
  wire \VexRiscv/_zz_396_ ;
  wire \VexRiscv/_zz_46_ ;
  wire \VexRiscv/_n4991 ;
  wire \VexRiscv/_zz_28_ ;
  wire \VexRiscv/decode_SRC_USE_SUB_LESS_INV_506_o_6772 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ;
  wire \VexRiscv/execute_DBusSimplePlugin_skipCmd ;
  wire \VexRiscv/_zz_210_ ;
  wire \VexRiscv/_n5130 ;
  wire \VexRiscv/_n4993 ;
  wire \VexRiscv/_zz_435_ ;
  wire \VexRiscv/_zz_422_ ;
  wire \VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<0> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<1> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<2> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<3> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<4> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<5> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<6> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<7> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<8> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<9> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<10> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<11> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<12> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<13> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<14> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<15> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<16> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<17> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<18> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<19> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<20> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<21> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<22> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<23> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<24> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<25> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<26> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<27> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<28> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<29> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<30> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<31> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<32> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<0> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<1> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<2> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<3> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<4> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<5> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<6> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<7> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<8> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<9> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<10> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<11> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<12> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<13> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<14> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<15> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<16> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<17> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<18> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<19> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<20> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<21> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<22> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<23> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<24> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<25> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<26> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<27> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<28> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<29> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<30> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<31> ;
  wire \VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<32> ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<0> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<1> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<2> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<3> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<4> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<5> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<6> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<7> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<8> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<9> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<10> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<11> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<12> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<13> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<14> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<15> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<16> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<17> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<18> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<19> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<20> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<21> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<22> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<23> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<24> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<25> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<26> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<27> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<28> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<29> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<30> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<31> ;
  wire \VexRiscv/decode_arbitration_isStuck ;
  wire \VexRiscv/_n5000 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<0> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<1> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<2> ;
  wire \VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1892_o ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1890_o ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o ;
  wire \VexRiscv/_zz_377_ ;
  wire \VexRiscv/_zz_450_ ;
  wire \VexRiscv/_zz_408_ ;
  wire \VexRiscv/_zz_393_ ;
  wire \VexRiscv/_zz_383_ ;
  wire \VexRiscv/_n8152 ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1916_o ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1881_o ;
  wire \VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ;
  wire \VexRiscv/_zz_206_ ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<0> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<1> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<2> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<3> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<4> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<5> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<6> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<7> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<8> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<9> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<10> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<11> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<12> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<13> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<14> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<15> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<16> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<17> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<18> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<19> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<20> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<21> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<22> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<23> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<24> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<25> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<26> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<27> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<28> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<29> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<30> ;
  wire \VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<31> ;
  wire \VexRiscv/_zz_31__7206 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2214_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o ;
  wire \VexRiscv/execute_arbitration_isStuckByOthers ;
  wire \VexRiscv/_zz_199_ ;
  wire \VexRiscv/execute_arbitration_haltItself ;
  wire \VexRiscv/execute_BranchPlugin_eq ;
  wire \VexRiscv/execute_SrcPlugin_less ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<0> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<1> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<2> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<3> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<4> ;
  wire \VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ;
  wire \VexRiscv/_n8154 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_784_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1891_o ;
  wire \VexRiscv/CsrPlugin_jumpInterface_valid ;
  wire \VexRiscv/IBusCachedPlugin_fetcherHalt ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ;
  wire \VexRiscv/_zz_169_ ;
  wire \VexRiscv/_zz_167_ ;
  wire \VexRiscv/_zz_165_ ;
  wire \VexRiscv/_zz_170_ ;
  wire \VexRiscv/_zz_168_ ;
  wire \VexRiscv/_zz_166_ ;
  wire \VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1910_o ;
  wire \VexRiscv/_zz_225__7427 ;
  wire \VexRiscv/IBusCachedPlugin_rsp_redoFetch ;
  wire \VexRiscv/decode_arbitration_isValid ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<2> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<3> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<4> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<5> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<6> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<7> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<8> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<9> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<10> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<11> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<12> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<13> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<14> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<15> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<16> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<17> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<18> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<19> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<20> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<21> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<22> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<23> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<24> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<25> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<26> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<27> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<28> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<29> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<30> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<31> ;
  wire \VexRiscv/_zz_219_ ;
  wire \VexRiscv/execute_CsrPlugin_writeEnable ;
  wire \VexRiscv/_zz_220_ ;
  wire \VexRiscv/_zz_226_ ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<1> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<2> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<3> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<4> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<5> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<6> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<7> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<8> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<9> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<10> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<11> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<12> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<13> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<14> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<15> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<16> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<17> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<18> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<19> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<20> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<21> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<22> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<23> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<24> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<25> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<26> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<27> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<28> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<29> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<30> ;
  wire \VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<31> ;
  wire \VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ;
  wire \VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<32> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<33> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<34> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<35> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<36> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<37> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<38> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<39> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<40> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<41> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<42> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<43> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<44> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<45> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<46> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<47> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<48> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<49> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<50> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<51> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<52> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<53> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<54> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<55> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<56> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<57> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<58> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<59> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<60> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<61> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<62> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<63> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<64> ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2018_o ;
  wire \VexRiscv/_zz_236__7819 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1879_o ;
  wire \VexRiscv/_zz_161_ ;
  wire \VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ;
  wire \VexRiscv/_zz_237_ ;
  wire \VexRiscv/lastStageRegFileWrite_valid ;
  wire \VexRiscv/_zz_227_ ;
  wire \VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1922_o ;
  wire \VexRiscv/_zz_324__1_7837 ;
  wire \VexRiscv/_zz_324__2_7838 ;
  wire \VexRiscv/_zz_324__3_7839 ;
  wire \VexRiscv/_zz_324__4_7840 ;
  wire \VexRiscv/_zz_324__5_7841 ;
  wire \VexRiscv/_zz_324__6_7842 ;
  wire \VexRiscv/_zz_324__7_7843 ;
  wire \VexRiscv/_zz_324__8_7844 ;
  wire \VexRiscv/_zz_324__9_7845 ;
  wire \VexRiscv/_zz_324__10_7846 ;
  wire \VexRiscv/_zz_324__11_7847 ;
  wire \VexRiscv/_zz_324__12_7848 ;
  wire \VexRiscv/_zz_324__13_7849 ;
  wire \VexRiscv/_zz_324__14_7850 ;
  wire \VexRiscv/_zz_324__15_7851 ;
  wire \VexRiscv/_zz_324__16_7852 ;
  wire \VexRiscv/_zz_324__17_7853 ;
  wire \VexRiscv/_zz_324__18_7854 ;
  wire \VexRiscv/_zz_324__19_7855 ;
  wire \VexRiscv/_zz_324__20_7856 ;
  wire \VexRiscv/_zz_324__21_7857 ;
  wire \VexRiscv/_zz_324__22_7858 ;
  wire \VexRiscv/_zz_324__23_7859 ;
  wire \VexRiscv/_zz_324__24_7860 ;
  wire \VexRiscv/_zz_324__25_7861 ;
  wire \VexRiscv/_zz_324__26_7862 ;
  wire \VexRiscv/_zz_324__27_7863 ;
  wire \VexRiscv/_zz_324__28_7864 ;
  wire \VexRiscv/_zz_324__29_7865 ;
  wire \VexRiscv/_zz_324__30_7866 ;
  wire \VexRiscv/_zz_324__31_7867 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1_32_7869 ;
  wire \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_7873 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7874 ;
  wire \VexRiscv/_zz_114__7875 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ;
  wire \VexRiscv/memory_arbitration_isValid_7879 ;
  wire \VexRiscv/execute_arbitration_isValid_7880 ;
  wire \VexRiscv/CsrPlugin_mie_MSIE_7913 ;
  wire \VexRiscv/CsrPlugin_mie_MTIE_7914 ;
  wire \VexRiscv/CsrPlugin_mie_MEIE_7915 ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_7916 ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_7917 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_7918 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7919 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ;
  wire \VexRiscv/_zz_116__7921 ;
  wire \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[12] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[14] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[28] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[29] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[13] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[7] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[8] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[9] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[10] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[11] ;
  wire \VexRiscv/decode_to_execute_IS_RS1_SIGNED_8025 ;
  wire \VexRiscv/execute_to_memory_IS_MUL_8028 ;
  wire \VexRiscv/decode_to_execute_IS_MUL_8029 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 ;
  wire \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ;
  wire \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8058 ;
  wire \VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ;
  wire \VexRiscv/decode_to_execute_MEMORY_ENABLE_8062 ;
  wire \VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ;
  wire \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ;
  wire \VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ;
  wire \VexRiscv/execute_to_memory_BRANCH_DO_8068 ;
  wire \VexRiscv/execute_to_memory_ENV_CTRL_0_8069 ;
  wire \VexRiscv/decode_to_execute_ENV_CTRL_0_8070 ;
  wire \VexRiscv/execute_to_memory_IS_DIV_8071 ;
  wire \VexRiscv/decode_to_execute_IS_DIV_8072 ;
  wire \VexRiscv/decode_to_execute_IS_CSR_8104 ;
  wire \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8227 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8228 ;
  wire \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ;
  wire \VexRiscv/execute_to_memory_MEMORY_STORE_8232 ;
  wire \VexRiscv/decode_to_execute_MEMORY_STORE_8233 ;
  wire \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8236 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_8370 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ;
  wire \VexRiscv/CsrPlugin_interrupt_valid_8450 ;
  wire \VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ;
  wire \VexRiscv/CsrPlugin_mip_MSIP_8517 ;
  wire \VexRiscv/_zz_204__8518 ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[7] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[8] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[9] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[10] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[11] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[14] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[12] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[13] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[28] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[29] ;
  wire \VexRiscv/writeBack_arbitration_isValid_8561 ;
  wire \VexRiscv/CsrPlugin_hadException_8564 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8568 ;
  wire \VexRiscv/_zz_162__8569 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8570 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8571 ;
  wire \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8604 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ;
  wire \VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_8609 ;
  wire \VexRiscv/_zz_150__8610 ;
  wire \VexRiscv/_zz_108__8611 ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ;
  wire \VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8790 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8791 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8792 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8793 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8794 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8795 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8796 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8797 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8798 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8799 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8800 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8801 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8802 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<2>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<1>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<0>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_12_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_13_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8824 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_3__8870 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_9_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8875 ;
  wire \Madd_n6111_cy<0>_inv ;
  wire \basesoc_zero_trigger_INV_286_o<31>1_8878 ;
  wire \basesoc_zero_trigger_INV_286_o<31>2_8879 ;
  wire \basesoc_zero_trigger_INV_286_o<31>3_8880 ;
  wire \basesoc_zero_trigger_INV_286_o<31>4_8881 ;
  wire \basesoc_zero_trigger_INV_286_o<31>5_8882 ;
  wire basesoc_sdram_read_available1_8883;
  wire basesoc_sdram_read_available3_8884;
  wire basesoc_sdram_write_available1_8885;
  wire basesoc_sdram_write_available3_8886;
  wire \basesoc_done<19>1_8888 ;
  wire \basesoc_done<19>2_8889 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed3;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed31_8891;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed32_8892;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8894 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8896 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8898 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8900 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8902 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8904 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8906 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8907 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8908 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8910 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8911 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8912 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8914 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8915 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8916 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8918 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8919 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8920 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8922 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8923 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8924 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8926 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8928 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8930 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8931 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8932 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_8934;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed92_8935;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8937 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8939 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8941 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8943 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8945 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8947 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8949 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8950 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8951 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8953 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8954 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8955 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8957 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8958 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8959 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8961 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8962 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8963 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8965 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8966 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8967 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8969 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8971 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8973 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8974 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8975 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_8977;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed102_8978;
  wire N0;
  wire xilinxasyncresetsynchronizerimpl11_8980;
  wire xilinxasyncresetsynchronizerimpl12_8981;
  wire N242;
  wire \multiplexer_state_FSM_FFd1-In11_8983 ;
  wire \multiplexer_state_FSM_FFd1-In12_8984 ;
  wire \multiplexer_state_FSM_FFd1-In13_8985 ;
  wire \multiplexer_state_FSM_FFd1-In14_8986 ;
  wire \multiplexer_state_FSM_FFd1-In15_8987 ;
  wire \multiplexer_state_FSM_FFd1-In16_8988 ;
  wire _n1081411_8989;
  wire _n1081412_8990;
  wire _n1081413_8991;
  wire _n1081414_8992;
  wire N434;
  wire N61;
  wire _n10121_inv1_8995;
  wire _n10121_inv2_8996;
  wire _n10121_inv3_8997;
  wire _n10121_inv4_8998;
  wire _n10121_inv5_8999;
  wire _n10121_inv6_9000;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o1_9001;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o2_9002;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o3_9003;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o4_9004;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_9006 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_9007 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_9009 ;
  wire N81;
  wire N1010;
  wire N121;
  wire N141;
  wire N1610;
  wire N181;
  wire N201;
  wire N2210;
  wire N243;
  wire N261;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11;
  wire Mmux_basesoc_shared_dat_r12;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_9024;
  wire Mmux_basesoc_shared_dat_r111_9025;
  wire Mmux_basesoc_shared_dat_r112_9026;
  wire Mmux_basesoc_shared_dat_r121_9027;
  wire Mmux_basesoc_shared_dat_r122_9028;
  wire Mmux_basesoc_shared_dat_r123_9029;
  wire Mmux_basesoc_shared_dat_r13;
  wire Mmux_basesoc_shared_dat_r131_9031;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_9033;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_9035;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_9037;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_9039;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_9041;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_9043;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r21;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_9047;
  wire Mmux_basesoc_shared_dat_r211_9048;
  wire Mmux_basesoc_shared_dat_r212_9049;
  wire Mmux_basesoc_shared_dat_r22;
  wire Mmux_basesoc_shared_dat_r221_9051;
  wire Mmux_basesoc_shared_dat_r23;
  wire Mmux_basesoc_shared_dat_r231_9053;
  wire Mmux_basesoc_shared_dat_r232_9054;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_9056;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_9058;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_9060;
  wire Mmux_basesoc_shared_dat_r262_9061;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_9063;
  wire Mmux_basesoc_shared_dat_r272_9064;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_9066;
  wire Mmux_basesoc_shared_dat_r282_9067;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_9069;
  wire Mmux_basesoc_shared_dat_r292_9070;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r31;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_9074;
  wire Mmux_basesoc_shared_dat_r302_9075;
  wire Mmux_basesoc_shared_dat_r311_9076;
  wire Mmux_basesoc_shared_dat_r312_9077;
  wire Mmux_basesoc_shared_dat_r32;
  wire Mmux_basesoc_shared_dat_r321_9079;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_9081;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_9083;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_9085;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_9087;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_9089;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_9091;
  wire N2810;
  wire N306;
  wire \basesoc_csrcon_dat_r<1>1_9094 ;
  wire \basesoc_csrcon_dat_r<1>2_9095 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121_9097 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151_9099 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT24 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241_9101 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61_9102 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_9103 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT9 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT91_9105 ;
  wire array_muxed19_INV_393_o1_9106;
  wire array_muxed19_INV_393_o2_9107;
  wire N3410;
  wire \bankmachine0_state_FSM_FFd2-In1_9109 ;
  wire \bankmachine0_state_FSM_FFd2-In2_9110 ;
  wire \bankmachine1_state_FSM_FFd2-In1_9111 ;
  wire \bankmachine1_state_FSM_FFd2-In2_9112 ;
  wire \bankmachine2_state_FSM_FFd2-In1_9113 ;
  wire \bankmachine2_state_FSM_FFd2-In2_9114 ;
  wire \bankmachine3_state_FSM_FFd2-In1_9115 ;
  wire \bankmachine3_state_FSM_FFd2-In2_9116 ;
  wire \bankmachine4_state_FSM_FFd2-In1_9117 ;
  wire \bankmachine4_state_FSM_FFd2-In2_9118 ;
  wire \bankmachine5_state_FSM_FFd2-In1_9119 ;
  wire \bankmachine5_state_FSM_FFd2-In2_9120 ;
  wire \bankmachine6_state_FSM_FFd2-In1_9121 ;
  wire \bankmachine6_state_FSM_FFd2-In2_9122 ;
  wire \bankmachine7_state_FSM_FFd2-In1_9123 ;
  wire \bankmachine7_state_FSM_FFd2-In2_9124 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9125 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In3_9126 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In4_9127 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11_9129 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_9131 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire _n10253_inv1_9196;
  wire _n10253_inv2_9197;
  wire \bankmachine1_state_FSM_FFd1-In1_9198 ;
  wire \bankmachine2_state_FSM_FFd1-In1_9199 ;
  wire \bankmachine4_state_FSM_FFd1-In1_9200 ;
  wire \bankmachine5_state_FSM_FFd1-In1_9201 ;
  wire N3610;
  wire array_muxed10_INV_388_o1_9203;
  wire N381;
  wire N401;
  wire \multiplexer_state_FSM_FFd2-In1_9206 ;
  wire \multiplexer_state_FSM_FFd2-In2_9207 ;
  wire \multiplexer_state_FSM_FFd2-In3_9208 ;
  wire \multiplexer_state_FSM_FFd2-In4_9209 ;
  wire \multiplexer_state_FSM_FFd2-In5_9210 ;
  wire \multiplexer_state_FSM_FFd2-In6_9211 ;
  wire \multiplexer_state_FSM_FFd2-In7_9212 ;
  wire array_muxed12_INV_390_o1_9213;
  wire array_muxed12_INV_390_o2_9214;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_9216 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_9218 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_9221 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_9224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_9225 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_9226 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_9227 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_9229 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_9230 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_9231 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_9232 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_9234 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_9235 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_9236 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_9237 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_9239 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_9240 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_9241 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_9242 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_9244 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_9245 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_9246 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_9247 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2_9248 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In3_9249 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In6 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2_9252 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In3_9253 ;
  wire basesoc_port_cmd_ready1_9254;
  wire basesoc_port_cmd_ready2_9255;
  wire basesoc_port_cmd_ready3_9256;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8 ;
  wire \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT81_9258 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT161_9264 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT162_9265 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9266 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_9268 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_9269 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_9271 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_9272 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_9274 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_9275 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_9277 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_9278 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_9280 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_9281 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_9283 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_9284 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_9286 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_9287 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_9289 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_9290 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9293 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9294 ;
  wire N441;
  wire N461;
  wire N4810;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire N72;
  wire N74;
  wire N76;
  wire N78;
  wire N80;
  wire N821;
  wire N841;
  wire N8610;
  wire \cache_state_FSM_FFd3-In2_9317 ;
  wire \cache_state_FSM_FFd3-In4_9318 ;
  wire \cache_state_FSM_FFd3-In5 ;
  wire \opsisi2c_state_FSM_FFd4-In12_9320 ;
  wire \opsisi2c_state_FSM_FFd4-In13_9321 ;
  wire \opsisi2c_state_FSM_FFd4-In14_9322 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9323 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4_9324 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9326 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9327 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9328 ;
  wire \opsisi2c_state_FSM_FFd1-In31_9329 ;
  wire \opsisi2c_state_FSM_FFd1-In32_9330 ;
  wire \opsisi2c_state_FSM_FFd1-In33_9331 ;
  wire \opsisi2c_state_FSM_FFd1-In34_9332 ;
  wire N882;
  wire N891;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9335 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9336 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9337 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44_9338 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT45_9339 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46_9340 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9342 ;
  wire \opsisi2c_state_FSM_FFd2-In51_9343 ;
  wire \opsisi2c_state_FSM_FFd2-In52_9344 ;
  wire \opsisi2c_state_FSM_FFd2-In53_9345 ;
  wire \opsisi2c_state_FSM_FFd2-In55_9346 ;
  wire N1011;
  wire N1031;
  wire N1051;
  wire basesoc_port_cmd_ready821_9350;
  wire basesoc_port_cmd_ready822_9351;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9353;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9354;
  wire N1071;
  wire N1091;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_9357 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9359 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In4 ;
  wire N1111;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9365 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In3_9366 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_9367 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9368 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_9369 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9370 ;
  wire N1131;
  wire N115;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_9374 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_9375 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_9376 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_9378 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_9379 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_9380 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_9381 ;
  wire N117;
  wire \opsisi2c_state_FSM_FFd3-In32_9383 ;
  wire \opsisi2c_state_FSM_FFd3-In33_9384 ;
  wire _n10198_inv1_9385;
  wire _n10198_inv2_9386;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9388;
  wire N1211;
  wire N123;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT101_9391 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_9392 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_9393 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9395 ;
  wire _n100471_9396;
  wire _n100472_FRB_9397;
  wire N127;
  wire N129;
  wire \basesoc_csrcon_dat_r<0>1_9400 ;
  wire \basesoc_csrcon_dat_r<0>2_9401 ;
  wire N131;
  wire N133;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_9404;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed62_9405;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed63_9406;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o221_9407;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o223_9408;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o224_9409;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9410 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9411 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3_9412 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In4_9413 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2_9414 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9415 ;
  wire N139;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9418;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9419;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9420;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9421;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9422;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8_9424;
  wire Mmux_array_muxed1211311_9425;
  wire Mmux_array_muxed1211312_9426;
  wire Mmux_array_muxed1211313_9427;
  wire Mmux_array_muxed1211314_9428;
  wire Mmux_array_muxed1211315_9429;
  wire Mmux_array_muxed1211316_9430;
  wire Mmux_array_muxed1211317_9431;
  wire \bankmachine3_state_FSM_FFd1-In1_9432 ;
  wire \bankmachine3_state_FSM_FFd1-In2_9433 ;
  wire N1411;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o41_9435;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o42_9436;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o43_9437;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o44_9438;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_9440;
  wire Mmux_array_muxed2112_9441;
  wire N145;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In6 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In7 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In8 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9446;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9447;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9448;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9450;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9451;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9452;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9_9453;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9455;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9456;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9457;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9458;
  wire N1471;
  wire N1491;
  wire N1511;
  wire N1531;
  wire N1551;
  wire N1571;
  wire N1591;
  wire \VexRiscv/_n8150<11>1_9466 ;
  wire \VexRiscv/_n8150<11>2_9467 ;
  wire \VexRiscv/_n8152<7>1_9469 ;
  wire \VexRiscv/_n8154<3>1_9471 ;
  wire \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o1 ;
  wire \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 ;
  wire \VexRiscv/Mmux_execute_arbitration_haltItself11 ;
  wire \VexRiscv/decode_arbitration_isStuck1_9475 ;
  wire \VexRiscv/decode_arbitration_isStuck2_9476 ;
  wire \VexRiscv/decode_arbitration_isStuck3_9477 ;
  wire \VexRiscv/decode_arbitration_isStuck4_9478 ;
  wire \VexRiscv/decode_arbitration_isStuck6_9479 ;
  wire \VexRiscv/decode_arbitration_isStuck7_9480 ;
  wire \VexRiscv/decode_arbitration_isStuck8_9481 ;
  wire \VexRiscv/decode_arbitration_isStuck9_9482 ;
  wire N1631;
  wire N1651;
  wire \VexRiscv/_n5023<1>2 ;
  wire \VexRiscv/_n5023<1>3_9487 ;
  wire \VexRiscv/_n5023<1>4_9488 ;
  wire \VexRiscv/_n5023<1>5_9489 ;
  wire \VexRiscv/_n5023<1>6_9490 ;
  wire \VexRiscv/_n5023<1>7_9491 ;
  wire \VexRiscv/_n5023<1>8_9492 ;
  wire \VexRiscv/_n5023<1>9_9493 ;
  wire \VexRiscv/_n5023<1>10_9494 ;
  wire \VexRiscv/_n5023<1>11_9495 ;
  wire \VexRiscv/_n5023<1>12_9496 ;
  wire N1671;
  wire N1691;
  wire \VexRiscv/Mmux__zz_36_1 ;
  wire \VexRiscv/Mmux__zz_36_11 ;
  wire \VexRiscv/Mmux__zz_36_12_9501 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9503 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9505 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9507 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9509 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9511 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9513 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9515 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9517 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9519 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9521 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9523 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42_9524 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9525 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9527 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9529 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9531 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9533 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9535 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9537 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9539 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9541 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9543 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9545 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22_9546 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9547 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9549 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9551 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9553 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9555 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9557 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc121_9559 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc101_9561 ;
  wire \VexRiscv/Mmux__zz_36_9 ;
  wire \VexRiscv/Mmux__zz_36_92 ;
  wire \VexRiscv/Mmux__zz_36_8 ;
  wire \VexRiscv/Mmux__zz_36_81_9565 ;
  wire \VexRiscv/Mmux__zz_36_82_9566 ;
  wire \VexRiscv/Mmux__zz_36_7 ;
  wire \VexRiscv/Mmux__zz_36_71_9568 ;
  wire \VexRiscv/Mmux__zz_36_72_9569 ;
  wire \VexRiscv/Mmux__zz_36_6 ;
  wire \VexRiscv/Mmux__zz_36_61_9571 ;
  wire \VexRiscv/Mmux__zz_36_62_9572 ;
  wire \VexRiscv/Mmux__zz_36_5 ;
  wire \VexRiscv/Mmux__zz_36_51_9574 ;
  wire \VexRiscv/Mmux__zz_36_52_9575 ;
  wire \VexRiscv/Mmux__zz_36_4 ;
  wire \VexRiscv/Mmux__zz_36_41_9577 ;
  wire \VexRiscv/Mmux__zz_36_42_9578 ;
  wire \VexRiscv/Mmux__zz_36_33_9579 ;
  wire \VexRiscv/Mmux__zz_36_331_9580 ;
  wire \VexRiscv/Mmux__zz_36_332_9581 ;
  wire \VexRiscv/Mmux__zz_36_32_9582 ;
  wire \VexRiscv/Mmux__zz_36_321_9583 ;
  wire \VexRiscv/Mmux__zz_36_322_9584 ;
  wire \VexRiscv/Mmux__zz_36_31_9585 ;
  wire \VexRiscv/Mmux__zz_36_311_9586 ;
  wire \VexRiscv/Mmux__zz_36_312_9587 ;
  wire \VexRiscv/Mmux__zz_36_30 ;
  wire \VexRiscv/Mmux__zz_36_301_9589 ;
  wire \VexRiscv/Mmux__zz_36_302_9590 ;
  wire \VexRiscv/Mmux__zz_36_3 ;
  wire \VexRiscv/Mmux__zz_36_34_9592 ;
  wire \VexRiscv/Mmux__zz_36_35 ;
  wire \VexRiscv/Mmux__zz_36_29 ;
  wire \VexRiscv/Mmux__zz_36_291_9595 ;
  wire \VexRiscv/Mmux__zz_36_292_9596 ;
  wire \VexRiscv/Mmux__zz_36_28 ;
  wire \VexRiscv/Mmux__zz_36_281_9598 ;
  wire \VexRiscv/Mmux__zz_36_282_9599 ;
  wire \VexRiscv/Mmux__zz_36_27 ;
  wire \VexRiscv/Mmux__zz_36_271_9601 ;
  wire \VexRiscv/Mmux__zz_36_272_9602 ;
  wire \VexRiscv/Mmux__zz_36_26 ;
  wire \VexRiscv/Mmux__zz_36_262 ;
  wire \VexRiscv/Mmux__zz_36_25 ;
  wire \VexRiscv/Mmux__zz_36_251_9606 ;
  wire \VexRiscv/Mmux__zz_36_252_9607 ;
  wire \VexRiscv/Mmux__zz_36_24_9608 ;
  wire \VexRiscv/Mmux__zz_36_241_9609 ;
  wire \VexRiscv/Mmux__zz_36_242_9610 ;
  wire \VexRiscv/Mmux__zz_36_23_9611 ;
  wire \VexRiscv/Mmux__zz_36_231_9612 ;
  wire \VexRiscv/Mmux__zz_36_232_9613 ;
  wire \VexRiscv/Mmux__zz_36_22_9614 ;
  wire \VexRiscv/Mmux__zz_36_221_9615 ;
  wire \VexRiscv/Mmux__zz_36_222_9616 ;
  wire \VexRiscv/Mmux__zz_36_21_9617 ;
  wire \VexRiscv/Mmux__zz_36_211_9618 ;
  wire \VexRiscv/Mmux__zz_36_212_9619 ;
  wire \VexRiscv/Mmux__zz_36_20 ;
  wire \VexRiscv/Mmux__zz_36_201_9621 ;
  wire \VexRiscv/Mmux__zz_36_202_9622 ;
  wire \VexRiscv/Mmux__zz_36_2 ;
  wire \VexRiscv/Mmux__zz_36_210 ;
  wire \VexRiscv/Mmux__zz_36_213_9625 ;
  wire \VexRiscv/Mmux__zz_36_19 ;
  wire \VexRiscv/Mmux__zz_36_191_9627 ;
  wire \VexRiscv/Mmux__zz_36_192_9628 ;
  wire \VexRiscv/Mmux__zz_36_18 ;
  wire \VexRiscv/Mmux__zz_36_181_9630 ;
  wire \VexRiscv/Mmux__zz_36_182_9631 ;
  wire \VexRiscv/Mmux__zz_36_17 ;
  wire \VexRiscv/Mmux__zz_36_171_9633 ;
  wire \VexRiscv/Mmux__zz_36_172_9634 ;
  wire \VexRiscv/Mmux__zz_36_16 ;
  wire \VexRiscv/Mmux__zz_36_161_9636 ;
  wire \VexRiscv/Mmux__zz_36_162_9637 ;
  wire \VexRiscv/Mmux__zz_36_15 ;
  wire \VexRiscv/Mmux__zz_36_151_9639 ;
  wire \VexRiscv/Mmux__zz_36_152_9640 ;
  wire \VexRiscv/Mmux__zz_36_14 ;
  wire \VexRiscv/Mmux__zz_36_141_9642 ;
  wire \VexRiscv/Mmux__zz_36_142_9643 ;
  wire \VexRiscv/Mmux__zz_36_111_9644 ;
  wire \VexRiscv/Mmux__zz_36_112_9645 ;
  wire \VexRiscv/Mmux__zz_36_113_9646 ;
  wire \VexRiscv/Mmux__zz_36_10 ;
  wire \VexRiscv/Mmux__zz_36_101_9648 ;
  wire \VexRiscv/Mmux__zz_36_102_9649 ;
  wire \VexRiscv/Mmux__zz_36_13 ;
  wire \VexRiscv/Mmux__zz_36_132 ;
  wire N1731;
  wire N1751;
  wire N1771;
  wire N179;
  wire N1811;
  wire N183;
  wire N185;
  wire N187;
  wire N189;
  wire N191;
  wire N193;
  wire N195;
  wire N197;
  wire N199;
  wire N2011;
  wire N203;
  wire N205;
  wire N207;
  wire N209;
  wire N2111;
  wire N2131;
  wire N2151;
  wire N2171;
  wire N2191;
  wire N2211;
  wire N2231;
  wire N2251;
  wire N2271;
  wire N2291;
  wire N2311;
  wire N2331;
  wire N2351;
  wire N2371;
  wire N2391;
  wire N2411;
  wire N2431;
  wire N245;
  wire N247;
  wire N249;
  wire N251;
  wire N253;
  wire N255;
  wire N257;
  wire N259;
  wire N2611;
  wire N263;
  wire N265;
  wire N267;
  wire N269;
  wire N271;
  wire N273;
  wire N2751;
  wire N2771;
  wire N2791;
  wire N2811;
  wire N2831;
  wire N2851;
  wire N2871;
  wire N2891;
  wire N2911;
  wire N2931;
  wire N2951;
  wire N2971;
  wire N2991;
  wire N3011;
  wire N3031;
  wire N3051;
  wire N307;
  wire N311;
  wire N313;
  wire N315;
  wire N317;
  wire N319;
  wire N3211;
  wire N323;
  wire N325;
  wire N327;
  wire \VexRiscv/Mmux_decode_RS19 ;
  wire \VexRiscv/Mmux_decode_RS18 ;
  wire \VexRiscv/Mmux_decode_RS17 ;
  wire \VexRiscv/Mmux_decode_RS16 ;
  wire \VexRiscv/Mmux_decode_RS15 ;
  wire \VexRiscv/Mmux_decode_RS14 ;
  wire \VexRiscv/Mmux_decode_RS132 ;
  wire \VexRiscv/Mmux_decode_RS131_9736 ;
  wire \VexRiscv/Mmux_decode_RS130 ;
  wire \VexRiscv/Mmux_decode_RS13 ;
  wire \VexRiscv/Mmux_decode_RS129 ;
  wire \VexRiscv/Mmux_decode_RS128 ;
  wire \VexRiscv/Mmux_decode_RS127 ;
  wire \VexRiscv/Mmux_decode_RS126 ;
  wire \VexRiscv/Mmux_decode_RS125 ;
  wire \VexRiscv/Mmux_decode_RS124 ;
  wire \VexRiscv/Mmux_decode_RS123_9745 ;
  wire \VexRiscv/Mmux_decode_RS122 ;
  wire \VexRiscv/Mmux_decode_RS121_9747 ;
  wire \VexRiscv/Mmux_decode_RS120 ;
  wire \VexRiscv/Mmux_decode_RS12 ;
  wire \VexRiscv/Mmux_decode_RS119 ;
  wire \VexRiscv/Mmux_decode_RS118 ;
  wire \VexRiscv/Mmux_decode_RS117 ;
  wire \VexRiscv/Mmux_decode_RS116 ;
  wire \VexRiscv/Mmux_decode_RS115 ;
  wire \VexRiscv/Mmux_decode_RS1143_9755 ;
  wire \VexRiscv/Mmux_decode_RS1141_9756 ;
  wire \VexRiscv/Mmux_decode_RS1140 ;
  wire \VexRiscv/Mmux_decode_RS114 ;
  wire \VexRiscv/Mmux_decode_RS1139 ;
  wire \VexRiscv/Mmux_decode_RS1138 ;
  wire \VexRiscv/Mmux_decode_RS1137 ;
  wire \VexRiscv/Mmux_decode_RS1136 ;
  wire \VexRiscv/Mmux_decode_RS1135 ;
  wire \VexRiscv/Mmux_decode_RS1134 ;
  wire \VexRiscv/Mmux_decode_RS1133_9765 ;
  wire \VexRiscv/Mmux_decode_RS1132 ;
  wire \VexRiscv/Mmux_decode_RS1131_9767 ;
  wire \VexRiscv/Mmux_decode_RS1130 ;
  wire \VexRiscv/Mmux_decode_RS113 ;
  wire \VexRiscv/Mmux_decode_RS1129 ;
  wire \VexRiscv/Mmux_decode_RS1128 ;
  wire \VexRiscv/Mmux_decode_RS1127 ;
  wire \VexRiscv/Mmux_decode_RS1126 ;
  wire \VexRiscv/Mmux_decode_RS1125 ;
  wire \VexRiscv/Mmux_decode_RS1124 ;
  wire \VexRiscv/Mmux_decode_RS1123_9776 ;
  wire \VexRiscv/Mmux_decode_RS1122 ;
  wire \VexRiscv/Mmux_decode_RS1121_9778 ;
  wire \VexRiscv/Mmux_decode_RS1120 ;
  wire \VexRiscv/Mmux_decode_RS112 ;
  wire \VexRiscv/Mmux_decode_RS1119 ;
  wire \VexRiscv/Mmux_decode_RS1118 ;
  wire \VexRiscv/Mmux_decode_RS1117 ;
  wire \VexRiscv/Mmux_decode_RS1116 ;
  wire \VexRiscv/Mmux_decode_RS1115 ;
  wire \VexRiscv/Mmux_decode_RS1114 ;
  wire \VexRiscv/Mmux_decode_RS1113_9787 ;
  wire \VexRiscv/Mmux_decode_RS1112 ;
  wire \VexRiscv/Mmux_decode_RS1111_9789 ;
  wire \VexRiscv/Mmux_decode_RS1110 ;
  wire \VexRiscv/Mmux_decode_RS111 ;
  wire \VexRiscv/Mmux_decode_RS110 ;
  wire N329;
  wire N331;
  wire N333;
  wire N335;
  wire N337;
  wire N3391;
  wire N3411;
  wire N3431;
  wire N3451;
  wire N3471;
  wire N3491;
  wire N3511;
  wire N3531;
  wire N3551;
  wire N3571;
  wire N3591;
  wire N3611;
  wire N3631;
  wire N3651;
  wire N3671;
  wire N3691;
  wire N371;
  wire N373;
  wire N375;
  wire N377;
  wire N379;
  wire N3811;
  wire N383;
  wire N385;
  wire N387;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o1_9823 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o2_9824 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o3_9825 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o4_9826 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o5_9827 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o6_9828 ;
  wire \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o7_9829 ;
  wire N389;
  wire N391;
  wire N395;
  wire N397;
  wire N399;
  wire N4011;
  wire N4031;
  wire N4051;
  wire \VexRiscv/_zz_173_1_9838 ;
  wire \VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ;
  wire N4091;
  wire base50_clk;
  wire N4131;
  wire N4141;
  wire N4151;
  wire N4161;
  wire N4171;
  wire N4181;
  wire basesoc_sdram_cmd_payload_ras_glue_set_9882;
  wire basesoc_zero_pending_glue_set_9883;
  wire opsis_i2c_data_drv_glue_ce_9884;
  wire opsis_i2c_data_drv_glue_set_9885;
  wire suart_tx_busy_glue_set_9886;
  wire suart_tx_pending_glue_set_9887;
  wire suart_rx_busy_glue_set_9888;
  wire suart_rx_fifo_readable_glue_set_9889;
  wire suart_rx_pending_glue_set_9890;
  wire spiflash_bus_ack_glue_set_9891;
  wire spiflash_dq_oe_glue_set_9892;
  wire spiflash_cs_n_glue_rst_9893;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9894;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9895;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9896;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9897;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9898;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9899;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9900;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9901;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9902;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9903;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9904;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9905;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9906;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9907;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9908;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9909;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9910;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9911;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9912;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9913;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9914;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9915;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9916;
  wire basesoc_sdram_twtrcon_ready_glue_rst_9917;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9918;
  wire basesoc_sdram_trrdcon_ready_glue_rst_9919;
  wire basesoc_grant_glue_set_9920;
  wire suart_tx_fifo_readable_glue_set_9921;
  wire opsis_i2c_sda_drv_reg_glue_set_9922;
  wire suart_tx_glue_rst_9923;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_9924;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_9925;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_9926;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_9927;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_9928;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_9929;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_9930;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_9931;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9932;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9933;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9934;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9935;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9936;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9937;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9938;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9939;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9940;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9941;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9942;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9943;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9944;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9945;
  wire basesoc_sdram_trrdcon_count_glue_set_9946;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9947;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9948;
  wire basesoc_sdram_time1_0_glue_set_9949;
  wire basesoc_sdram_time1_1_glue_set_9950;
  wire basesoc_sdram_time1_2_glue_set_9951;
  wire basesoc_sdram_time1_3_glue_set_9952;
  wire basesoc_sdram_time0_0_glue_set_9953;
  wire basesoc_sdram_time0_1_glue_set_9954;
  wire basesoc_sdram_time0_2_glue_set_9955;
  wire basesoc_sdram_time0_3_glue_set_9956;
  wire basesoc_sdram_time0_4_glue_set_9957;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9958 ;
  wire \VexRiscv/CsrPlugin_interrupt_valid_glue_set_9959 ;
  wire \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9960 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9961 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9963 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9964 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9965 ;
  wire \Madd_n6117_cy<3>_rt_9966 ;
  wire \Madd_n6117_cy<6>_rt_9967 ;
  wire \Madd_n6117_cy<8>_rt_9968 ;
  wire \Madd_n6117_cy<16>_rt_9969 ;
  wire \Madd_n6117_cy<19>_rt_9970 ;
  wire \Madd_n6117_cy<21>_rt_9971 ;
  wire \Madd_n6117_cy<22>_rt_9972 ;
  wire \Madd_n6117_cy<24>_rt_9973 ;
  wire \Madd_n6117_cy<25>_rt_9974 ;
  wire \Madd_n6117_cy<26>_rt_9975 ;
  wire \Madd_n6117_cy<27>_rt_9976 ;
  wire \Madd_n6117_cy<28>_rt_9977 ;
  wire \Madd_n6117_cy<29>_rt_9978 ;
  wire \Madd_n6117_cy<30>_rt_9979 ;
  wire \Madd_n6117_cy<31>_rt_9980 ;
  wire \Madd_n6121_cy<3>_rt_9981 ;
  wire \Madd_n6121_cy<6>_rt_9982 ;
  wire \Madd_n6121_cy<8>_rt_9983 ;
  wire \Madd_n6121_cy<16>_rt_9984 ;
  wire \Madd_n6121_cy<19>_rt_9985 ;
  wire \Madd_n6121_cy<21>_rt_9986 ;
  wire \Madd_n6121_cy<22>_rt_9987 ;
  wire \Madd_n6121_cy<24>_rt_9988 ;
  wire \Madd_n6121_cy<25>_rt_9989 ;
  wire \Madd_n6121_cy<26>_rt_9990 ;
  wire \Madd_n6121_cy<27>_rt_9991 ;
  wire \Madd_n6121_cy<28>_rt_9992 ;
  wire \Madd_n6121_cy<29>_rt_9993 ;
  wire \Madd_n6121_cy<30>_rt_9994 ;
  wire \Madd_n6121_cy<31>_rt_9995 ;
  wire \Madd_n6193_cy<1>_rt_9996 ;
  wire \Madd_n6193_cy<2>_rt_9997 ;
  wire \Madd_n6193_cy<3>_rt_9998 ;
  wire \Madd_n6193_cy<4>_rt_9999 ;
  wire \Madd_n6193_cy<5>_rt_10000 ;
  wire \Madd_n6193_cy<6>_rt_10001 ;
  wire \Madd_n6193_cy<7>_rt_10002 ;
  wire \Madd_n6193_cy<8>_rt_10003 ;
  wire \Madd_n6193_cy<9>_rt_10004 ;
  wire \Madd_n6193_cy<10>_rt_10005 ;
  wire \Madd_n6193_cy<11>_rt_10006 ;
  wire \Madd_n6193_cy<12>_rt_10007 ;
  wire \Madd_n6193_cy<13>_rt_10008 ;
  wire \Madd_n6193_cy<14>_rt_10009 ;
  wire \Madd_n6193_cy<15>_rt_10010 ;
  wire \Madd_n6193_cy<16>_rt_10011 ;
  wire \Madd_n6193_cy<17>_rt_10012 ;
  wire \Madd_n6193_cy<18>_rt_10013 ;
  wire \Madd_n6193_cy<19>_rt_10014 ;
  wire \Madd_n6193_cy<20>_rt_10015 ;
  wire \Madd_n6193_cy<21>_rt_10016 ;
  wire \Madd_n6193_cy<22>_rt_10017 ;
  wire \Madd_n6193_cy<23>_rt_10018 ;
  wire \Mcount_crg_por_cy<0>_rt_10019 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10020 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10021 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10022 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10023 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10024 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10025 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10026 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10027 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10028 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10029 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10030 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10031 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10032 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10033 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10034 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10035 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10036 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10037 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10038 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10039 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10040 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10041 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10042 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10043 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10044 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10045 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10046 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10047 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10048 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10049 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_rt_10050 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_rt_10051 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_rt_10052 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_rt_10053 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_rt_10054 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_rt_10055 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_rt_10056 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_rt_10057 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_rt_10058 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_rt_10059 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_rt_10060 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_rt_10061 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_rt_10062 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_rt_10063 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_rt_10064 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_rt_10065 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_rt_10066 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_rt_10067 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_rt_10068 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_rt_10069 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_rt_10070 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_rt_10071 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_rt_10072 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_rt_10073 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_rt_10074 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_rt_10075 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_rt_10076 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_rt_10077 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10078 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<31>_rt_10079 ;
  wire spiflash_clk_rstpot_10080;
  wire basesoc_bus_wishbone_ack_rstpot_10081;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_10082;
  wire opsisi2c_storage_full_rstpot_10083;
  wire basesoc_en_storage_full_rstpot_10084;
  wire spiflash_bitbang_en_storage_full_rstpot_10085;
  wire basesoc_eventmanager_storage_full_rstpot_10086;
  wire opsis_i2c_is_read_rstpot_10087;
  wire opsis_i2c_data_bit_rstpot_10088;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10089 ;
  wire \VexRiscv/memory_arbitration_isValid_rstpot_10090 ;
  wire \VexRiscv/execute_arbitration_isValid_rstpot_10091 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10092 ;
  wire basesoc_sram_bus_ack_rstpot_10093;
  wire opsis_i2c_slave_addr_re_rstpot_10094;
  wire basesoc_interface_we_rstpot_10095;
  wire half_rate_phy_phase_sel_rstpot_10096;
  wire \VexRiscv/CsrPlugin_mip_MSIP_rstpot_10097 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_rstpot ;
  wire \VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10099 ;
  wire \VexRiscv/_zz_204__rstpot_10100 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10101 ;
  wire \VexRiscv/_zz_162__rstpot_10102 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10103 ;
  wire N442;
  wire N458;
  wire N459;
  wire N460;
  wire half_rate_phy_drive_dq_n1_BRB0_10108;
  wire half_rate_phy_record0_ras_n_BRB1_10109;
  wire N465;
  wire N4661;
  wire N4701;
  wire N4751;
  wire half_rate_phy_record1_cas_n_BRB1_10114;
  wire N4801;
  wire N4811;
  wire N4851;
  wire N4901;
  wire half_rate_phy_record0_odt_BRB0_10119;
  wire half_rate_phy_record0_odt_BRB1_10120;
  wire half_rate_phy_record0_reset_n_BRB0_10121;
  wire half_rate_phy_record0_cke_BRB0_10122;
  wire ddram_cas_n_BRB0_10123;
  wire N502;
  wire N503;
  wire N505;
  wire N506;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10129 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10131 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10132 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10133 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10134 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10135 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10136 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10137 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10138 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10139 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10140 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10141 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10142 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10143 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10144 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10145 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10146 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10147 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10148 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10149 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10150 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10151 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10152 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10153 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10154 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10155 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10156 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10157 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10158 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10159 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10160 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10161 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10162 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10163 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10164 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10165 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10166 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10167 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10168 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10169 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10170 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10171 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10172 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10173 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10174 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10175 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10176 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10177 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10178 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10179 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10180 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10181 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10182 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10183 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10184 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10185 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10186 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10187 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10188 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10189 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10190 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10191 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10192 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10193 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10194 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10195 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10196 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10197 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10198 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10199 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10200 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10201 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10202 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10203 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10204 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10205 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10206 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10207 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10208 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10209 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10210 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10211 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10212 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10213 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10214 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10215 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10216 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10217 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10218 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10219 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10220 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10221 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10222 ;
  wire new_master_wdata_ready0_BRB0_10223;
  wire new_master_wdata_ready0_BRB1_10224;
  wire new_master_wdata_ready0_BRB2_10225;
  wire new_master_wdata_ready0_BRB3_10226;
  wire new_master_wdata_ready0_BRB4_10227;
  wire new_master_wdata_ready0_BRB5_10228;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10229 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10230 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10231 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10232 ;
  wire N6861;
  wire N6881;
  wire N690;
  wire N692;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_10237 ;
  wire \VexRiscv/_zz_116__rstpot_10238 ;
  wire half_rate_phy_record1_cas_n_BRB5_10239;
  wire half_rate_phy_record1_cas_n_BRB6_10240;
  wire half_rate_phy_record1_cas_n_BRB7_10241;
  wire half_rate_phy_record1_cas_n_BRB8_10242;
  wire half_rate_phy_record0_ras_n_BRB7_10243;
  wire half_rate_phy_record0_ras_n_BRB9_10244;
  wire half_rate_phy_record0_ras_n_BRB10_10245;
  wire ddram_cas_n_BRB3_10246;
  wire ddram_cas_n_BRB4_10247;
  wire ddram_cas_n_BRB5_10248;
  wire ddram_cas_n_BRB6_10249;
  wire ddram_cas_n_BRB7_10250;
  wire ddram_cas_n_BRB8_10251;
  wire ddram_cas_n_BRB9_10252;
  wire ddram_cas_n_BRB10_10253;
  wire ddram_cas_n_BRB11_10254;
  wire ddram_ras_n_BRB4_10255;
  wire ddram_ras_n_BRB5_10256;
  wire ddram_ras_n_BRB8_10257;
  wire ddram_ras_n_BRB9_10258;
  wire ddram_we_n_BRB4_10259;
  wire ddram_we_n_BRB5_10260;
  wire ddram_we_n_BRB8_10261;
  wire ddram_we_n_BRB9_10262;
  wire new_master_rdata_valid1_BRB0_10263;
  wire half_rate_phy_record0_ras_n_BRB5_10264;
  wire half_rate_phy_record0_ras_n_BRB6_10265;
  wire half_rate_phy_record0_cas_n_BRB1_10266;
  wire half_rate_phy_record0_cas_n_BRB4_10267;
  wire half_rate_phy_record0_we_n_BRB1_10268;
  wire half_rate_phy_record0_we_n_BRB4_10269;
  wire half_rate_phy_record1_cas_n_BRB4_10270;
  wire half_rate_phy_record1_cas_n_BRB9_10271;
  wire half_rate_phy_record1_ras_n_BRB1_10272;
  wire half_rate_phy_record1_ras_n_BRB4_10273;
  wire half_rate_phy_record1_we_n_BRB1_10274;
  wire half_rate_phy_record1_we_n_BRB4_10275;
  wire half_rate_phy_rddata_sr_5_BRB10_10276;
  wire new_master_rdata_valid0_BRB3_10277;
  wire new_master_rdata_valid2_BRB0_10278;
  wire N7921;
  wire N7951;
  wire N8001;
  wire N8011;
  wire N8131;
  wire N8141;
  wire new_master_rdata_valid3_BRB0_10285;
  wire new_master_rdata_valid3_BRB1_10286;
  wire new_master_rdata_valid3_BRB2_10287;
  wire new_master_rdata_valid3_BRB3_10288;
  wire new_master_rdata_valid3_BRB4_10289;
  wire new_master_rdata_valid3_BRB5_10290;
  wire new_master_rdata_valid2_BRB6_10291;
  wire new_master_rdata_valid2_BRB7_10292;
  wire new_master_rdata_valid2_BRB8_10293;
  wire new_master_rdata_valid2_BRB9_10294;
  wire N8521;
  wire half_rate_phy_rddata_sr_1_BRB0_10296;
  wire half_rate_phy_rddata_sr_1_BRB1_10297;
  wire half_rate_phy_rddata_sr_1_BRB2_10298;
  wire half_rate_phy_rddata_sr_1_BRB3_10299;
  wire half_rate_phy_rddata_sr_1_BRB4_10300;
  wire half_rate_phy_rddata_sr_1_BRB5_10301;
  wire new_master_rdata_valid2_BRB5_10302;
  wire new_master_rdata_valid2_BRB10_10303;
  wire new_master_rdata_valid2_BRB11_10304;
  wire new_master_rdata_valid2_BRB12_10305;
  wire new_master_rdata_valid2_BRB13_10306;
  wire new_master_rdata_valid2_BRB14_10307;
  wire half_rate_phy_rddata_sr_2_BRB6_10308;
  wire half_rate_phy_rddata_sr_2_BRB7_10309;
  wire half_rate_phy_rddata_sr_2_BRB8_10310;
  wire half_rate_phy_rddata_sr_2_BRB9_10311;
  wire half_rate_phy_rddata_sr_2_BRB5_10312;
  wire half_rate_phy_rddata_sr_2_BRB10_10313;
  wire half_rate_phy_rddata_sr_2_BRB11_10314;
  wire half_rate_phy_rddata_sr_2_BRB12_10315;
  wire half_rate_phy_rddata_sr_2_BRB13_10316;
  wire new_master_rdata_valid1_BRB2_10317;
  wire new_master_rdata_valid1_BRB15_10318;
  wire new_master_rdata_valid1_BRB16_10319;
  wire new_master_rdata_valid1_BRB17_10320;
  wire new_master_rdata_valid1_BRB18_10321;
  wire new_master_rdata_valid1_BRB19_10322;
  wire new_master_rdata_valid1_BRB6_10323;
  wire new_master_rdata_valid1_BRB20_10324;
  wire new_master_rdata_valid1_BRB21_10325;
  wire new_master_rdata_valid1_BRB22_10326;
  wire new_master_rdata_valid1_BRB23_10327;
  wire new_master_rdata_valid1_BRB24_10328;
  wire half_rate_phy_rddata_sr_3_BRB4_10329;
  wire half_rate_phy_rddata_sr_3_BRB14_10330;
  wire half_rate_phy_rddata_sr_3_BRB15_10331;
  wire half_rate_phy_rddata_sr_3_BRB16_10332;
  wire half_rate_phy_rddata_sr_3_BRB17_10333;
  wire \VexRiscv/_zz_114__rstpot_10334 ;
  wire wr_data_en_d_rstpot_10335;
  wire N900;
  wire N902;
  wire N910;
  wire N912;
  wire N9141;
  wire N9161;
  wire N9181;
  wire N9201;
  wire N9221;
  wire N9241;
  wire N9261;
  wire N9281;
  wire N9301;
  wire N9321;
  wire N9341;
  wire N9361;
  wire N9381;
  wire N9401;
  wire N9421;
  wire N9441;
  wire N946;
  wire N948;
  wire N950;
  wire N952;
  wire N954;
  wire N956;
  wire N958;
  wire N960;
  wire N962;
  wire N964;
  wire N966;
  wire N968;
  wire N970;
  wire N972;
  wire N974;
  wire N976;
  wire N9781;
  wire N9801;
  wire N9821;
  wire N9841;
  wire N9861;
  wire N9881;
  wire N9901;
  wire N9921;
  wire N9941;
  wire N9961;
  wire N9981;
  wire N10001;
  wire N10021;
  wire N10041;
  wire N10061;
  wire N10081;
  wire N10101;
  wire N1012;
  wire N1014;
  wire N1016;
  wire N1018;
  wire N1020;
  wire N1022;
  wire N1024;
  wire N1026;
  wire N1028;
  wire N1030;
  wire N1032;
  wire N1034;
  wire N1036;
  wire N1038;
  wire N1040;
  wire N1042;
  wire N1044;
  wire N1046;
  wire N1048;
  wire N1050;
  wire N1052;
  wire N1054;
  wire N1056;
  wire N1058;
  wire N1060;
  wire N1062;
  wire N1064;
  wire N1066;
  wire N1068;
  wire N1070;
  wire N1072;
  wire N1074;
  wire N1078;
  wire N1080;
  wire N1082;
  wire N1084;
  wire N1086;
  wire N1088;
  wire N1090;
  wire N1092;
  wire N1094;
  wire N1096;
  wire N1098;
  wire N1100;
  wire N1102;
  wire N1104;
  wire N1106;
  wire N1110;
  wire N1112;
  wire \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_rt_10438 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_rt_10439 ;
  wire phase_sel_1_10440;
  wire basesoc_interface_adr_2_1_10441;
  wire half_rate_phy_record0_bank_0_rstpot_10442;
  wire half_rate_phy_record0_bank_1_rstpot_10443;
  wire half_rate_phy_record0_bank_2_rstpot_10444;
  wire half_rate_phy_record1_bank_0_rstpot_10445;
  wire half_rate_phy_record1_bank_1_rstpot_10446;
  wire half_rate_phy_record1_bank_2_rstpot_10447;
  wire basesoc_interface_we_1_10448;
  wire basesoc_interface_adr_5_1_10449;
  wire half_rate_phy_rddata_en111_FRB_1_10450;
  wire basesoc_interface_adr_1_1_10451;
  wire basesoc_interface_adr_4_1_10452;
  wire basesoc_interface_adr_5_2_10453;
  wire basesoc_interface_adr_2_2_10454;
  wire basesoc_interface_adr_0_1_10455;
  wire basesoc_interface_adr_3_1_10456;
  wire basesoc_sdram_storage_full_0_1_10457;
  wire basesoc_sdram_storage_full_0_2_10458;
  wire phase_sel_2_10459;
  wire phase_sel_3_10460;
  wire basesoc_interface_adr_1_2_10461;
  wire half_rate_phy_rddata_en111_FRB_2_10462;
  wire basesoc_sdram_storage_full_0_3_10463;
  wire basesoc_interface_we_2_10464;
  wire N1114;
  wire N1115;
  wire N1116;
  wire N1117;
  wire N1118;
  wire N1119;
  wire N1120;
  wire N1121;
  wire N1122;
  wire N1123;
  wire N1124;
  wire N1125;
  wire N1126;
  wire N1127;
  wire N1128;
  wire N1129;
  wire N1130;
  wire N11311;
  wire N1132;
  wire N1133;
  wire N1134;
  wire N1135;
  wire N1136;
  wire N1137;
  wire N1138;
  wire N1139;
  wire N1140;
  wire N1141;
  wire N1142;
  wire N1143;
  wire N1144;
  wire N1145;
  wire N1146;
  wire N1147;
  wire Mshreg_half_rate_phy_r_drive_dq_4_10499;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10500;
  wire Mshreg_ddram_cas_n_BRB3_10501;
  wire Mshreg_ddram_cas_n_BRB5_10502;
  wire Mshreg_ddram_ras_n_BRB8_10503;
  wire Mshreg_ddram_cas_n_BRB9_10504;
  wire Mshreg_ddram_ras_n_BRB4_10505;
  wire Mshreg_new_master_rdata_valid3_BRB1_10506;
  wire Mshreg_ddram_we_n_BRB4_10507;
  wire Mshreg_ddram_we_n_BRB8_10508;
  wire Mshreg_new_master_rdata_valid2_BRB8_10509;
  wire Mshreg_new_master_rdata_valid3_BRB3_10510;
  wire Mshreg_new_master_rdata_valid3_BRB4_10511;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_10512;
  wire half_rate_phy_rddata_sr_1_BRB11_10513;
  wire Mshreg_new_master_rdata_valid2_BRB9_10514;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_10515;
  wire half_rate_phy_rddata_sr_1_BRB01_10516;
  wire Mshreg_new_master_rdata_valid2_BRB5_10517;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_10518;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_10519;
  wire Mshreg_new_master_rdata_valid2_BRB12_10520;
  wire Mshreg_new_master_rdata_valid2_BRB10_10521;
  wire Mshreg_new_master_rdata_valid2_BRB11_10522;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_10523;
  wire Mshreg_new_master_rdata_valid2_BRB13_10524;
  wire Mshreg_new_master_rdata_valid2_BRB14_10525;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB9_10526;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_10527;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_10528;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB12_10529;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB10_10530;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB11_10531;
  wire Mshreg_new_master_rdata_valid1_BRB15_10532;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533;
  wire Mshreg_new_master_rdata_valid1_BRB2_10534;
  wire Mshreg_new_master_rdata_valid1_BRB18_10535;
  wire Mshreg_new_master_rdata_valid1_BRB16_10536;
  wire Mshreg_new_master_rdata_valid1_BRB17_10537;
  wire Mshreg_new_master_rdata_valid1_BRB20_10538;
  wire Mshreg_new_master_rdata_valid1_BRB19_10539;
  wire Mshreg_new_master_rdata_valid1_BRB6_10540;
  wire Mshreg_new_master_rdata_valid1_BRB23_10541;
  wire Mshreg_new_master_rdata_valid1_BRB21_10542;
  wire Mshreg_new_master_rdata_valid1_BRB22_10543;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB14_10544;
  wire Mshreg_new_master_rdata_valid1_BRB24_10545;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB4_10546;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB17_10547;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB15_10548;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB16_10549;
  wire sys2x_rst_shift1_10550;
  wire sys2x_rst_shift2_10551;
  wire sys2x_rst_shift3_10552;
  wire sys2x_rst_shift4_10553;
  wire half_rate_phy_rddata_sr_1_BRB011_10554;
  wire half_rate_phy_rddata_sr_1_BRB111_10555;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_cas_n_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_cas_n_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_cas_n_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_we_n_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record2_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 5] \VexRiscv/IBusCachedPlugin_cache/lineLoader_address ;
  wire [2 : 0] \VexRiscv/_zz_203_ ;
  wire [31 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_address ;
  wire [31 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_data ;
  wire [3 : 0] basesoc_vexriscv_dbus_sel;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6373;
  wire [7 : 0] _n6374;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6514;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 3] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [1 : 0] basesoc_counter;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [29 : 0] rhs_array_muxed44;
  wire [31 : 0] rhs_array_muxed45;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [13 : 0] rhs_array_muxed1;
  wire [13 : 0] rhs_array_muxed7;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [31 : 2] n6117;
  wire [31 : 2] n6121;
  wire [15 : 0] basesoc_data_port_we;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [4 : 0] basesoc_slave_sel;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [2 : 2] n6111;
  wire [23 : 3] n6193;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6117_cy;
  wire [31 : 2] Madd_n6121_cy;
  wire [2 : 2] Madd_n6111_cy;
  wire [23 : 0] Madd_n6193_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [3 : 3] Mcount_suart_rx_fifo_level0_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [31 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut ;
  wire [30 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy ;
  wire [31 : 0] \VexRiscv/Madd__zz_290__Madd_lut ;
  wire [30 : 0] \VexRiscv/Madd__zz_290__Madd_cy ;
  wire [30 : 0] \VexRiscv/Madd__zz_329__Madd_cy ;
  wire [0 : 0] \VexRiscv/Madd__zz_329__Madd_lut ;
  wire [33 : 0] \VexRiscv/Madd__zz_315__lut ;
  wire [32 : 0] \VexRiscv/Madd__zz_315__cy ;
  wire [10 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut ;
  wire [9 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy ;
  wire [31 : 2] \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut ;
  wire [30 : 2] \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_counter_value ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value ;
  wire [32 : 0] \VexRiscv/Msub__zz_196__lut ;
  wire [31 : 0] \VexRiscv/Msub__zz_196__cy ;
  wire [2 : 0] \VexRiscv/Result ;
  wire [2 : 2] \VexRiscv/_zz_454_ ;
  wire [29 : 26] \VexRiscv/_zz_136_ ;
  wire [11 : 11] \VexRiscv/_zz_409_ ;
  wire [7 : 7] \VexRiscv/writeBack_DBusSimplePlugin_rspFormated ;
  wire [10 : 10] \VexRiscv/_n5459 ;
  wire [6 : 4] \VexRiscv/_n8153 ;
  wire [10 : 8] \VexRiscv/_n8151 ;
  wire [2 : 0] \VexRiscv/_n8155 ;
  wire [31 : 13] \VexRiscv/_n8147 ;
  wire [33 : 0] \VexRiscv/_zz_315_ ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext ;
  wire [1 : 0] \VexRiscv/_n4420 ;
  wire [12 : 11] \VexRiscv/_n8150 ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pc ;
  wire [31 : 0] \VexRiscv/execute_CsrPlugin_writeData ;
  wire [32 : 0] \VexRiscv/n2563 ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS2 ;
  wire [31 : 8] \VexRiscv/_zz_130_ ;
  wire [31 : 0] \VexRiscv/decode_RS1 ;
  wire [31 : 0] \VexRiscv/decode_RS2 ;
  wire [11 : 11] \VexRiscv/execute_BranchPlugin_branch_src2 ;
  wire [31 : 0] \VexRiscv/_zz_290_ ;
  wire [31 : 0] \VexRiscv/_zz_36_ ;
  wire [31 : 1] \VexRiscv/execute_BranchPlugin_branchAdder ;
  wire [31 : 0] \VexRiscv/_zz_329_ ;
  wire [32 : 0] \VexRiscv/_zz_196_ ;
  wire [15 : 15] \VexRiscv/writeBack_DBusSimplePlugin_rspShifted ;
  wire [31 : 0] \VexRiscv/_zz_152_ ;
  wire [31 : 0] \VexRiscv/n2566 ;
  wire [31 : 31] \VexRiscv/execute_LightShifterPlugin_shiftInput ;
  wire [31 : 0] \VexRiscv/_n4375 ;
  wire [30 : 2] \VexRiscv/execute_BranchPlugin_branch_src1 ;
  wire [31 : 0] \VexRiscv/_zz_157_ ;
  wire [31 : 0] \VexRiscv/execute_SrcPlugin_addSub ;
  wire [31 : 0] \VexRiscv/_zz_35_ ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_pcs_4 ;
  wire [31 : 0] \VexRiscv/_zz_79_ ;
  wire [3 : 0] \VexRiscv/CsrPlugin_trapCause ;
  wire [24 : 15] \VexRiscv/_zz_94_ ;
  wire [2 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code ;
  wire [1 : 0] \VexRiscv/CsrPlugin_mstatus_MPP ;
  wire [31 : 0] \VexRiscv/_zz_201_ ;
  wire [1 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_size ;
  wire [29 : 0] \VexRiscv/CsrPlugin_mtvec_base ;
  wire [0 : 0] \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL ;
  wire [31 : 7] \VexRiscv/decode_to_execute_INSTRUCTION ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS1 ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SHIFT_CTRL ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC1_CTRL ;
  wire [1 : 0] \VexRiscv/decode_to_execute_ALU_CTRL ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC2_CTRL ;
  wire [31 : 1] \VexRiscv/execute_to_memory_BRANCH_CALC ;
  wire [31 : 0] \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA ;
  wire [31 : 2] \VexRiscv/memory_to_writeBack_PC ;
  wire [31 : 2] \VexRiscv/execute_to_memory_PC ;
  wire [31 : 2] \VexRiscv/decode_to_execute_PC ;
  wire [1 : 0] \VexRiscv/decode_to_execute_BRANCH_CTRL ;
  wire [1 : 0] \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW ;
  wire [31 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_result ;
  wire [31 : 0] \VexRiscv/memory_MulDivIterativePlugin_rs2 ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mtval ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mepc ;
  wire [3 : 0] \VexRiscv/CsrPlugin_mcause_exceptionCode ;
  wire [3 : 3] \VexRiscv/CsrPlugin_interrupt_code ;
  wire [31 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr ;
  wire [31 : 0] \VexRiscv/_zz_164_ ;
  wire [4 : 0] \VexRiscv/_zz_163_ ;
  wire [4 : 0] \VexRiscv/execute_LightShifterPlugin_amplitudeReg ;
  wire [31 : 2] \VexRiscv/_zz_117_ ;
  wire [64 : 0] \VexRiscv/memory_MulDivIterativePlugin_accumulator ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA ;
  wire [31 : 0] \VexRiscv/_zz_216_ ;
  wire [1 : 0] \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW ;
  wire [31 : 0] \VexRiscv/_zz_217_ ;
  wire [31 : 0] \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pcReg ;
  wire [24 : 15] \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA ;
  wire [1 : 0] \VexRiscv/externalInterruptArray_regNext ;
  wire [2 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex ;
  wire [6 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter ;
  wire [6 : 0] \VexRiscv/IBusCachedPlugin_cache/Result ;
  wire [5 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address ;
  wire [22 : 0] \VexRiscv/IBusCachedPlugin_cache/_zz_10_ ;
  wire [31 : 31] basesoc_zero_trigger_INV_286_o_12;
  wire [19 : 19] basesoc_done_13;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  wire [7 : 7] \VexRiscv/_n8152_14 ;
  wire [3 : 3] \VexRiscv/_n8154_15 ;
  wire [1 : 1] \VexRiscv/_n5023_16 ;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10184_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_33_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_253)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o_3271),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_871)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_930)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .R(sys_rst),
    .Q(suart_sink_ready_934)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_998)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_999)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_1165)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1164)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1166)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n6660),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1205)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1229)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_390_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1279)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_388_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1277)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_389_o_3453),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1278)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_393_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_391_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1280)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_392_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1281)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10139_inv_3923),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10139_inv_3923),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10139_inv_3923),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10139_inv_3923),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10212_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10224_inv_3925),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(\Madd_n6111_cy<0>_inv ),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5511)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6111[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5513)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6111_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6193[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6193[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6193[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6193[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2397)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6193[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2396)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6193[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2395)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6193[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2394)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6193[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2393)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6193[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2392)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6193[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6193[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2390)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6193[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2389)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6193[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6193[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6193[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6193[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6193[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6193[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6193[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6193[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6193[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6193_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_253),
    .R(sys_rst),
    .Q(phase_sys_1032)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1209)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2379),
    .D(xilinxmultiregimpl0_regs1_866),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1469)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed44[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1469),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_932)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_737_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_965)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata_valid_1065)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2401),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6374[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10133_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2162)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2163)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2167)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2166)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2168)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2169)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2170)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2171)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2174)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2175)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2176)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2177)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2178)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2179)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2180)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2210)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2225)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2226)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2227)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2228)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2240)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2241)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2244)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2242)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2243)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2245)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2255)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2258)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2256)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2257)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2259)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2260)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2273)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2274)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2277)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2275)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2276)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2278)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2279)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2280)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2281)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2284)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2282)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2283)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2285)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2415)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2414)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2413)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2412)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2411)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2410)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2425)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2424)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2423)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2422)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2421)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2420)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2419)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2433)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2432)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2431)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2430)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2429)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2428)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2427)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2426)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2472)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2471)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2469)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2468)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2467)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2466)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2465)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2464)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2463)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2462)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2461)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2460)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2497)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2494)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2505)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2504)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2503)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2502)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2501)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2500)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2509)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2508)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2507)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2506)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2545)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2546)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2577)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2576)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2575)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2574)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2573)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2572)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2578)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2601)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2600)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2599)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2595)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2609)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2608)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2607)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2606)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2605)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2603)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2617)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2616)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2615)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2614)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2613)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2612)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2611)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2610)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_252)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1211)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(_n6373[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n10822_inv),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n10822_inv),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_717 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_718 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_719 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_748_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_997)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1184)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1202)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N4181),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10155_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1703_o ),
    .D(N4161),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1703_o ),
    .D(N4151),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1703_o ),
    .D(N4141),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(\spiflash_i1[1]_GND_1_o_equal_1703_o ),
    .D(N4131),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1276),
    .Q(xilinxmultiregimpl1_regs1_867)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_747_o),
    .R(sys_rst),
    .Q(suart_source_valid_966)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2379),
    .D(xilinxmultiregimpl1_regs1_867),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(_n10088),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(_n10090),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(_n10092),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(_n10094),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(_n10096),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(_n10098),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(_n10100),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(_n10102),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1470),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_933)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_sda_i_1470),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10143_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10412_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_931)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N4171),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1275)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1275),
    .Q(xilinxmultiregimpl0_regs1_866)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1204)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1207)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1206)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_227)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_226)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_225)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_224)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_223)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_222)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_221)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_220)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_219)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_218)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_217)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_216)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_215)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_214)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_213)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_212)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_4447),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_4447),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[6]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[9]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[16]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[18]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_4447),
    .I1(basesoc_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl (
    .I0(N2),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl_4532)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl1 (
    .I0(N2),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl1_4533)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl2 (
    .I0(N2),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl2_4534)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl3 (
    .I0(N2),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl3_4535)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl4 (
    .I0(N3),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl4_4536)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl5 (
    .I0(N3),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl5_4537)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl6 (
    .I0(N3),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl6_4538)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl7 (
    .I0(N3),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl7_4539)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl8 (
    .I0(N4),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl8_4540)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl9 (
    .I0(N4),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl9_4541)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl10 (
    .I0(N4),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl10_4542)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl11 (
    .I0(N4),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl11_4543)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl12 (
    .I0(N5),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl12_4544)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl13 (
    .I0(N5),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl13_4545)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl14 (
    .I0(N5),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl14_4546)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl15 (
    .I0(N5),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl15_4547)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl16 (
    .I0(N6),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl16_4548)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl17 (
    .I0(N6),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl17_4549)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl18 (
    .I0(N6),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl18_4550)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl19 (
    .I0(N6),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl19_4551)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl20 (
    .I0(N7),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl20_4552)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl21 (
    .I0(N7),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl21_4553)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl22 (
    .I0(N7),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl22_4554)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl23 (
    .I0(N7),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl23_4555)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl24 (
    .I0(N8),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl24_4556)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl25 (
    .I0(N8),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl25_4557)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl26 (
    .I0(N8),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl26_4558)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl27 (
    .I0(N8),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl27_4559)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl28 (
    .I0(N9),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl28_4560)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl29 (
    .I0(N9),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl29_4561)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl30 (
    .I0(N9),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl30_4562)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl31 (
    .I0(N9),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl31_4563)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl32 (
    .I0(N10),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl32_4564)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl33 (
    .I0(N10),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl33_4565)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl34 (
    .I0(N10),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl34_4566)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl35 (
    .I0(N10),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl35_4567)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl36 (
    .I0(N11),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl36_4568)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl37 (
    .I0(N11),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl37_4569)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl38 (
    .I0(N11),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl38_4570)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl39 (
    .I0(N11),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl39_4571)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl40 (
    .I0(N12),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl40_4572)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl41 (
    .I0(N12),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl41_4573)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl42 (
    .I0(N12),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl42_4574)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl43 (
    .I0(N12),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl43_4575)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl44 (
    .I0(N13),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl44_4576)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl45 (
    .I0(N13),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl45_4577)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl46 (
    .I0(N13),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl46_4578)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl47 (
    .I0(N13),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl47_4579)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl48 (
    .I0(N14),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl48_4580)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl49 (
    .I0(N14),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl49_4581)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl50 (
    .I0(N14),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl50_4582)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl51 (
    .I0(N14),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl51_4583)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl52 (
    .I0(N15),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl52_4584)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl53 (
    .I0(N15),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl53_4585)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl54 (
    .I0(N15),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl54_4586)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl55 (
    .I0(N15),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl55_4587)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl56 (
    .I0(N16),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl56_4588)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl57 (
    .I0(N16),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl57_4589)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl58 (
    .I0(N16),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl58_4590)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl59 (
    .I0(N16),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl59_4591)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl60 (
    .I0(N17),
    .I1(basesoc_sram_we[0]),
    .O(write_ctrl60_4592)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl61 (
    .I0(N17),
    .I1(basesoc_sram_we[1]),
    .O(write_ctrl61_4593)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl62 (
    .I0(N17),
    .I1(basesoc_sram_we[2]),
    .O(write_ctrl62_4594)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl63 (
    .I0(N17),
    .I1(basesoc_sram_we[3]),
    .O(write_ctrl63_4595)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6373[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6373[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6373[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6373[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6373[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6373[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6373[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6373[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6374[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6374[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6374[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6374[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6374[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6374[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6374[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6374[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1293)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In_3953 ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3957)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1325)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3952 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_3041)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_3040)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n10814_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2010_inv_4037),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10121_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10127_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10127_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10163_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10163_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10163_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10163_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10158_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10158_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10158_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10158_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read_3829),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10191_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10191_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10191_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10191_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10191_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10198_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10198_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10198_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10198_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10198_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10235_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10235_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10235_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10235_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10242_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10242_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10253_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10253_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10253_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10253_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10240_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10240_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10240_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10260_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10260_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10258_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10258_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10258_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10278_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10278_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10271_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10271_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10271_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10271_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10276_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10276_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10276_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10289_inv),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10289_inv),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10289_inv),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10289_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10296_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10296_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10294_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10294_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10294_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10307_inv),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10307_inv),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10307_inv),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10307_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10312_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10312_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10312_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10325_inv),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10325_inv),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10325_inv),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10325_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10330_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10330_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10330_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10332_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10332_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10348_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10348_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10348_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10343_inv),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10343_inv),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10343_inv),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10343_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10350_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10350_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10366_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10366_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10366_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10361_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10361_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10361_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10361_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10370_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10370_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10370_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10368_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10368_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10378_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10384_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_5116)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_5115)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_5121)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1327)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_5120)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_5126)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_5125)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_5131)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_5130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_5136)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_5135)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_5141)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_5140)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_5146)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_5145)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_5151)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_5150)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_5156)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In_5149 ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_5155)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In_5154 ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1319)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1321)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1317)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .Q(inst_LPM_FF_3_5108)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .Q(inst_LPM_FF_2_5109)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .Q(inst_LPM_FF_1_5110)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .Q(inst_LPM_FF_0_5111)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9965 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5190 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9965 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5190 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5192 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5190 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5192 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5194 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5192 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5194 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5196 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5194 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5196 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5198 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5196 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5198 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5200 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5198 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5200 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5202 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5200 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5202 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5204 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5202 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5204 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5206 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5204 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5206 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5208 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5206 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5208 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5210 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5208 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5210 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5212 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5210 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5212 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5214 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5212 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5214 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5216 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5214 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5216 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5218 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5216 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5218 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5220 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5218 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5220 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5222 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5220 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5222 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5224 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5222 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5224 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5226 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5224 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5226 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5228 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5226 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5228 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5230 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5228 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5230 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5232 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5230 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5232 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5234 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5232 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5234 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5236 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5234 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5236 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5238 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5236 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5238 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5240 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5238 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5240 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5242 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5240 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5242 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5244 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5242 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5244 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5246 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5244 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5246 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5248 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5246 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5248 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5250 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5248 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5250 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_row[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_row[2]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_row[4]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_row[5]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[6]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_row[7]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_row[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_row[10]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_row[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_row[13]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_row[10]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_row[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_row[13]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_row[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_row[2]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_row[4]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_row[5]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[6]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_row[7]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_row[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_row[10]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_row[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_row[13]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_row[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_row[2]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_row[4]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_row[5]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[6]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_row[7]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_row[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_row[10]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_row[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_row[13]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_row[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_row[2]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_row[4]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_row[5]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[6]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_row[7]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_row[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[9]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_row[10]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_row[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[12]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_row[13]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_row[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_row[2]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_row[4]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_row[5]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[6]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_row[7]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_row[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[9]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_row[10]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_row[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[12]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_row[13]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_row[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_row[2]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_row[4]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_row[5]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[6]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_row[7]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_row[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[9]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_row[10]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_row[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[12]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_row[13]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_row[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_row[2]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_row[4]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_row[5]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[6]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_row[7]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_row[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[9]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_row[10]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_row[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[12]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_row[13]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5342 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5342 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5343 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5344 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5343 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5344 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5345 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5346 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5345 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5346 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5347 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5348 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5347 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5348 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5349 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5350 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5349 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5350 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5351 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5351 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5352 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5353 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5352 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5353 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5354 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5355 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5354 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5355 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5356 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5357 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5356 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5357 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5358 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5359 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5358 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5359 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5360 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5360 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5361 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5362 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5361 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5362 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5363 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5364 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5363 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5364 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5365 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5366 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5365 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5366 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5367 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5368 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5367 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5368 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5369 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5369 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5370 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5371 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5370 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5371 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5372 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5373 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5372 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5373 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5374 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5375 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5374 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5375 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5376 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5377 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5376 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5377 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5378 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5378 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5379 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5380 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5379 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5380 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5381 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5382 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5381 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5382 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5383 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5384 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5383 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5384 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5385 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5386 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5385 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5386 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5387 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5387 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5388 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5389 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5388 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5389 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5390 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5391 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5390 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5391 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5392 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5393 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5392 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5393 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5394 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5395 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5394 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5395 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5396 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5396 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5397 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5398 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5397 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5398 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5399 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5400 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5399 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5400 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5401 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5402 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5401 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5402 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5403 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5404 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5403 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5404 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5405 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5405 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5406 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5407 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5406 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5407 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5408 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5409 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5408 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5409 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5410 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5411 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5410 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5411 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5412 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5413 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5412 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5413 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )

  );
  MUXCY   \Madd_n6117_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[2] ),
    .O(Madd_n6117_cy[2])
  );
  XORCY   \Madd_n6117_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6117_lut[2] ),
    .O(n6117[2])
  );
  MUXCY   \Madd_n6117_cy<3>  (
    .CI(Madd_n6117_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<3>_rt_9966 ),
    .O(Madd_n6117_cy[3])
  );
  XORCY   \Madd_n6117_xor<3>  (
    .CI(Madd_n6117_cy[2]),
    .LI(\Madd_n6117_cy<3>_rt_9966 ),
    .O(n6117[3])
  );
  MUXCY   \Madd_n6117_cy<4>  (
    .CI(Madd_n6117_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[4] ),
    .O(Madd_n6117_cy[4])
  );
  XORCY   \Madd_n6117_xor<4>  (
    .CI(Madd_n6117_cy[3]),
    .LI(\Madd_n6117_lut[4] ),
    .O(n6117[4])
  );
  MUXCY   \Madd_n6117_cy<5>  (
    .CI(Madd_n6117_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[5] ),
    .O(Madd_n6117_cy[5])
  );
  XORCY   \Madd_n6117_xor<5>  (
    .CI(Madd_n6117_cy[4]),
    .LI(\Madd_n6117_lut[5] ),
    .O(n6117[5])
  );
  MUXCY   \Madd_n6117_cy<6>  (
    .CI(Madd_n6117_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<6>_rt_9967 ),
    .O(Madd_n6117_cy[6])
  );
  XORCY   \Madd_n6117_xor<6>  (
    .CI(Madd_n6117_cy[5]),
    .LI(\Madd_n6117_cy<6>_rt_9967 ),
    .O(n6117[6])
  );
  MUXCY   \Madd_n6117_cy<7>  (
    .CI(Madd_n6117_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[7] ),
    .O(Madd_n6117_cy[7])
  );
  XORCY   \Madd_n6117_xor<7>  (
    .CI(Madd_n6117_cy[6]),
    .LI(\Madd_n6117_lut[7] ),
    .O(n6117[7])
  );
  MUXCY   \Madd_n6117_cy<8>  (
    .CI(Madd_n6117_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<8>_rt_9968 ),
    .O(Madd_n6117_cy[8])
  );
  XORCY   \Madd_n6117_xor<8>  (
    .CI(Madd_n6117_cy[7]),
    .LI(\Madd_n6117_cy<8>_rt_9968 ),
    .O(n6117[8])
  );
  MUXCY   \Madd_n6117_cy<9>  (
    .CI(Madd_n6117_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[9] ),
    .O(Madd_n6117_cy[9])
  );
  XORCY   \Madd_n6117_xor<9>  (
    .CI(Madd_n6117_cy[8]),
    .LI(\Madd_n6117_lut[9] ),
    .O(n6117[9])
  );
  MUXCY   \Madd_n6117_cy<10>  (
    .CI(Madd_n6117_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[10] ),
    .O(Madd_n6117_cy[10])
  );
  XORCY   \Madd_n6117_xor<10>  (
    .CI(Madd_n6117_cy[9]),
    .LI(\Madd_n6117_lut[10] ),
    .O(n6117[10])
  );
  MUXCY   \Madd_n6117_cy<11>  (
    .CI(Madd_n6117_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[11] ),
    .O(Madd_n6117_cy[11])
  );
  XORCY   \Madd_n6117_xor<11>  (
    .CI(Madd_n6117_cy[10]),
    .LI(\Madd_n6117_lut[11] ),
    .O(n6117[11])
  );
  MUXCY   \Madd_n6117_cy<12>  (
    .CI(Madd_n6117_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[12] ),
    .O(Madd_n6117_cy[12])
  );
  XORCY   \Madd_n6117_xor<12>  (
    .CI(Madd_n6117_cy[11]),
    .LI(\Madd_n6117_lut[12] ),
    .O(n6117[12])
  );
  MUXCY   \Madd_n6117_cy<13>  (
    .CI(Madd_n6117_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[13] ),
    .O(Madd_n6117_cy[13])
  );
  XORCY   \Madd_n6117_xor<13>  (
    .CI(Madd_n6117_cy[12]),
    .LI(\Madd_n6117_lut[13] ),
    .O(n6117[13])
  );
  MUXCY   \Madd_n6117_cy<14>  (
    .CI(Madd_n6117_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[14] ),
    .O(Madd_n6117_cy[14])
  );
  XORCY   \Madd_n6117_xor<14>  (
    .CI(Madd_n6117_cy[13]),
    .LI(\Madd_n6117_lut[14] ),
    .O(n6117[14])
  );
  MUXCY   \Madd_n6117_cy<15>  (
    .CI(Madd_n6117_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[15] ),
    .O(Madd_n6117_cy[15])
  );
  XORCY   \Madd_n6117_xor<15>  (
    .CI(Madd_n6117_cy[14]),
    .LI(\Madd_n6117_lut[15] ),
    .O(n6117[15])
  );
  MUXCY   \Madd_n6117_cy<16>  (
    .CI(Madd_n6117_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<16>_rt_9969 ),
    .O(Madd_n6117_cy[16])
  );
  XORCY   \Madd_n6117_xor<16>  (
    .CI(Madd_n6117_cy[15]),
    .LI(\Madd_n6117_cy<16>_rt_9969 ),
    .O(n6117[16])
  );
  MUXCY   \Madd_n6117_cy<17>  (
    .CI(Madd_n6117_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[17] ),
    .O(Madd_n6117_cy[17])
  );
  XORCY   \Madd_n6117_xor<17>  (
    .CI(Madd_n6117_cy[16]),
    .LI(\Madd_n6117_lut[17] ),
    .O(n6117[17])
  );
  MUXCY   \Madd_n6117_cy<18>  (
    .CI(Madd_n6117_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[18] ),
    .O(Madd_n6117_cy[18])
  );
  XORCY   \Madd_n6117_xor<18>  (
    .CI(Madd_n6117_cy[17]),
    .LI(\Madd_n6117_lut[18] ),
    .O(n6117[18])
  );
  MUXCY   \Madd_n6117_cy<19>  (
    .CI(Madd_n6117_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<19>_rt_9970 ),
    .O(Madd_n6117_cy[19])
  );
  XORCY   \Madd_n6117_xor<19>  (
    .CI(Madd_n6117_cy[18]),
    .LI(\Madd_n6117_cy<19>_rt_9970 ),
    .O(n6117[19])
  );
  MUXCY   \Madd_n6117_cy<20>  (
    .CI(Madd_n6117_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[20] ),
    .O(Madd_n6117_cy[20])
  );
  XORCY   \Madd_n6117_xor<20>  (
    .CI(Madd_n6117_cy[19]),
    .LI(\Madd_n6117_lut[20] ),
    .O(n6117[20])
  );
  MUXCY   \Madd_n6117_cy<21>  (
    .CI(Madd_n6117_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<21>_rt_9971 ),
    .O(Madd_n6117_cy[21])
  );
  XORCY   \Madd_n6117_xor<21>  (
    .CI(Madd_n6117_cy[20]),
    .LI(\Madd_n6117_cy<21>_rt_9971 ),
    .O(n6117[21])
  );
  MUXCY   \Madd_n6117_cy<22>  (
    .CI(Madd_n6117_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<22>_rt_9972 ),
    .O(Madd_n6117_cy[22])
  );
  XORCY   \Madd_n6117_xor<22>  (
    .CI(Madd_n6117_cy[21]),
    .LI(\Madd_n6117_cy<22>_rt_9972 ),
    .O(n6117[22])
  );
  MUXCY   \Madd_n6117_cy<23>  (
    .CI(Madd_n6117_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[23] ),
    .O(Madd_n6117_cy[23])
  );
  XORCY   \Madd_n6117_xor<23>  (
    .CI(Madd_n6117_cy[22]),
    .LI(\Madd_n6117_lut[23] ),
    .O(n6117[23])
  );
  MUXCY   \Madd_n6117_cy<24>  (
    .CI(Madd_n6117_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<24>_rt_9973 ),
    .O(Madd_n6117_cy[24])
  );
  XORCY   \Madd_n6117_xor<24>  (
    .CI(Madd_n6117_cy[23]),
    .LI(\Madd_n6117_cy<24>_rt_9973 ),
    .O(n6117[24])
  );
  MUXCY   \Madd_n6117_cy<25>  (
    .CI(Madd_n6117_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<25>_rt_9974 ),
    .O(Madd_n6117_cy[25])
  );
  XORCY   \Madd_n6117_xor<25>  (
    .CI(Madd_n6117_cy[24]),
    .LI(\Madd_n6117_cy<25>_rt_9974 ),
    .O(n6117[25])
  );
  MUXCY   \Madd_n6117_cy<26>  (
    .CI(Madd_n6117_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<26>_rt_9975 ),
    .O(Madd_n6117_cy[26])
  );
  XORCY   \Madd_n6117_xor<26>  (
    .CI(Madd_n6117_cy[25]),
    .LI(\Madd_n6117_cy<26>_rt_9975 ),
    .O(n6117[26])
  );
  MUXCY   \Madd_n6117_cy<27>  (
    .CI(Madd_n6117_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<27>_rt_9976 ),
    .O(Madd_n6117_cy[27])
  );
  XORCY   \Madd_n6117_xor<27>  (
    .CI(Madd_n6117_cy[26]),
    .LI(\Madd_n6117_cy<27>_rt_9976 ),
    .O(n6117[27])
  );
  MUXCY   \Madd_n6117_cy<28>  (
    .CI(Madd_n6117_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<28>_rt_9977 ),
    .O(Madd_n6117_cy[28])
  );
  XORCY   \Madd_n6117_xor<28>  (
    .CI(Madd_n6117_cy[27]),
    .LI(\Madd_n6117_cy<28>_rt_9977 ),
    .O(n6117[28])
  );
  MUXCY   \Madd_n6117_cy<29>  (
    .CI(Madd_n6117_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<29>_rt_9978 ),
    .O(Madd_n6117_cy[29])
  );
  XORCY   \Madd_n6117_xor<29>  (
    .CI(Madd_n6117_cy[28]),
    .LI(\Madd_n6117_cy<29>_rt_9978 ),
    .O(n6117[29])
  );
  MUXCY   \Madd_n6117_cy<30>  (
    .CI(Madd_n6117_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<30>_rt_9979 ),
    .O(Madd_n6117_cy[30])
  );
  XORCY   \Madd_n6117_xor<30>  (
    .CI(Madd_n6117_cy[29]),
    .LI(\Madd_n6117_cy<30>_rt_9979 ),
    .O(n6117[30])
  );
  MUXCY   \Madd_n6117_cy<31>  (
    .CI(Madd_n6117_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<31>_rt_9980 ),
    .O(Madd_n6117_cy[31])
  );
  XORCY   \Madd_n6117_xor<31>  (
    .CI(Madd_n6117_cy[30]),
    .LI(\Madd_n6117_cy<31>_rt_9980 ),
    .O(n6117[31])
  );
  MUXCY   \Madd_n6121_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[2] ),
    .O(Madd_n6121_cy[2])
  );
  XORCY   \Madd_n6121_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6121_lut[2] ),
    .O(n6121[2])
  );
  MUXCY   \Madd_n6121_cy<3>  (
    .CI(Madd_n6121_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<3>_rt_9981 ),
    .O(Madd_n6121_cy[3])
  );
  XORCY   \Madd_n6121_xor<3>  (
    .CI(Madd_n6121_cy[2]),
    .LI(\Madd_n6121_cy<3>_rt_9981 ),
    .O(n6121[3])
  );
  MUXCY   \Madd_n6121_cy<4>  (
    .CI(Madd_n6121_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[4] ),
    .O(Madd_n6121_cy[4])
  );
  XORCY   \Madd_n6121_xor<4>  (
    .CI(Madd_n6121_cy[3]),
    .LI(\Madd_n6121_lut[4] ),
    .O(n6121[4])
  );
  MUXCY   \Madd_n6121_cy<5>  (
    .CI(Madd_n6121_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[5] ),
    .O(Madd_n6121_cy[5])
  );
  XORCY   \Madd_n6121_xor<5>  (
    .CI(Madd_n6121_cy[4]),
    .LI(\Madd_n6121_lut[5] ),
    .O(n6121[5])
  );
  MUXCY   \Madd_n6121_cy<6>  (
    .CI(Madd_n6121_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<6>_rt_9982 ),
    .O(Madd_n6121_cy[6])
  );
  XORCY   \Madd_n6121_xor<6>  (
    .CI(Madd_n6121_cy[5]),
    .LI(\Madd_n6121_cy<6>_rt_9982 ),
    .O(n6121[6])
  );
  MUXCY   \Madd_n6121_cy<7>  (
    .CI(Madd_n6121_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[7] ),
    .O(Madd_n6121_cy[7])
  );
  XORCY   \Madd_n6121_xor<7>  (
    .CI(Madd_n6121_cy[6]),
    .LI(\Madd_n6121_lut[7] ),
    .O(n6121[7])
  );
  MUXCY   \Madd_n6121_cy<8>  (
    .CI(Madd_n6121_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<8>_rt_9983 ),
    .O(Madd_n6121_cy[8])
  );
  XORCY   \Madd_n6121_xor<8>  (
    .CI(Madd_n6121_cy[7]),
    .LI(\Madd_n6121_cy<8>_rt_9983 ),
    .O(n6121[8])
  );
  MUXCY   \Madd_n6121_cy<9>  (
    .CI(Madd_n6121_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[9] ),
    .O(Madd_n6121_cy[9])
  );
  XORCY   \Madd_n6121_xor<9>  (
    .CI(Madd_n6121_cy[8]),
    .LI(\Madd_n6121_lut[9] ),
    .O(n6121[9])
  );
  MUXCY   \Madd_n6121_cy<10>  (
    .CI(Madd_n6121_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[10] ),
    .O(Madd_n6121_cy[10])
  );
  XORCY   \Madd_n6121_xor<10>  (
    .CI(Madd_n6121_cy[9]),
    .LI(\Madd_n6121_lut[10] ),
    .O(n6121[10])
  );
  MUXCY   \Madd_n6121_cy<11>  (
    .CI(Madd_n6121_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[11] ),
    .O(Madd_n6121_cy[11])
  );
  XORCY   \Madd_n6121_xor<11>  (
    .CI(Madd_n6121_cy[10]),
    .LI(\Madd_n6121_lut[11] ),
    .O(n6121[11])
  );
  MUXCY   \Madd_n6121_cy<12>  (
    .CI(Madd_n6121_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[12] ),
    .O(Madd_n6121_cy[12])
  );
  XORCY   \Madd_n6121_xor<12>  (
    .CI(Madd_n6121_cy[11]),
    .LI(\Madd_n6121_lut[12] ),
    .O(n6121[12])
  );
  MUXCY   \Madd_n6121_cy<13>  (
    .CI(Madd_n6121_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[13] ),
    .O(Madd_n6121_cy[13])
  );
  XORCY   \Madd_n6121_xor<13>  (
    .CI(Madd_n6121_cy[12]),
    .LI(\Madd_n6121_lut[13] ),
    .O(n6121[13])
  );
  MUXCY   \Madd_n6121_cy<14>  (
    .CI(Madd_n6121_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[14] ),
    .O(Madd_n6121_cy[14])
  );
  XORCY   \Madd_n6121_xor<14>  (
    .CI(Madd_n6121_cy[13]),
    .LI(\Madd_n6121_lut[14] ),
    .O(n6121[14])
  );
  MUXCY   \Madd_n6121_cy<15>  (
    .CI(Madd_n6121_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[15] ),
    .O(Madd_n6121_cy[15])
  );
  XORCY   \Madd_n6121_xor<15>  (
    .CI(Madd_n6121_cy[14]),
    .LI(\Madd_n6121_lut[15] ),
    .O(n6121[15])
  );
  MUXCY   \Madd_n6121_cy<16>  (
    .CI(Madd_n6121_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<16>_rt_9984 ),
    .O(Madd_n6121_cy[16])
  );
  XORCY   \Madd_n6121_xor<16>  (
    .CI(Madd_n6121_cy[15]),
    .LI(\Madd_n6121_cy<16>_rt_9984 ),
    .O(n6121[16])
  );
  MUXCY   \Madd_n6121_cy<17>  (
    .CI(Madd_n6121_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[17] ),
    .O(Madd_n6121_cy[17])
  );
  XORCY   \Madd_n6121_xor<17>  (
    .CI(Madd_n6121_cy[16]),
    .LI(\Madd_n6121_lut[17] ),
    .O(n6121[17])
  );
  MUXCY   \Madd_n6121_cy<18>  (
    .CI(Madd_n6121_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[18] ),
    .O(Madd_n6121_cy[18])
  );
  XORCY   \Madd_n6121_xor<18>  (
    .CI(Madd_n6121_cy[17]),
    .LI(\Madd_n6121_lut[18] ),
    .O(n6121[18])
  );
  MUXCY   \Madd_n6121_cy<19>  (
    .CI(Madd_n6121_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<19>_rt_9985 ),
    .O(Madd_n6121_cy[19])
  );
  XORCY   \Madd_n6121_xor<19>  (
    .CI(Madd_n6121_cy[18]),
    .LI(\Madd_n6121_cy<19>_rt_9985 ),
    .O(n6121[19])
  );
  MUXCY   \Madd_n6121_cy<20>  (
    .CI(Madd_n6121_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[20] ),
    .O(Madd_n6121_cy[20])
  );
  XORCY   \Madd_n6121_xor<20>  (
    .CI(Madd_n6121_cy[19]),
    .LI(\Madd_n6121_lut[20] ),
    .O(n6121[20])
  );
  MUXCY   \Madd_n6121_cy<21>  (
    .CI(Madd_n6121_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<21>_rt_9986 ),
    .O(Madd_n6121_cy[21])
  );
  XORCY   \Madd_n6121_xor<21>  (
    .CI(Madd_n6121_cy[20]),
    .LI(\Madd_n6121_cy<21>_rt_9986 ),
    .O(n6121[21])
  );
  MUXCY   \Madd_n6121_cy<22>  (
    .CI(Madd_n6121_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<22>_rt_9987 ),
    .O(Madd_n6121_cy[22])
  );
  XORCY   \Madd_n6121_xor<22>  (
    .CI(Madd_n6121_cy[21]),
    .LI(\Madd_n6121_cy<22>_rt_9987 ),
    .O(n6121[22])
  );
  MUXCY   \Madd_n6121_cy<23>  (
    .CI(Madd_n6121_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6121_lut[23] ),
    .O(Madd_n6121_cy[23])
  );
  XORCY   \Madd_n6121_xor<23>  (
    .CI(Madd_n6121_cy[22]),
    .LI(\Madd_n6121_lut[23] ),
    .O(n6121[23])
  );
  MUXCY   \Madd_n6121_cy<24>  (
    .CI(Madd_n6121_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<24>_rt_9988 ),
    .O(Madd_n6121_cy[24])
  );
  XORCY   \Madd_n6121_xor<24>  (
    .CI(Madd_n6121_cy[23]),
    .LI(\Madd_n6121_cy<24>_rt_9988 ),
    .O(n6121[24])
  );
  MUXCY   \Madd_n6121_cy<25>  (
    .CI(Madd_n6121_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<25>_rt_9989 ),
    .O(Madd_n6121_cy[25])
  );
  XORCY   \Madd_n6121_xor<25>  (
    .CI(Madd_n6121_cy[24]),
    .LI(\Madd_n6121_cy<25>_rt_9989 ),
    .O(n6121[25])
  );
  MUXCY   \Madd_n6121_cy<26>  (
    .CI(Madd_n6121_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<26>_rt_9990 ),
    .O(Madd_n6121_cy[26])
  );
  XORCY   \Madd_n6121_xor<26>  (
    .CI(Madd_n6121_cy[25]),
    .LI(\Madd_n6121_cy<26>_rt_9990 ),
    .O(n6121[26])
  );
  MUXCY   \Madd_n6121_cy<27>  (
    .CI(Madd_n6121_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<27>_rt_9991 ),
    .O(Madd_n6121_cy[27])
  );
  XORCY   \Madd_n6121_xor<27>  (
    .CI(Madd_n6121_cy[26]),
    .LI(\Madd_n6121_cy<27>_rt_9991 ),
    .O(n6121[27])
  );
  MUXCY   \Madd_n6121_cy<28>  (
    .CI(Madd_n6121_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<28>_rt_9992 ),
    .O(Madd_n6121_cy[28])
  );
  XORCY   \Madd_n6121_xor<28>  (
    .CI(Madd_n6121_cy[27]),
    .LI(\Madd_n6121_cy<28>_rt_9992 ),
    .O(n6121[28])
  );
  MUXCY   \Madd_n6121_cy<29>  (
    .CI(Madd_n6121_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<29>_rt_9993 ),
    .O(Madd_n6121_cy[29])
  );
  XORCY   \Madd_n6121_xor<29>  (
    .CI(Madd_n6121_cy[28]),
    .LI(\Madd_n6121_cy<29>_rt_9993 ),
    .O(n6121[29])
  );
  MUXCY   \Madd_n6121_cy<30>  (
    .CI(Madd_n6121_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<30>_rt_9994 ),
    .O(Madd_n6121_cy[30])
  );
  XORCY   \Madd_n6121_xor<30>  (
    .CI(Madd_n6121_cy[29]),
    .LI(\Madd_n6121_cy<30>_rt_9994 ),
    .O(n6121[30])
  );
  MUXCY   \Madd_n6121_cy<31>  (
    .CI(Madd_n6121_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6121_cy<31>_rt_9995 ),
    .O(Madd_n6121_cy[31])
  );
  XORCY   \Madd_n6121_xor<31>  (
    .CI(Madd_n6121_cy[30]),
    .LI(\Madd_n6121_cy<31>_rt_9995 ),
    .O(n6121[31])
  );
  MUXF7   Mmux__n9966_2_f7 (
    .I0(Mmux__n9966_4_5509),
    .I1(Mmux__n9966_3_5510),
    .S(opsis_i2c_counter[2]),
    .O(_n9966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n9966_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n9966_4_5509)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n9966_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n9966_3_5510)
  );
  MUXCY   \Madd_n6193_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6111_cy<0>_inv ),
    .O(Madd_n6193_cy[0])
  );
  MUXCY   \Madd_n6193_cy<1>  (
    .CI(Madd_n6193_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<1>_rt_9996 ),
    .O(Madd_n6193_cy[1])
  );
  MUXCY   \Madd_n6193_cy<2>  (
    .CI(Madd_n6193_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<2>_rt_9997 ),
    .O(Madd_n6193_cy[2])
  );
  MUXCY   \Madd_n6193_cy<3>  (
    .CI(Madd_n6193_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<3>_rt_9998 ),
    .O(Madd_n6193_cy[3])
  );
  XORCY   \Madd_n6193_xor<3>  (
    .CI(Madd_n6193_cy[2]),
    .LI(\Madd_n6193_cy<3>_rt_9998 ),
    .O(n6193[3])
  );
  MUXCY   \Madd_n6193_cy<4>  (
    .CI(Madd_n6193_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<4>_rt_9999 ),
    .O(Madd_n6193_cy[4])
  );
  XORCY   \Madd_n6193_xor<4>  (
    .CI(Madd_n6193_cy[3]),
    .LI(\Madd_n6193_cy<4>_rt_9999 ),
    .O(n6193[4])
  );
  MUXCY   \Madd_n6193_cy<5>  (
    .CI(Madd_n6193_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<5>_rt_10000 ),
    .O(Madd_n6193_cy[5])
  );
  XORCY   \Madd_n6193_xor<5>  (
    .CI(Madd_n6193_cy[4]),
    .LI(\Madd_n6193_cy<5>_rt_10000 ),
    .O(n6193[5])
  );
  MUXCY   \Madd_n6193_cy<6>  (
    .CI(Madd_n6193_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<6>_rt_10001 ),
    .O(Madd_n6193_cy[6])
  );
  XORCY   \Madd_n6193_xor<6>  (
    .CI(Madd_n6193_cy[5]),
    .LI(\Madd_n6193_cy<6>_rt_10001 ),
    .O(n6193[6])
  );
  MUXCY   \Madd_n6193_cy<7>  (
    .CI(Madd_n6193_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<7>_rt_10002 ),
    .O(Madd_n6193_cy[7])
  );
  XORCY   \Madd_n6193_xor<7>  (
    .CI(Madd_n6193_cy[6]),
    .LI(\Madd_n6193_cy<7>_rt_10002 ),
    .O(n6193[7])
  );
  MUXCY   \Madd_n6193_cy<8>  (
    .CI(Madd_n6193_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<8>_rt_10003 ),
    .O(Madd_n6193_cy[8])
  );
  XORCY   \Madd_n6193_xor<8>  (
    .CI(Madd_n6193_cy[7]),
    .LI(\Madd_n6193_cy<8>_rt_10003 ),
    .O(n6193[8])
  );
  MUXCY   \Madd_n6193_cy<9>  (
    .CI(Madd_n6193_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<9>_rt_10004 ),
    .O(Madd_n6193_cy[9])
  );
  XORCY   \Madd_n6193_xor<9>  (
    .CI(Madd_n6193_cy[8]),
    .LI(\Madd_n6193_cy<9>_rt_10004 ),
    .O(n6193[9])
  );
  MUXCY   \Madd_n6193_cy<10>  (
    .CI(Madd_n6193_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<10>_rt_10005 ),
    .O(Madd_n6193_cy[10])
  );
  XORCY   \Madd_n6193_xor<10>  (
    .CI(Madd_n6193_cy[9]),
    .LI(\Madd_n6193_cy<10>_rt_10005 ),
    .O(n6193[10])
  );
  MUXCY   \Madd_n6193_cy<11>  (
    .CI(Madd_n6193_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<11>_rt_10006 ),
    .O(Madd_n6193_cy[11])
  );
  XORCY   \Madd_n6193_xor<11>  (
    .CI(Madd_n6193_cy[10]),
    .LI(\Madd_n6193_cy<11>_rt_10006 ),
    .O(n6193[11])
  );
  MUXCY   \Madd_n6193_cy<12>  (
    .CI(Madd_n6193_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<12>_rt_10007 ),
    .O(Madd_n6193_cy[12])
  );
  XORCY   \Madd_n6193_xor<12>  (
    .CI(Madd_n6193_cy[11]),
    .LI(\Madd_n6193_cy<12>_rt_10007 ),
    .O(n6193[12])
  );
  MUXCY   \Madd_n6193_cy<13>  (
    .CI(Madd_n6193_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<13>_rt_10008 ),
    .O(Madd_n6193_cy[13])
  );
  XORCY   \Madd_n6193_xor<13>  (
    .CI(Madd_n6193_cy[12]),
    .LI(\Madd_n6193_cy<13>_rt_10008 ),
    .O(n6193[13])
  );
  MUXCY   \Madd_n6193_cy<14>  (
    .CI(Madd_n6193_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<14>_rt_10009 ),
    .O(Madd_n6193_cy[14])
  );
  XORCY   \Madd_n6193_xor<14>  (
    .CI(Madd_n6193_cy[13]),
    .LI(\Madd_n6193_cy<14>_rt_10009 ),
    .O(n6193[14])
  );
  MUXCY   \Madd_n6193_cy<15>  (
    .CI(Madd_n6193_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<15>_rt_10010 ),
    .O(Madd_n6193_cy[15])
  );
  XORCY   \Madd_n6193_xor<15>  (
    .CI(Madd_n6193_cy[14]),
    .LI(\Madd_n6193_cy<15>_rt_10010 ),
    .O(n6193[15])
  );
  MUXCY   \Madd_n6193_cy<16>  (
    .CI(Madd_n6193_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<16>_rt_10011 ),
    .O(Madd_n6193_cy[16])
  );
  XORCY   \Madd_n6193_xor<16>  (
    .CI(Madd_n6193_cy[15]),
    .LI(\Madd_n6193_cy<16>_rt_10011 ),
    .O(n6193[16])
  );
  MUXCY   \Madd_n6193_cy<17>  (
    .CI(Madd_n6193_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<17>_rt_10012 ),
    .O(Madd_n6193_cy[17])
  );
  XORCY   \Madd_n6193_xor<17>  (
    .CI(Madd_n6193_cy[16]),
    .LI(\Madd_n6193_cy<17>_rt_10012 ),
    .O(n6193[17])
  );
  MUXCY   \Madd_n6193_cy<18>  (
    .CI(Madd_n6193_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<18>_rt_10013 ),
    .O(Madd_n6193_cy[18])
  );
  XORCY   \Madd_n6193_xor<18>  (
    .CI(Madd_n6193_cy[17]),
    .LI(\Madd_n6193_cy<18>_rt_10013 ),
    .O(n6193[18])
  );
  MUXCY   \Madd_n6193_cy<19>  (
    .CI(Madd_n6193_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<19>_rt_10014 ),
    .O(Madd_n6193_cy[19])
  );
  XORCY   \Madd_n6193_xor<19>  (
    .CI(Madd_n6193_cy[18]),
    .LI(\Madd_n6193_cy<19>_rt_10014 ),
    .O(n6193[19])
  );
  MUXCY   \Madd_n6193_cy<20>  (
    .CI(Madd_n6193_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<20>_rt_10015 ),
    .O(Madd_n6193_cy[20])
  );
  XORCY   \Madd_n6193_xor<20>  (
    .CI(Madd_n6193_cy[19]),
    .LI(\Madd_n6193_cy<20>_rt_10015 ),
    .O(n6193[20])
  );
  MUXCY   \Madd_n6193_cy<21>  (
    .CI(Madd_n6193_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<21>_rt_10016 ),
    .O(Madd_n6193_cy[21])
  );
  XORCY   \Madd_n6193_xor<21>  (
    .CI(Madd_n6193_cy[20]),
    .LI(\Madd_n6193_cy<21>_rt_10016 ),
    .O(n6193[21])
  );
  MUXCY   \Madd_n6193_cy<22>  (
    .CI(Madd_n6193_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<22>_rt_10017 ),
    .O(Madd_n6193_cy[22])
  );
  XORCY   \Madd_n6193_xor<22>  (
    .CI(Madd_n6193_cy[21]),
    .LI(\Madd_n6193_cy<22>_rt_10017 ),
    .O(n6193[22])
  );
  MUXCY   \Madd_n6193_cy<23>  (
    .CI(Madd_n6193_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6193_cy<23>_rt_10018 ),
    .O(Madd_n6193_cy[23])
  );
  XORCY   \Madd_n6193_xor<23>  (
    .CI(Madd_n6193_cy[22]),
    .LI(\Madd_n6193_cy<23>_rt_10018 ),
    .O(n6193[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5540),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5541),
    .I4(mux102_125_5542),
    .O(mux102_8_5539)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5540)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5541)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5542)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5545),
    .I3(mux102_131_5544),
    .I4(mux102_123_5546),
    .I5(mux102_113_5547),
    .O(mux102_71_5543)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2535),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2551),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2543),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5544)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2258),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5545)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5546)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2503),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2511),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2495),
    .O(mux102_113_5547)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5550),
    .I3(mux102_13_5549),
    .I4(mux102_121_5551),
    .I5(mux102_112_5552),
    .O(mux102_7_5548)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2243),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5549)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5550)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2471),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2463),
    .O(mux102_121_5551)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2455),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2228),
    .O(mux102_112_5552)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5555),
    .I3(mux102_12_5554),
    .I4(mux102_11_5556),
    .I5(mux102_10_5557),
    .O(mux102_6_5553)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5554)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2431),
    .O(mux102_111_5555)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2423),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2415),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5556)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2213),
    .O(mux102_10_5557)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5559),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5560),
    .I4(mux100_125_5561),
    .O(mux100_8_5558)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5559)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5560)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5561)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5564),
    .I3(mux100_131_5563),
    .I4(mux100_123_5565),
    .I5(mux100_113_5566),
    .O(mux100_71_5562)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2537),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2553),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2545),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5563)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2260),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5564)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5565)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2505),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2513),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2497),
    .O(mux100_113_5566)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_122_5569),
    .I3(mux100_13_5568),
    .I4(mux100_121_5570),
    .I5(mux100_112_5571),
    .O(mux100_7_5567)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2245),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5568)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5569)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2473),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2465),
    .O(mux100_121_5570)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2457),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2230),
    .O(mux100_112_5571)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_111_5574),
    .I3(mux100_12_5573),
    .I4(mux100_11_5575),
    .I5(mux100_10_5576),
    .O(mux100_6_5572)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5573)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2433),
    .O(mux100_111_5574)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2425),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2417),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5575)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2215),
    .O(mux100_10_5576)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5578),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5579),
    .I4(mux101_125_5580),
    .O(mux101_8_5577)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5578)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5579)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5580)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5583),
    .I3(mux101_131_5582),
    .I4(mux101_123_5584),
    .I5(mux101_113_5585),
    .O(mux101_71_5581)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2536),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2552),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2544),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5582)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2259),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5583)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5584)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2504),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2512),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2496),
    .O(mux101_113_5585)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5588),
    .I3(mux101_13_5587),
    .I4(mux101_121_5589),
    .I5(mux101_112_5590),
    .O(mux101_7_5586)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2244),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5587)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5588)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2472),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2464),
    .O(mux101_121_5589)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2456),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2229),
    .O(mux101_112_5590)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5593),
    .I3(mux101_12_5592),
    .I4(mux101_11_5594),
    .I5(mux101_10_5595),
    .O(mux101_6_5591)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5592)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2432),
    .O(mux101_111_5593)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2424),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2416),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5594)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2214),
    .O(mux101_10_5595)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5597),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5598),
    .I4(mux103_125_5599),
    .O(mux103_8_5596)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5597)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5598)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5599)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5602),
    .I3(mux103_131_5601),
    .I4(mux103_123_5603),
    .I5(mux103_113_5604),
    .O(mux103_71_5600)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2542),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2534),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2550),
    .O(mux103_131_5601)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2257),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5602)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5603)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2502),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2510),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2494),
    .O(mux103_113_5604)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5607),
    .I3(mux103_13_5606),
    .I4(mux103_121_5608),
    .I5(mux103_112_5609),
    .O(mux103_7_5605)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2242),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5606)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5607)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2470),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2462),
    .O(mux103_121_5608)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2227),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2454),
    .O(mux103_112_5609)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5612),
    .I3(mux103_12_5611),
    .I4(mux103_11_5613),
    .I5(mux103_10_5614),
    .O(mux103_6_5610)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5611)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2430),
    .O(mux103_111_5612)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2414),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2422),
    .O(mux103_11_5613)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2212),
    .O(mux103_10_5614)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5616),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5617),
    .I4(mux104_125_5618),
    .O(mux104_8_5615)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5616)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5617)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5618)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5621),
    .I3(mux104_131_5620),
    .I4(mux104_123_5622),
    .I5(mux104_113_5623),
    .O(mux104_71_5619)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2541),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2533),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2549),
    .O(mux104_131_5620)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2256),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5621)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5622)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2501),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2509),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2493),
    .O(mux104_113_5623)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2241),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5624)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5625)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2469),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2461),
    .O(mux104_121_5626)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2226),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2453),
    .O(mux104_112_5627)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5628)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2429),
    .O(mux104_111_5629)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2413),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2421),
    .O(mux104_11_5630)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2211),
    .O(mux104_10_5631)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(mux107_14_5632)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5633)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5634)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5635)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5638),
    .I3(mux107_131_5637),
    .I4(mux107_123_5639),
    .I5(mux107_112_5640),
    .O(mux107_71_5636)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2538),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2530),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2546),
    .O(mux107_131_5637)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5638)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5639)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2498),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2506),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2490),
    .O(mux107_112_5640)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5641)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5642)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2466),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2458),
    .O(mux107_121_5643)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2450),
    .O(mux107_111_5644)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux107_10_f7_5646),
    .O(mux107_6_5645)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5647),
    .I1(mux107_11_5648),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5646)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2426),
    .O(mux107_12_5647)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5648)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5651),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5652),
    .I4(mux105_125_5653),
    .O(mux105_8_5650)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5651)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5652)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5653)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5656),
    .I3(mux105_131_5655),
    .I4(mux105_123_5657),
    .I5(mux105_113_5658),
    .O(mux105_71_5654)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2540),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2532),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2548),
    .O(mux105_131_5655)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2255),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5656)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5657)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2500),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2508),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2492),
    .O(mux105_113_5658)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_122_5661),
    .I3(mux105_13_5660),
    .I4(mux105_121_5662),
    .I5(mux105_112_5663),
    .O(mux105_7_5659)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2240),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5660)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5661)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2468),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2460),
    .O(mux105_121_5662)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2225),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2452),
    .O(mux105_112_5663)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_111_5666),
    .I3(mux105_12_5665),
    .I4(mux105_11_5667),
    .I5(mux105_10_5668),
    .O(mux105_6_5664)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5665)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2428),
    .O(mux105_111_5666)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2412),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2420),
    .O(mux105_11_5667)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2210),
    .O(mux105_10_5668)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5669)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5670)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5671)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5674),
    .I3(mux106_131_5673),
    .I4(mux106_123_5675),
    .I5(mux106_112_5676),
    .O(mux106_71_5672)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2539),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2531),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2547),
    .O(mux106_131_5673)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5674)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5675)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2499),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2507),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2491),
    .O(mux106_112_5676)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5677)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5678)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2467),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2459),
    .O(mux106_121_5679)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2451),
    .O(mux106_111_5680)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5685 ),
    .I2(mux106_10_f7_5682),
    .O(mux106_6_5681)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5683),
    .I1(mux106_11_5684),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5682)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2427),
    .O(mux106_12_5683)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5684)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_10019 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_10019 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10020 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10020 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10021 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10021 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10022 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10022 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10023 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10023 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10024 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10024 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10025 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10025 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10026 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10026 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10027 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10027 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10028 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10028 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10029 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10029 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10030 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10030 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10031 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10031 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10032 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10032 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10033 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10033 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10034 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10034 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10035 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10035 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10036 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10036 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10037 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10037 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10038 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10038 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10039 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10039 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10040 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10040 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10041 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10041 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10042 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10042 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10043 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10043 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10044 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10044 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10045 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10045 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10046 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10046 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10047 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10047 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10048 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10048 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10049 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10049 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10078 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5821),
    .I1(inst_LPM_MUX_3_f7_5824),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5822),
    .I1(inst_LPM_MUX_51_5823),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX_4_f7_5821)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5822)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5823)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5825),
    .I1(inst_LPM_MUX_4_5826),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX_3_f7_5824)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5825)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5826)
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5827),
    .I1(inst_LPM_MUX1_3_f7_5830),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5828),
    .I1(inst_LPM_MUX1_51_5829),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX1_4_f7_5827)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5828)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5829)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5831),
    .I1(inst_LPM_MUX1_4_5832),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX1_3_f7_5830)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5831)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5832)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5833),
    .I1(inst_LPM_MUX4_3_f7_5836),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5834),
    .I1(inst_LPM_MUX4_51_5835),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX4_4_f7_5833)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5834)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5835)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5837),
    .I1(inst_LPM_MUX4_4_5838),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX4_3_f7_5836)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5837)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5838)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5839),
    .I1(inst_LPM_MUX2_3_f7_5842),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5840),
    .I1(inst_LPM_MUX2_51_5841),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX2_4_f7_5839)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5840)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5841)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5843),
    .I1(inst_LPM_MUX2_4_5844),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX2_3_f7_5842)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5843)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5844)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5845),
    .I1(inst_LPM_MUX3_3_f7_5848),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5846),
    .I1(inst_LPM_MUX3_51_5847),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX3_4_f7_5845)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5846)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5847)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5849),
    .I1(inst_LPM_MUX3_4_5850),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX3_3_f7_5848)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5849)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5850)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5851),
    .I1(inst_LPM_MUX5_3_f7_5854),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5852),
    .I1(inst_LPM_MUX5_51_5853),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX5_4_f7_5851)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5852)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5853)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5855),
    .I1(inst_LPM_MUX5_4_5856),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX5_3_f7_5854)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5855)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5856)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5857),
    .I1(inst_LPM_MUX6_3_f7_5860),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5858),
    .I1(inst_LPM_MUX6_51_5859),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX6_4_f7_5857)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5858)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5859)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5861),
    .I1(inst_LPM_MUX6_4_5862),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX6_3_f7_5860)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5861)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5862)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5863),
    .I1(inst_LPM_MUX9_3_f7_5866),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5864),
    .I1(inst_LPM_MUX9_51_5865),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX9_4_f7_5863)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5864)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5865)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5867),
    .I1(inst_LPM_MUX9_4_5868),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX9_3_f7_5866)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5867)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5868)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5869),
    .I1(inst_LPM_MUX7_3_f7_5872),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5870),
    .I1(inst_LPM_MUX7_51_5871),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX7_4_f7_5869)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5870)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5871)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5873),
    .I1(inst_LPM_MUX7_4_5874),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX7_3_f7_5872)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5873)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5874)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5875),
    .I1(inst_LPM_MUX8_3_f7_5878),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5876),
    .I1(inst_LPM_MUX8_51_5877),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX8_4_f7_5875)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5876)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5877)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5879),
    .I1(inst_LPM_MUX8_4_5880),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX8_3_f7_5878)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5879)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5880)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5881),
    .I1(inst_LPM_MUX10_3_f7_5884),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5882),
    .I1(inst_LPM_MUX10_51_5883),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX10_4_f7_5881)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5882)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5883)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5885),
    .I1(inst_LPM_MUX10_4_5886),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX10_3_f7_5884)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5885)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5886)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5887),
    .I1(inst_LPM_MUX11_3_f7_5890),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5888),
    .I1(inst_LPM_MUX11_51_5889),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX11_4_f7_5887)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5888)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5889)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5891),
    .I1(inst_LPM_MUX11_4_5892),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX11_3_f7_5890)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5891)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5892)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5893),
    .I1(inst_LPM_MUX14_3_f7_5896),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5894),
    .I1(inst_LPM_MUX14_51_5895),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX14_4_f7_5893)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5894)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5895)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5897),
    .I1(inst_LPM_MUX14_4_5898),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX14_3_f7_5896)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5897)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5898)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5899),
    .I1(inst_LPM_MUX12_3_f7_5902),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5900),
    .I1(inst_LPM_MUX12_51_5901),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX12_4_f7_5899)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5900)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5901)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5903),
    .I1(inst_LPM_MUX12_4_5904),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX12_3_f7_5902)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5903)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5904)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5905),
    .I1(inst_LPM_MUX13_3_f7_5908),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5906),
    .I1(inst_LPM_MUX13_51_5907),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX13_4_f7_5905)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5906)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5907)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5909),
    .I1(inst_LPM_MUX13_4_5910),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX13_3_f7_5908)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5909)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5910)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5911),
    .I1(inst_LPM_MUX15_3_f7_5914),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5912),
    .I1(inst_LPM_MUX15_51_5913),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX15_4_f7_5911)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5912)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5913)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5915),
    .I1(inst_LPM_MUX15_4_5916),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX15_3_f7_5914)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5915)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5916)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5917),
    .I1(inst_LPM_MUX16_3_f7_5920),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5918),
    .I1(inst_LPM_MUX16_51_5919),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX16_4_f7_5917)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5918)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5919)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5921),
    .I1(inst_LPM_MUX16_4_5922),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX16_3_f7_5920)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5921)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5922)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5923),
    .I1(inst_LPM_MUX19_3_f7_5926),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5924),
    .I1(inst_LPM_MUX19_51_5925),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX19_4_f7_5923)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5924)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5925)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5927),
    .I1(inst_LPM_MUX19_4_5928),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX19_3_f7_5926)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5927)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5928)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5929),
    .I1(inst_LPM_MUX17_3_f7_5932),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5930),
    .I1(inst_LPM_MUX17_51_5931),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX17_4_f7_5929)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5930)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5931)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5933),
    .I1(inst_LPM_MUX17_4_5934),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX17_3_f7_5932)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5933)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5934)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5935),
    .I1(inst_LPM_MUX18_3_f7_5938),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5936),
    .I1(inst_LPM_MUX18_51_5937),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX18_4_f7_5935)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5936)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5937)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5939),
    .I1(inst_LPM_MUX18_4_5940),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX18_3_f7_5938)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5939)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5940)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5941),
    .I1(inst_LPM_MUX20_3_f7_5944),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5942),
    .I1(inst_LPM_MUX20_51_5943),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX20_4_f7_5941)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5942)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5943)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5945),
    .I1(inst_LPM_MUX20_4_5946),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX20_3_f7_5944)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5945)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5946)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5947),
    .I1(inst_LPM_MUX21_3_f7_5950),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5948),
    .I1(inst_LPM_MUX21_51_5949),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX21_4_f7_5947)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5948)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5949)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5951),
    .I1(inst_LPM_MUX21_4_5952),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX21_3_f7_5950)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5951)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5952)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5953),
    .I1(inst_LPM_MUX24_3_f7_5956),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5954),
    .I1(inst_LPM_MUX24_51_5955),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX24_4_f7_5953)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5954)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5955)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5957),
    .I1(inst_LPM_MUX24_4_5958),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX24_3_f7_5956)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5957)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5958)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5959),
    .I1(inst_LPM_MUX22_3_f7_5962),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5960),
    .I1(inst_LPM_MUX22_51_5961),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX22_4_f7_5959)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5960)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5961)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5963),
    .I1(inst_LPM_MUX22_4_5964),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX22_3_f7_5962)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5963)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5964)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5965),
    .I1(inst_LPM_MUX23_3_f7_5968),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5966),
    .I1(inst_LPM_MUX23_51_5967),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX23_4_f7_5965)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5967)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5969),
    .I1(inst_LPM_MUX23_4_5970),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX23_3_f7_5968)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5969)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5970)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5971),
    .I1(inst_LPM_MUX25_3_f7_5974),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5972),
    .I1(inst_LPM_MUX25_51_5973),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX25_4_f7_5971)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5973)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5975),
    .I1(inst_LPM_MUX25_4_5976),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX25_3_f7_5974)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5975)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5976)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5977),
    .I1(inst_LPM_MUX26_3_f7_5980),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5978),
    .I1(inst_LPM_MUX26_51_5979),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX26_4_f7_5977)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5978)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5979)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5981),
    .I1(inst_LPM_MUX26_4_5982),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX26_3_f7_5980)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5982)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5983),
    .I1(inst_LPM_MUX29_3_f7_5986),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5984),
    .I1(inst_LPM_MUX29_51_5985),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX29_4_f7_5983)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5985)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5987),
    .I1(inst_LPM_MUX29_4_5988),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX29_3_f7_5986)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5987)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5988)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5989),
    .I1(inst_LPM_MUX27_3_f7_5992),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5990),
    .I1(inst_LPM_MUX27_51_5991),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX27_4_f7_5989)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5991)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5993),
    .I1(inst_LPM_MUX27_4_5994),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX27_3_f7_5992)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5993)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5994)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5995),
    .I1(inst_LPM_MUX28_3_f7_5998),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5996),
    .I1(inst_LPM_MUX28_51_5997),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX28_4_f7_5995)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5996)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5997)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_5999),
    .I1(inst_LPM_MUX28_4_6000),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX28_3_f7_5998)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_5999)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_6000)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_6001),
    .I1(inst_LPM_MUX30_3_f7_6004),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_6002),
    .I1(inst_LPM_MUX30_51_6003),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX30_4_f7_6001)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_6002)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_6003)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_6005),
    .I1(inst_LPM_MUX30_4_6006),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX30_3_f7_6004)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_6005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_6006)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_6007),
    .I1(inst_LPM_MUX31_3_f7_6010),
    .S(inst_LPM_FF_0_5111),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_6008),
    .I1(inst_LPM_MUX31_51_6009),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX31_4_f7_6007)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_6008)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_6009)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_6011),
    .I1(inst_LPM_MUX31_4_6012),
    .S(inst_LPM_FF_1_5110),
    .O(inst_LPM_MUX31_3_f7_6010)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_6011)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_5109),
    .I1(inst_LPM_FF_3_5108),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_6012)
  );
  LUT6 #(
    .INIT ( 64'h8040080420100201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>  (
    .I0(_n6514[2]),
    .I1(_n6514[1]),
    .I2(_n6514[0]),
    .I3(rhs_array_muxed44[13]),
    .I4(rhs_array_muxed44[11]),
    .I5(rhs_array_muxed44[12]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6013 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6013 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6014 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>  (
    .I0(_n6514[3]),
    .I1(rhs_array_muxed44[14]),
    .I2(_n6514[4]),
    .I3(rhs_array_muxed44[15]),
    .I4(_n6514[5]),
    .I5(rhs_array_muxed44[16]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6015 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6014 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6015 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6016 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>  (
    .I0(_n6514[6]),
    .I1(rhs_array_muxed44[17]),
    .I2(_n6514[7]),
    .I3(rhs_array_muxed44[18]),
    .I4(_n6514[8]),
    .I5(rhs_array_muxed44[19]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6017 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6016 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6017 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6018 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>  (
    .I0(_n6514[9]),
    .I1(rhs_array_muxed44[20]),
    .I2(_n6514[10]),
    .I3(rhs_array_muxed44[21]),
    .I4(_n6514[11]),
    .I5(rhs_array_muxed44[22]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6019 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6018 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6019 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6020 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>  (
    .I0(_n6514[12]),
    .I1(rhs_array_muxed44[23]),
    .I2(_n6514[13]),
    .I3(rhs_array_muxed44[24]),
    .I4(_n6514[14]),
    .I5(rhs_array_muxed44[25]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6021 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6020 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6021 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6022 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>  (
    .I0(_n6514[15]),
    .I1(rhs_array_muxed44[26]),
    .I2(_n6514[16]),
    .I3(rhs_array_muxed44[27]),
    .I4(_n6514[17]),
    .I5(rhs_array_muxed44[28]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6023 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6022 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6023 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6024 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>  (
    .I0(_n6514[19]),
    .I1(_n6514[20]),
    .I2(_n6514[21]),
    .I3(_n6514[22]),
    .I4(_n6514[18]),
    .I5(rhs_array_muxed44[29]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6025 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6024 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6025 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3459 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3478 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3495 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_431_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3501 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2578_o ),
    .DOUT(dna_do)
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<31>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [31])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [30])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [30]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [29])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [29]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [28])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [28]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [27])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [27]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [26])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [26]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [25])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [25]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [24])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [24]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [23])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [23]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [22])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [22]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [21])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [21]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [20])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [20]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [19])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [18])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [17])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [16])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [15])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [14])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [13])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [12])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [11])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [11]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [10])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [10]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [9])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [9]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [8])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [8]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [7])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [7]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [6])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [6]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [5])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [5]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [4])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [3])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [2])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6275 ),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6278 ),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [30]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [31]),
    .O(\VexRiscv/_zz_290_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [29]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [30]),
    .O(\VexRiscv/_zz_290_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [29]),
    .DI(\VexRiscv/_zz_152_ [30]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [30]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [28]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [29]),
    .O(\VexRiscv/_zz_290_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [28]),
    .DI(\VexRiscv/_zz_152_ [29]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [29]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [27]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [28]),
    .O(\VexRiscv/_zz_290_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [27]),
    .DI(\VexRiscv/_zz_152_ [28]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [28]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [26]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [27]),
    .O(\VexRiscv/_zz_290_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [26]),
    .DI(\VexRiscv/_zz_152_ [27]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [27]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [25]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [26]),
    .O(\VexRiscv/_zz_290_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [25]),
    .DI(\VexRiscv/_zz_152_ [26]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [26]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [24]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [25]),
    .O(\VexRiscv/_zz_290_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [24]),
    .DI(\VexRiscv/_zz_152_ [25]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [25]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [23]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [24]),
    .O(\VexRiscv/_zz_290_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [23]),
    .DI(\VexRiscv/_zz_152_ [24]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [24]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [22]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [23]),
    .O(\VexRiscv/_zz_290_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [22]),
    .DI(\VexRiscv/_zz_152_ [23]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [23]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [21]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [22]),
    .O(\VexRiscv/_zz_290_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [21]),
    .DI(\VexRiscv/_zz_152_ [22]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [22]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [20]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [21]),
    .O(\VexRiscv/_zz_290_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [20]),
    .DI(\VexRiscv/_zz_152_ [21]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [21]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [19]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [20]),
    .O(\VexRiscv/_zz_290_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [19]),
    .DI(\VexRiscv/_zz_152_ [20]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [20]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [18]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [19]),
    .O(\VexRiscv/_zz_290_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [18]),
    .DI(\VexRiscv/_zz_152_ [19]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [19]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [17]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [18]),
    .O(\VexRiscv/_zz_290_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [17]),
    .DI(\VexRiscv/_zz_152_ [18]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [18]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [16]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [17]),
    .O(\VexRiscv/_zz_290_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [16]),
    .DI(\VexRiscv/_zz_152_ [17]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [17]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [15]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [16]),
    .O(\VexRiscv/_zz_290_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [15]),
    .DI(\VexRiscv/_zz_152_ [16]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [16]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [14]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [15]),
    .O(\VexRiscv/_zz_290_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [14]),
    .DI(\VexRiscv/_zz_152_ [15]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [15]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [13]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [14]),
    .O(\VexRiscv/_zz_290_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [13]),
    .DI(\VexRiscv/_zz_152_ [14]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [14]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [12]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [13]),
    .O(\VexRiscv/_zz_290_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [12]),
    .DI(\VexRiscv/_zz_152_ [13]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [13]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [11]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [12]),
    .O(\VexRiscv/_zz_290_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [11]),
    .DI(\VexRiscv/_zz_152_ [12]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [12]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [10]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [11]),
    .O(\VexRiscv/_zz_290_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [10]),
    .DI(\VexRiscv/_zz_152_<11>_mand1_6320 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [11]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [9]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [10]),
    .O(\VexRiscv/_zz_290_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [9]),
    .DI(\VexRiscv/_zz_152_<10>_mand1_6323 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [10]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [8]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [9]),
    .O(\VexRiscv/_zz_290_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [8]),
    .DI(\VexRiscv/_zz_152_<9>_mand1_6326 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [9]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [7]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [8]),
    .O(\VexRiscv/_zz_290_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [7]),
    .DI(\VexRiscv/_zz_152_<8>_mand1_6329 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [8]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [6]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [7]),
    .O(\VexRiscv/_zz_290_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [6]),
    .DI(\VexRiscv/_zz_152_<7>_mand1_6332 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [7]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [5]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [6]),
    .O(\VexRiscv/_zz_290_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [5]),
    .DI(\VexRiscv/_zz_152_<6>_mand1_6335 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [6]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [4]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [5]),
    .O(\VexRiscv/_zz_290_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [4]),
    .DI(\VexRiscv/_zz_152_<5>_mand1_6338 ),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [5]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [3]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [4]),
    .O(\VexRiscv/_zz_290_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [3]),
    .DI(\VexRiscv/_zz_152_ [4]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [4]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [2]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [3]),
    .O(\VexRiscv/_zz_290_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [2]),
    .DI(\VexRiscv/_zz_152_ [3]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [3]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [1]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [2]),
    .O(\VexRiscv/_zz_290_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [1]),
    .DI(\VexRiscv/_zz_152_ [2]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [2]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [0]),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [1]),
    .O(\VexRiscv/_zz_290_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_290__Madd_cy [0]),
    .DI(\VexRiscv/_zz_152_ [1]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_290__Madd_xor<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .LI(\VexRiscv/Madd__zz_290__Madd_lut [0]),
    .O(\VexRiscv/_zz_290_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_290__Madd_cy<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .DI(\VexRiscv/_zz_152_ [0]),
    .S(\VexRiscv/Madd__zz_290__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_290__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [30]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<31> ),
    .O(\VexRiscv/_zz_329_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [29]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<30> ),
    .O(\VexRiscv/_zz_329_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<30> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [28]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<29> ),
    .O(\VexRiscv/_zz_329_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<29> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [27]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<28> ),
    .O(\VexRiscv/_zz_329_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<28> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [26]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<27> ),
    .O(\VexRiscv/_zz_329_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<27> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [25]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<26> ),
    .O(\VexRiscv/_zz_329_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<26> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [24]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<25> ),
    .O(\VexRiscv/_zz_329_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<25> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [23]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<24> ),
    .O(\VexRiscv/_zz_329_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<24> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [22]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<23> ),
    .O(\VexRiscv/_zz_329_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<23> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [21]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<22> ),
    .O(\VexRiscv/_zz_329_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<22> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [20]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<21> ),
    .O(\VexRiscv/_zz_329_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<21> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [19]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<20> ),
    .O(\VexRiscv/_zz_329_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<20> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [18]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<19> ),
    .O(\VexRiscv/_zz_329_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<19> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [17]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<18> ),
    .O(\VexRiscv/_zz_329_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<18> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [16]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<17> ),
    .O(\VexRiscv/_zz_329_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<17> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [15]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<16> ),
    .O(\VexRiscv/_zz_329_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<16> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [14]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<15> ),
    .O(\VexRiscv/_zz_329_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<15> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [13]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<14> ),
    .O(\VexRiscv/_zz_329_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<14> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [12]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<13> ),
    .O(\VexRiscv/_zz_329_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<13> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [11]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<12> ),
    .O(\VexRiscv/_zz_329_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<12> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [10]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<11> ),
    .O(\VexRiscv/_zz_329_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<11> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [9]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<10> ),
    .O(\VexRiscv/_zz_329_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<10> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [8]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<9> ),
    .O(\VexRiscv/_zz_329_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<9> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [7]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<8> ),
    .O(\VexRiscv/_zz_329_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<8> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [6]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<7> ),
    .O(\VexRiscv/_zz_329_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<7> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [5]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<6> ),
    .O(\VexRiscv/_zz_329_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<6> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [4]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<5> ),
    .O(\VexRiscv/_zz_329_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<5> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [3]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<4> ),
    .O(\VexRiscv/_zz_329_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<4> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [2]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<3> ),
    .O(\VexRiscv/_zz_329_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<3> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [1]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<2> ),
    .O(\VexRiscv/_zz_329_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<2> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [0]),
    .LI(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<1> ),
    .O(\VexRiscv/_zz_329_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_329__Madd_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<1> ),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_329__Madd_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd__zz_329__Madd_lut [0]),
    .O(\VexRiscv/_zz_329_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_329__Madd_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .S(\VexRiscv/Madd__zz_329__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_329__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<32>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<31>_6383 ),
    .LI(\VexRiscv/n2563 [32]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<32> )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<30>_6384 ),
    .LI(\VexRiscv/n2563 [31]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<31> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<31>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<30>_6384 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [31]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<31>_6383 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<29>_6385 ),
    .LI(\VexRiscv/n2563 [30]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<29>_6385 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [30]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<30>_6384 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<28>_6386 ),
    .LI(\VexRiscv/n2563 [29]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<28>_6386 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [29]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<29>_6385 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<27>_6387 ),
    .LI(\VexRiscv/n2563 [28]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<27>_6387 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [28]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<28>_6386 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<26>_6388 ),
    .LI(\VexRiscv/n2563 [27]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<26>_6388 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [27]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<27>_6387 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<25>_6389 ),
    .LI(\VexRiscv/n2563 [26]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<25>_6389 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [26]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<26>_6388 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<24>_6390 ),
    .LI(\VexRiscv/n2563 [25]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<24>_6390 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [25]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<25>_6389 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<23>_6391 ),
    .LI(\VexRiscv/n2563 [24]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<23>_6391 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [24]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<24>_6390 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<22>_6392 ),
    .LI(\VexRiscv/n2563 [23]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<22>_6392 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [23]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<23>_6391 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<21>_6393 ),
    .LI(\VexRiscv/n2563 [22]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<21>_6393 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [22]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<22>_6392 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<20>_6394 ),
    .LI(\VexRiscv/n2563 [21]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<20>_6394 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [21]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<21>_6393 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<19>_6395 ),
    .LI(\VexRiscv/n2563 [20]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<19>_6395 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [20]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<20>_6394 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<18>_6396 ),
    .LI(\VexRiscv/n2563 [19]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<18>_6396 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [19]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<19>_6395 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<17>_6397 ),
    .LI(\VexRiscv/n2563 [18]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<17>_6397 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [18]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<18>_6396 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<16>_6398 ),
    .LI(\VexRiscv/n2563 [17]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<16>_6398 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [17]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<17>_6397 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<15>_6399 ),
    .LI(\VexRiscv/n2563 [16]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<15>_6399 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [16]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<16>_6398 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<14>_6400 ),
    .LI(\VexRiscv/n2563 [15]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<14>_6400 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [15]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<15>_6399 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<13>_6401 ),
    .LI(\VexRiscv/n2563 [14]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<13>_6401 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [14]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<14>_6400 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<12>_6402 ),
    .LI(\VexRiscv/n2563 [13]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<12>_6402 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [13]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<13>_6401 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<11>_6403 ),
    .LI(\VexRiscv/n2563 [12]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<11>_6403 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [12]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<12>_6402 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<10>_6404 ),
    .LI(\VexRiscv/n2563 [11]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<10>_6404 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [11]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<11>_6403 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<9>_6405 ),
    .LI(\VexRiscv/n2563 [10]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<9>_6405 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [10]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<10>_6404 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<8>_6406 ),
    .LI(\VexRiscv/n2563 [9]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<8>_6406 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [9]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<9>_6405 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<7>_6407 ),
    .LI(\VexRiscv/n2563 [8]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<7>_6407 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [8]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<8>_6406 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<6>_6408 ),
    .LI(\VexRiscv/n2563 [7]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<6>_6408 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [7]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<7>_6407 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<5>_6409 ),
    .LI(\VexRiscv/n2563 [6]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<5>_6409 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [6]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<6>_6408 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<4>_6410 ),
    .LI(\VexRiscv/n2563 [5]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<4>_6410 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [5]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<5>_6409 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<3>_6411 ),
    .LI(\VexRiscv/n2563 [4]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<3>_6411 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [4]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<4>_6410 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<2>_6412 ),
    .LI(\VexRiscv/n2563 [3]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<2>_6412 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [3]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<3>_6411 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<1>_6413 ),
    .LI(\VexRiscv/n2563 [2]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<1>_6413 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [2]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<2>_6412 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_6414 ),
    .LI(\VexRiscv/n2563 [1]),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_6414 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2563 [1]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<1>_6413 )
  );
  XORCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_rt_10438 ),
    .O(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/n2563 [0]),
    .S(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_rt_10438 ),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_6414 )
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<33>  (
    .CI(\VexRiscv/Madd__zz_315__cy [32]),
    .LI(\VexRiscv/Madd__zz_315__lut [33]),
    .O(\VexRiscv/_zz_315_ [33])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<32>  (
    .CI(\VexRiscv/Madd__zz_315__cy [31]),
    .LI(\VexRiscv/Madd__zz_315__lut [32]),
    .O(\VexRiscv/_zz_315_ [32])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<32>  (
    .CI(\VexRiscv/Madd__zz_315__cy [31]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .S(\VexRiscv/Madd__zz_315__lut [32]),
    .O(\VexRiscv/Madd__zz_315__cy [32])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<31>  (
    .CI(\VexRiscv/Madd__zz_315__cy [30]),
    .LI(\VexRiscv/Madd__zz_315__lut [31]),
    .O(\VexRiscv/_zz_315_ [31])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<31>  (
    .CI(\VexRiscv/Madd__zz_315__cy [30]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .S(\VexRiscv/Madd__zz_315__lut [31]),
    .O(\VexRiscv/Madd__zz_315__cy [31])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<30>  (
    .CI(\VexRiscv/Madd__zz_315__cy [29]),
    .LI(\VexRiscv/Madd__zz_315__lut [30]),
    .O(\VexRiscv/_zz_315_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<30>  (
    .CI(\VexRiscv/Madd__zz_315__cy [29]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .S(\VexRiscv/Madd__zz_315__lut [30]),
    .O(\VexRiscv/Madd__zz_315__cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<29>  (
    .CI(\VexRiscv/Madd__zz_315__cy [28]),
    .LI(\VexRiscv/Madd__zz_315__lut [29]),
    .O(\VexRiscv/_zz_315_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<29>  (
    .CI(\VexRiscv/Madd__zz_315__cy [28]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .S(\VexRiscv/Madd__zz_315__lut [29]),
    .O(\VexRiscv/Madd__zz_315__cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<28>  (
    .CI(\VexRiscv/Madd__zz_315__cy [27]),
    .LI(\VexRiscv/Madd__zz_315__lut [28]),
    .O(\VexRiscv/_zz_315_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<28>  (
    .CI(\VexRiscv/Madd__zz_315__cy [27]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .S(\VexRiscv/Madd__zz_315__lut [28]),
    .O(\VexRiscv/Madd__zz_315__cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<27>  (
    .CI(\VexRiscv/Madd__zz_315__cy [26]),
    .LI(\VexRiscv/Madd__zz_315__lut [27]),
    .O(\VexRiscv/_zz_315_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<27>  (
    .CI(\VexRiscv/Madd__zz_315__cy [26]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .S(\VexRiscv/Madd__zz_315__lut [27]),
    .O(\VexRiscv/Madd__zz_315__cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<26>  (
    .CI(\VexRiscv/Madd__zz_315__cy [25]),
    .LI(\VexRiscv/Madd__zz_315__lut [26]),
    .O(\VexRiscv/_zz_315_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<26>  (
    .CI(\VexRiscv/Madd__zz_315__cy [25]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .S(\VexRiscv/Madd__zz_315__lut [26]),
    .O(\VexRiscv/Madd__zz_315__cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<25>  (
    .CI(\VexRiscv/Madd__zz_315__cy [24]),
    .LI(\VexRiscv/Madd__zz_315__lut [25]),
    .O(\VexRiscv/_zz_315_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<25>  (
    .CI(\VexRiscv/Madd__zz_315__cy [24]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .S(\VexRiscv/Madd__zz_315__lut [25]),
    .O(\VexRiscv/Madd__zz_315__cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<24>  (
    .CI(\VexRiscv/Madd__zz_315__cy [23]),
    .LI(\VexRiscv/Madd__zz_315__lut [24]),
    .O(\VexRiscv/_zz_315_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<24>  (
    .CI(\VexRiscv/Madd__zz_315__cy [23]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .S(\VexRiscv/Madd__zz_315__lut [24]),
    .O(\VexRiscv/Madd__zz_315__cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<23>  (
    .CI(\VexRiscv/Madd__zz_315__cy [22]),
    .LI(\VexRiscv/Madd__zz_315__lut [23]),
    .O(\VexRiscv/_zz_315_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<23>  (
    .CI(\VexRiscv/Madd__zz_315__cy [22]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .S(\VexRiscv/Madd__zz_315__lut [23]),
    .O(\VexRiscv/Madd__zz_315__cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<22>  (
    .CI(\VexRiscv/Madd__zz_315__cy [21]),
    .LI(\VexRiscv/Madd__zz_315__lut [22]),
    .O(\VexRiscv/_zz_315_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<22>  (
    .CI(\VexRiscv/Madd__zz_315__cy [21]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .S(\VexRiscv/Madd__zz_315__lut [22]),
    .O(\VexRiscv/Madd__zz_315__cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<21>  (
    .CI(\VexRiscv/Madd__zz_315__cy [20]),
    .LI(\VexRiscv/Madd__zz_315__lut [21]),
    .O(\VexRiscv/_zz_315_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<21>  (
    .CI(\VexRiscv/Madd__zz_315__cy [20]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .S(\VexRiscv/Madd__zz_315__lut [21]),
    .O(\VexRiscv/Madd__zz_315__cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<20>  (
    .CI(\VexRiscv/Madd__zz_315__cy [19]),
    .LI(\VexRiscv/Madd__zz_315__lut [20]),
    .O(\VexRiscv/_zz_315_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<20>  (
    .CI(\VexRiscv/Madd__zz_315__cy [19]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .S(\VexRiscv/Madd__zz_315__lut [20]),
    .O(\VexRiscv/Madd__zz_315__cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<19>  (
    .CI(\VexRiscv/Madd__zz_315__cy [18]),
    .LI(\VexRiscv/Madd__zz_315__lut [19]),
    .O(\VexRiscv/_zz_315_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<19>  (
    .CI(\VexRiscv/Madd__zz_315__cy [18]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .S(\VexRiscv/Madd__zz_315__lut [19]),
    .O(\VexRiscv/Madd__zz_315__cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<18>  (
    .CI(\VexRiscv/Madd__zz_315__cy [17]),
    .LI(\VexRiscv/Madd__zz_315__lut [18]),
    .O(\VexRiscv/_zz_315_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<18>  (
    .CI(\VexRiscv/Madd__zz_315__cy [17]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .S(\VexRiscv/Madd__zz_315__lut [18]),
    .O(\VexRiscv/Madd__zz_315__cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<17>  (
    .CI(\VexRiscv/Madd__zz_315__cy [16]),
    .LI(\VexRiscv/Madd__zz_315__lut [17]),
    .O(\VexRiscv/_zz_315_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<17>  (
    .CI(\VexRiscv/Madd__zz_315__cy [16]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .S(\VexRiscv/Madd__zz_315__lut [17]),
    .O(\VexRiscv/Madd__zz_315__cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<16>  (
    .CI(\VexRiscv/Madd__zz_315__cy [15]),
    .LI(\VexRiscv/Madd__zz_315__lut [16]),
    .O(\VexRiscv/_zz_315_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<16>  (
    .CI(\VexRiscv/Madd__zz_315__cy [15]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .S(\VexRiscv/Madd__zz_315__lut [16]),
    .O(\VexRiscv/Madd__zz_315__cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<15>  (
    .CI(\VexRiscv/Madd__zz_315__cy [14]),
    .LI(\VexRiscv/Madd__zz_315__lut [15]),
    .O(\VexRiscv/_zz_315_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<15>  (
    .CI(\VexRiscv/Madd__zz_315__cy [14]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .S(\VexRiscv/Madd__zz_315__lut [15]),
    .O(\VexRiscv/Madd__zz_315__cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<14>  (
    .CI(\VexRiscv/Madd__zz_315__cy [13]),
    .LI(\VexRiscv/Madd__zz_315__lut [14]),
    .O(\VexRiscv/_zz_315_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<14>  (
    .CI(\VexRiscv/Madd__zz_315__cy [13]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .S(\VexRiscv/Madd__zz_315__lut [14]),
    .O(\VexRiscv/Madd__zz_315__cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<13>  (
    .CI(\VexRiscv/Madd__zz_315__cy [12]),
    .LI(\VexRiscv/Madd__zz_315__lut [13]),
    .O(\VexRiscv/_zz_315_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<13>  (
    .CI(\VexRiscv/Madd__zz_315__cy [12]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .S(\VexRiscv/Madd__zz_315__lut [13]),
    .O(\VexRiscv/Madd__zz_315__cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<12>  (
    .CI(\VexRiscv/Madd__zz_315__cy [11]),
    .LI(\VexRiscv/Madd__zz_315__lut [12]),
    .O(\VexRiscv/_zz_315_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<12>  (
    .CI(\VexRiscv/Madd__zz_315__cy [11]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .S(\VexRiscv/Madd__zz_315__lut [12]),
    .O(\VexRiscv/Madd__zz_315__cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<11>  (
    .CI(\VexRiscv/Madd__zz_315__cy [10]),
    .LI(\VexRiscv/Madd__zz_315__lut [11]),
    .O(\VexRiscv/_zz_315_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<11>  (
    .CI(\VexRiscv/Madd__zz_315__cy [10]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .S(\VexRiscv/Madd__zz_315__lut [11]),
    .O(\VexRiscv/Madd__zz_315__cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<10>  (
    .CI(\VexRiscv/Madd__zz_315__cy [9]),
    .LI(\VexRiscv/Madd__zz_315__lut [10]),
    .O(\VexRiscv/_zz_315_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<10>  (
    .CI(\VexRiscv/Madd__zz_315__cy [9]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .S(\VexRiscv/Madd__zz_315__lut [10]),
    .O(\VexRiscv/Madd__zz_315__cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<9>  (
    .CI(\VexRiscv/Madd__zz_315__cy [8]),
    .LI(\VexRiscv/Madd__zz_315__lut [9]),
    .O(\VexRiscv/_zz_315_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<9>  (
    .CI(\VexRiscv/Madd__zz_315__cy [8]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .S(\VexRiscv/Madd__zz_315__lut [9]),
    .O(\VexRiscv/Madd__zz_315__cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<8>  (
    .CI(\VexRiscv/Madd__zz_315__cy [7]),
    .LI(\VexRiscv/Madd__zz_315__lut [8]),
    .O(\VexRiscv/_zz_315_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<8>  (
    .CI(\VexRiscv/Madd__zz_315__cy [7]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .S(\VexRiscv/Madd__zz_315__lut [8]),
    .O(\VexRiscv/Madd__zz_315__cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<7>  (
    .CI(\VexRiscv/Madd__zz_315__cy [6]),
    .LI(\VexRiscv/Madd__zz_315__lut [7]),
    .O(\VexRiscv/_zz_315_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<7>  (
    .CI(\VexRiscv/Madd__zz_315__cy [6]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .S(\VexRiscv/Madd__zz_315__lut [7]),
    .O(\VexRiscv/Madd__zz_315__cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<6>  (
    .CI(\VexRiscv/Madd__zz_315__cy [5]),
    .LI(\VexRiscv/Madd__zz_315__lut [6]),
    .O(\VexRiscv/_zz_315_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<6>  (
    .CI(\VexRiscv/Madd__zz_315__cy [5]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .S(\VexRiscv/Madd__zz_315__lut [6]),
    .O(\VexRiscv/Madd__zz_315__cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<5>  (
    .CI(\VexRiscv/Madd__zz_315__cy [4]),
    .LI(\VexRiscv/Madd__zz_315__lut [5]),
    .O(\VexRiscv/_zz_315_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<5>  (
    .CI(\VexRiscv/Madd__zz_315__cy [4]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .S(\VexRiscv/Madd__zz_315__lut [5]),
    .O(\VexRiscv/Madd__zz_315__cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<4>  (
    .CI(\VexRiscv/Madd__zz_315__cy [3]),
    .LI(\VexRiscv/Madd__zz_315__lut [4]),
    .O(\VexRiscv/_zz_315_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<4>  (
    .CI(\VexRiscv/Madd__zz_315__cy [3]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .S(\VexRiscv/Madd__zz_315__lut [4]),
    .O(\VexRiscv/Madd__zz_315__cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<3>  (
    .CI(\VexRiscv/Madd__zz_315__cy [2]),
    .LI(\VexRiscv/Madd__zz_315__lut [3]),
    .O(\VexRiscv/_zz_315_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<3>  (
    .CI(\VexRiscv/Madd__zz_315__cy [2]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .S(\VexRiscv/Madd__zz_315__lut [3]),
    .O(\VexRiscv/Madd__zz_315__cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<2>  (
    .CI(\VexRiscv/Madd__zz_315__cy [1]),
    .LI(\VexRiscv/Madd__zz_315__lut [2]),
    .O(\VexRiscv/_zz_315_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<2>  (
    .CI(\VexRiscv/Madd__zz_315__cy [1]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .S(\VexRiscv/Madd__zz_315__lut [2]),
    .O(\VexRiscv/Madd__zz_315__cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<1>  (
    .CI(\VexRiscv/Madd__zz_315__cy [0]),
    .LI(\VexRiscv/Madd__zz_315__lut [1]),
    .O(\VexRiscv/_zz_315_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<1>  (
    .CI(\VexRiscv/Madd__zz_315__cy [0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .S(\VexRiscv/Madd__zz_315__lut [1]),
    .O(\VexRiscv/Madd__zz_315__cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_315__xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd__zz_315__lut [0]),
    .O(\VexRiscv/_zz_315_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_315__cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .S(\VexRiscv/Madd__zz_315__lut [0]),
    .O(\VexRiscv/Madd__zz_315__cy [0])
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<30>_6482 ),
    .LI(\VexRiscv/n2566 [31]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<29>_6483 ),
    .LI(\VexRiscv/n2566 [30]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<29>_6483 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [30]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<30>_6482 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<28>_6484 ),
    .LI(\VexRiscv/n2566 [29]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<28>_6484 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [29]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<29>_6483 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<27>_6485 ),
    .LI(\VexRiscv/n2566 [28]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<27>_6485 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [28]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<28>_6484 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<26>_6486 ),
    .LI(\VexRiscv/n2566 [27]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<26>_6486 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [27]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<27>_6485 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<25>_6487 ),
    .LI(\VexRiscv/n2566 [26]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<25>_6487 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [26]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<26>_6486 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<24>_6488 ),
    .LI(\VexRiscv/n2566 [25]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<24>_6488 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [25]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<25>_6487 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<23>_6489 ),
    .LI(\VexRiscv/n2566 [24]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<23>_6489 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [24]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<24>_6488 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<22>_6490 ),
    .LI(\VexRiscv/n2566 [23]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<22>_6490 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [23]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<23>_6489 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<21>_6491 ),
    .LI(\VexRiscv/n2566 [22]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<21>_6491 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [22]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<22>_6490 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<20>_6492 ),
    .LI(\VexRiscv/n2566 [21]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<20>_6492 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [21]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<21>_6491 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<19>_6493 ),
    .LI(\VexRiscv/n2566 [20]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<19>_6493 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [20]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<20>_6492 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<18>_6494 ),
    .LI(\VexRiscv/n2566 [19]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<18>_6494 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [19]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<19>_6493 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<17>_6495 ),
    .LI(\VexRiscv/n2566 [18]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<17>_6495 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [18]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<18>_6494 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<16>_6496 ),
    .LI(\VexRiscv/n2566 [17]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<16>_6496 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [17]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<17>_6495 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<15>_6497 ),
    .LI(\VexRiscv/n2566 [16]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<15>_6497 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [16]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<16>_6496 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<14>_6498 ),
    .LI(\VexRiscv/n2566 [15]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<14>_6498 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [15]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<15>_6497 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<13>_6499 ),
    .LI(\VexRiscv/n2566 [14]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<13>_6499 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [14]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<14>_6498 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<12>_6500 ),
    .LI(\VexRiscv/n2566 [13]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<12>_6500 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [13]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<13>_6499 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<11>_6501 ),
    .LI(\VexRiscv/n2566 [12]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<11>_6501 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [12]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<12>_6500 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<10>_6502 ),
    .LI(\VexRiscv/n2566 [11]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<10>_6502 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [11]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<11>_6501 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<9>_6503 ),
    .LI(\VexRiscv/n2566 [10]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<9>_6503 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [10]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<10>_6502 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<8>_6504 ),
    .LI(\VexRiscv/n2566 [9]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<8>_6504 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [9]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<9>_6503 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<7>_6505 ),
    .LI(\VexRiscv/n2566 [8]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<7>_6505 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [8]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<8>_6504 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<6>_6506 ),
    .LI(\VexRiscv/n2566 [7]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<6>_6506 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [7]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<7>_6505 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<5>_6507 ),
    .LI(\VexRiscv/n2566 [6]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<5>_6507 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [6]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<6>_6506 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<4>_6508 ),
    .LI(\VexRiscv/n2566 [5]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<4>_6508 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [5]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<5>_6507 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<3>_6509 ),
    .LI(\VexRiscv/n2566 [4]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<3>_6509 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [4]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<4>_6508 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<2>_6510 ),
    .LI(\VexRiscv/n2566 [3]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<2>_6510 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [3]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<3>_6509 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<1>_6511 ),
    .LI(\VexRiscv/n2566 [2]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<1>_6511 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [2]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<2>_6510 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_6512 ),
    .LI(\VexRiscv/n2566 [1]),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_6512 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2566 [1]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<1>_6511 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_rt_10439 ),
    .O(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/n2566 [0]),
    .S(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_rt_10439 ),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_6512 )
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<10>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<10>  (
    .I0(\VexRiscv/_zz_152_ [30]),
    .I1(\VexRiscv/_zz_157_ [30]),
    .I2(\VexRiscv/_zz_152_ [31]),
    .I3(\VexRiscv/_zz_157_ [31]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<9>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<9>  (
    .I0(\VexRiscv/_zz_152_ [27]),
    .I1(\VexRiscv/_zz_157_ [27]),
    .I2(\VexRiscv/_zz_152_ [28]),
    .I3(\VexRiscv/_zz_157_ [28]),
    .I4(\VexRiscv/_zz_152_ [29]),
    .I5(\VexRiscv/_zz_157_ [29]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<8>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<8>  (
    .I0(\VexRiscv/_zz_152_ [24]),
    .I1(\VexRiscv/_zz_157_ [24]),
    .I2(\VexRiscv/_zz_152_ [25]),
    .I3(\VexRiscv/_zz_157_ [25]),
    .I4(\VexRiscv/_zz_152_ [26]),
    .I5(\VexRiscv/_zz_157_ [26]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<7>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<7>  (
    .I0(\VexRiscv/_zz_152_ [21]),
    .I1(\VexRiscv/_zz_157_ [21]),
    .I2(\VexRiscv/_zz_152_ [22]),
    .I3(\VexRiscv/_zz_157_ [22]),
    .I4(\VexRiscv/_zz_152_ [23]),
    .I5(\VexRiscv/_zz_157_ [23]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<6>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<6>  (
    .I0(\VexRiscv/_zz_152_ [18]),
    .I1(\VexRiscv/_zz_157_ [18]),
    .I2(\VexRiscv/_zz_152_ [19]),
    .I3(\VexRiscv/_zz_157_ [19]),
    .I4(\VexRiscv/_zz_152_ [20]),
    .I5(\VexRiscv/_zz_157_ [20]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<5>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<5>  (
    .I0(\VexRiscv/_zz_152_ [15]),
    .I1(\VexRiscv/_zz_157_ [15]),
    .I2(\VexRiscv/_zz_152_ [16]),
    .I3(\VexRiscv/_zz_157_ [16]),
    .I4(\VexRiscv/_zz_152_ [17]),
    .I5(\VexRiscv/_zz_157_ [17]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<4>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<4>  (
    .I0(\VexRiscv/_zz_152_ [12]),
    .I1(\VexRiscv/_zz_157_ [12]),
    .I2(\VexRiscv/_zz_152_ [13]),
    .I3(\VexRiscv/_zz_157_ [13]),
    .I4(\VexRiscv/_zz_152_ [14]),
    .I5(\VexRiscv/_zz_157_ [14]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<3>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<3>  (
    .I0(\VexRiscv/_zz_152_ [9]),
    .I1(\VexRiscv/_zz_157_ [9]),
    .I2(\VexRiscv/_zz_152_ [10]),
    .I3(\VexRiscv/_zz_157_ [10]),
    .I4(\VexRiscv/_zz_152_ [11]),
    .I5(\VexRiscv/_zz_157_ [11]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<2>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<2>  (
    .I0(\VexRiscv/_zz_152_ [6]),
    .I1(\VexRiscv/_zz_157_ [6]),
    .I2(\VexRiscv/_zz_152_ [7]),
    .I3(\VexRiscv/_zz_157_ [7]),
    .I4(\VexRiscv/_zz_152_ [8]),
    .I5(\VexRiscv/_zz_157_ [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<1>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<1>  (
    .I0(\VexRiscv/_zz_152_ [3]),
    .I1(\VexRiscv/_zz_157_ [3]),
    .I2(\VexRiscv/_zz_152_ [4]),
    .I3(\VexRiscv/_zz_157_ [4]),
    .I4(\VexRiscv/_zz_152_ [5]),
    .I5(\VexRiscv/_zz_157_ [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<0>  (
    .I0(\VexRiscv/_zz_152_ [0]),
    .I1(\VexRiscv/_zz_157_ [0]),
    .I2(\VexRiscv/_zz_152_ [1]),
    .I3(\VexRiscv/_zz_157_ [1]),
    .I4(\VexRiscv/_zz_152_ [2]),
    .I5(\VexRiscv/_zz_157_ [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [30]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [31]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<31>  (
    .I0(\VexRiscv/_zz_117_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [31])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [30])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29]),
    .DI(\VexRiscv/_zz_117_ [30]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<30>  (
    .I0(\VexRiscv/_zz_117_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [29])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28]),
    .DI(\VexRiscv/_zz_117_ [29]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<29>  (
    .I0(\VexRiscv/_zz_117_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [28])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27]),
    .DI(\VexRiscv/_zz_117_ [28]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<28>  (
    .I0(\VexRiscv/_zz_117_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [27])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26]),
    .DI(\VexRiscv/_zz_117_ [27]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<27>  (
    .I0(\VexRiscv/_zz_117_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [26])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25]),
    .DI(\VexRiscv/_zz_117_ [26]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<26>  (
    .I0(\VexRiscv/_zz_117_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [25])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24]),
    .DI(\VexRiscv/_zz_117_ [25]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<25>  (
    .I0(\VexRiscv/_zz_117_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [24])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23]),
    .DI(\VexRiscv/_zz_117_ [24]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<24>  (
    .I0(\VexRiscv/_zz_117_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [23])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22]),
    .DI(\VexRiscv/_zz_117_ [23]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<23>  (
    .I0(\VexRiscv/_zz_117_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [22])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21]),
    .DI(\VexRiscv/_zz_117_ [22]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<22>  (
    .I0(\VexRiscv/_zz_117_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [21])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20]),
    .DI(\VexRiscv/_zz_117_ [21]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<21>  (
    .I0(\VexRiscv/_zz_117_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [20])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19]),
    .DI(\VexRiscv/_zz_117_ [20]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<20>  (
    .I0(\VexRiscv/_zz_117_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [19])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18]),
    .DI(\VexRiscv/_zz_117_ [19]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [18])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17]),
    .DI(\VexRiscv/_zz_117_ [18]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [17])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16]),
    .DI(\VexRiscv/_zz_117_ [17]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [16])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15]),
    .DI(\VexRiscv/_zz_117_ [16]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [15])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14]),
    .DI(\VexRiscv/_zz_117_ [15]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [14])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13]),
    .DI(\VexRiscv/_zz_117_ [14]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [13])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12]),
    .DI(\VexRiscv/_zz_117_ [13]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [12])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11]),
    .DI(\VexRiscv/_zz_117_ [12]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [11])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10]),
    .DI(\VexRiscv/_zz_117_ [11]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [10])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9]),
    .DI(\VexRiscv/_zz_117_ [10]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<10>  (
    .I0(\VexRiscv/_zz_117_ [10]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [9])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8]),
    .DI(\VexRiscv/_zz_117_ [9]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<9>  (
    .I0(\VexRiscv/_zz_117_ [9]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [8])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7]),
    .DI(\VexRiscv/_zz_117_ [8]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<8>  (
    .I0(\VexRiscv/_zz_117_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [7])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6]),
    .DI(\VexRiscv/_zz_117_ [7]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<7>  (
    .I0(\VexRiscv/_zz_117_ [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [6])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5]),
    .DI(\VexRiscv/_zz_117_ [6]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<6>  (
    .I0(\VexRiscv/_zz_117_ [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [5])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4]),
    .DI(\VexRiscv/_zz_117_ [5]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<5>  (
    .I0(\VexRiscv/_zz_117_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [4])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3]),
    .DI(\VexRiscv/_zz_117_ [4]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [3])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2]),
    .DI(\VexRiscv/_zz_117_ [3]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [2])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/_zz_117_ [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<32>  (
    .CI(\VexRiscv/Msub__zz_196__cy [31]),
    .LI(\VexRiscv/Msub__zz_196__lut [32]),
    .O(\VexRiscv/_zz_196_ [32])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<31>  (
    .CI(\VexRiscv/Msub__zz_196__cy [30]),
    .LI(\VexRiscv/Msub__zz_196__lut [31]),
    .O(\VexRiscv/_zz_196_ [31])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<31>  (
    .CI(\VexRiscv/Msub__zz_196__cy [30]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .S(\VexRiscv/Msub__zz_196__lut [31]),
    .O(\VexRiscv/Msub__zz_196__cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<31>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31]),
    .O(\VexRiscv/Msub__zz_196__lut [31])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<30>  (
    .CI(\VexRiscv/Msub__zz_196__cy [29]),
    .LI(\VexRiscv/Msub__zz_196__lut [30]),
    .O(\VexRiscv/_zz_196_ [30])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<30>  (
    .CI(\VexRiscv/Msub__zz_196__cy [29]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .S(\VexRiscv/Msub__zz_196__lut [30]),
    .O(\VexRiscv/Msub__zz_196__cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<30>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30]),
    .O(\VexRiscv/Msub__zz_196__lut [30])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<29>  (
    .CI(\VexRiscv/Msub__zz_196__cy [28]),
    .LI(\VexRiscv/Msub__zz_196__lut [29]),
    .O(\VexRiscv/_zz_196_ [29])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<29>  (
    .CI(\VexRiscv/Msub__zz_196__cy [28]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .S(\VexRiscv/Msub__zz_196__lut [29]),
    .O(\VexRiscv/Msub__zz_196__cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<29>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29]),
    .O(\VexRiscv/Msub__zz_196__lut [29])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<28>  (
    .CI(\VexRiscv/Msub__zz_196__cy [27]),
    .LI(\VexRiscv/Msub__zz_196__lut [28]),
    .O(\VexRiscv/_zz_196_ [28])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<28>  (
    .CI(\VexRiscv/Msub__zz_196__cy [27]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .S(\VexRiscv/Msub__zz_196__lut [28]),
    .O(\VexRiscv/Msub__zz_196__cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<28>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28]),
    .O(\VexRiscv/Msub__zz_196__lut [28])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<27>  (
    .CI(\VexRiscv/Msub__zz_196__cy [26]),
    .LI(\VexRiscv/Msub__zz_196__lut [27]),
    .O(\VexRiscv/_zz_196_ [27])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<27>  (
    .CI(\VexRiscv/Msub__zz_196__cy [26]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .S(\VexRiscv/Msub__zz_196__lut [27]),
    .O(\VexRiscv/Msub__zz_196__cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<27>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27]),
    .O(\VexRiscv/Msub__zz_196__lut [27])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<26>  (
    .CI(\VexRiscv/Msub__zz_196__cy [25]),
    .LI(\VexRiscv/Msub__zz_196__lut [26]),
    .O(\VexRiscv/_zz_196_ [26])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<26>  (
    .CI(\VexRiscv/Msub__zz_196__cy [25]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .S(\VexRiscv/Msub__zz_196__lut [26]),
    .O(\VexRiscv/Msub__zz_196__cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<26>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26]),
    .O(\VexRiscv/Msub__zz_196__lut [26])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<25>  (
    .CI(\VexRiscv/Msub__zz_196__cy [24]),
    .LI(\VexRiscv/Msub__zz_196__lut [25]),
    .O(\VexRiscv/_zz_196_ [25])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<25>  (
    .CI(\VexRiscv/Msub__zz_196__cy [24]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .S(\VexRiscv/Msub__zz_196__lut [25]),
    .O(\VexRiscv/Msub__zz_196__cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<25>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25]),
    .O(\VexRiscv/Msub__zz_196__lut [25])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<24>  (
    .CI(\VexRiscv/Msub__zz_196__cy [23]),
    .LI(\VexRiscv/Msub__zz_196__lut [24]),
    .O(\VexRiscv/_zz_196_ [24])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<24>  (
    .CI(\VexRiscv/Msub__zz_196__cy [23]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .S(\VexRiscv/Msub__zz_196__lut [24]),
    .O(\VexRiscv/Msub__zz_196__cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<24>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24]),
    .O(\VexRiscv/Msub__zz_196__lut [24])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<23>  (
    .CI(\VexRiscv/Msub__zz_196__cy [22]),
    .LI(\VexRiscv/Msub__zz_196__lut [23]),
    .O(\VexRiscv/_zz_196_ [23])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<23>  (
    .CI(\VexRiscv/Msub__zz_196__cy [22]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .S(\VexRiscv/Msub__zz_196__lut [23]),
    .O(\VexRiscv/Msub__zz_196__cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<23>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23]),
    .O(\VexRiscv/Msub__zz_196__lut [23])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<22>  (
    .CI(\VexRiscv/Msub__zz_196__cy [21]),
    .LI(\VexRiscv/Msub__zz_196__lut [22]),
    .O(\VexRiscv/_zz_196_ [22])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<22>  (
    .CI(\VexRiscv/Msub__zz_196__cy [21]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .S(\VexRiscv/Msub__zz_196__lut [22]),
    .O(\VexRiscv/Msub__zz_196__cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<22>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22]),
    .O(\VexRiscv/Msub__zz_196__lut [22])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<21>  (
    .CI(\VexRiscv/Msub__zz_196__cy [20]),
    .LI(\VexRiscv/Msub__zz_196__lut [21]),
    .O(\VexRiscv/_zz_196_ [21])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<21>  (
    .CI(\VexRiscv/Msub__zz_196__cy [20]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .S(\VexRiscv/Msub__zz_196__lut [21]),
    .O(\VexRiscv/Msub__zz_196__cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<21>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21]),
    .O(\VexRiscv/Msub__zz_196__lut [21])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<20>  (
    .CI(\VexRiscv/Msub__zz_196__cy [19]),
    .LI(\VexRiscv/Msub__zz_196__lut [20]),
    .O(\VexRiscv/_zz_196_ [20])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<20>  (
    .CI(\VexRiscv/Msub__zz_196__cy [19]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .S(\VexRiscv/Msub__zz_196__lut [20]),
    .O(\VexRiscv/Msub__zz_196__cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<20>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20]),
    .O(\VexRiscv/Msub__zz_196__lut [20])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<19>  (
    .CI(\VexRiscv/Msub__zz_196__cy [18]),
    .LI(\VexRiscv/Msub__zz_196__lut [19]),
    .O(\VexRiscv/_zz_196_ [19])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<19>  (
    .CI(\VexRiscv/Msub__zz_196__cy [18]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .S(\VexRiscv/Msub__zz_196__lut [19]),
    .O(\VexRiscv/Msub__zz_196__cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<19>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19]),
    .O(\VexRiscv/Msub__zz_196__lut [19])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<18>  (
    .CI(\VexRiscv/Msub__zz_196__cy [17]),
    .LI(\VexRiscv/Msub__zz_196__lut [18]),
    .O(\VexRiscv/_zz_196_ [18])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<18>  (
    .CI(\VexRiscv/Msub__zz_196__cy [17]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .S(\VexRiscv/Msub__zz_196__lut [18]),
    .O(\VexRiscv/Msub__zz_196__cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<18>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18]),
    .O(\VexRiscv/Msub__zz_196__lut [18])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<17>  (
    .CI(\VexRiscv/Msub__zz_196__cy [16]),
    .LI(\VexRiscv/Msub__zz_196__lut [17]),
    .O(\VexRiscv/_zz_196_ [17])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<17>  (
    .CI(\VexRiscv/Msub__zz_196__cy [16]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .S(\VexRiscv/Msub__zz_196__lut [17]),
    .O(\VexRiscv/Msub__zz_196__cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<17>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17]),
    .O(\VexRiscv/Msub__zz_196__lut [17])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<16>  (
    .CI(\VexRiscv/Msub__zz_196__cy [15]),
    .LI(\VexRiscv/Msub__zz_196__lut [16]),
    .O(\VexRiscv/_zz_196_ [16])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<16>  (
    .CI(\VexRiscv/Msub__zz_196__cy [15]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .S(\VexRiscv/Msub__zz_196__lut [16]),
    .O(\VexRiscv/Msub__zz_196__cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<16>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16]),
    .O(\VexRiscv/Msub__zz_196__lut [16])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<15>  (
    .CI(\VexRiscv/Msub__zz_196__cy [14]),
    .LI(\VexRiscv/Msub__zz_196__lut [15]),
    .O(\VexRiscv/_zz_196_ [15])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<15>  (
    .CI(\VexRiscv/Msub__zz_196__cy [14]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .S(\VexRiscv/Msub__zz_196__lut [15]),
    .O(\VexRiscv/Msub__zz_196__cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<15>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15]),
    .O(\VexRiscv/Msub__zz_196__lut [15])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<14>  (
    .CI(\VexRiscv/Msub__zz_196__cy [13]),
    .LI(\VexRiscv/Msub__zz_196__lut [14]),
    .O(\VexRiscv/_zz_196_ [14])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<14>  (
    .CI(\VexRiscv/Msub__zz_196__cy [13]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .S(\VexRiscv/Msub__zz_196__lut [14]),
    .O(\VexRiscv/Msub__zz_196__cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<14>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14]),
    .O(\VexRiscv/Msub__zz_196__lut [14])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<13>  (
    .CI(\VexRiscv/Msub__zz_196__cy [12]),
    .LI(\VexRiscv/Msub__zz_196__lut [13]),
    .O(\VexRiscv/_zz_196_ [13])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<13>  (
    .CI(\VexRiscv/Msub__zz_196__cy [12]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .S(\VexRiscv/Msub__zz_196__lut [13]),
    .O(\VexRiscv/Msub__zz_196__cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<13>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13]),
    .O(\VexRiscv/Msub__zz_196__lut [13])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<12>  (
    .CI(\VexRiscv/Msub__zz_196__cy [11]),
    .LI(\VexRiscv/Msub__zz_196__lut [12]),
    .O(\VexRiscv/_zz_196_ [12])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<12>  (
    .CI(\VexRiscv/Msub__zz_196__cy [11]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .S(\VexRiscv/Msub__zz_196__lut [12]),
    .O(\VexRiscv/Msub__zz_196__cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<12>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12]),
    .O(\VexRiscv/Msub__zz_196__lut [12])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<11>  (
    .CI(\VexRiscv/Msub__zz_196__cy [10]),
    .LI(\VexRiscv/Msub__zz_196__lut [11]),
    .O(\VexRiscv/_zz_196_ [11])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<11>  (
    .CI(\VexRiscv/Msub__zz_196__cy [10]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .S(\VexRiscv/Msub__zz_196__lut [11]),
    .O(\VexRiscv/Msub__zz_196__cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<11>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11]),
    .O(\VexRiscv/Msub__zz_196__lut [11])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<10>  (
    .CI(\VexRiscv/Msub__zz_196__cy [9]),
    .LI(\VexRiscv/Msub__zz_196__lut [10]),
    .O(\VexRiscv/_zz_196_ [10])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<10>  (
    .CI(\VexRiscv/Msub__zz_196__cy [9]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .S(\VexRiscv/Msub__zz_196__lut [10]),
    .O(\VexRiscv/Msub__zz_196__cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<10>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10]),
    .O(\VexRiscv/Msub__zz_196__lut [10])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<9>  (
    .CI(\VexRiscv/Msub__zz_196__cy [8]),
    .LI(\VexRiscv/Msub__zz_196__lut [9]),
    .O(\VexRiscv/_zz_196_ [9])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<9>  (
    .CI(\VexRiscv/Msub__zz_196__cy [8]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .S(\VexRiscv/Msub__zz_196__lut [9]),
    .O(\VexRiscv/Msub__zz_196__cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<9>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9]),
    .O(\VexRiscv/Msub__zz_196__lut [9])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<8>  (
    .CI(\VexRiscv/Msub__zz_196__cy [7]),
    .LI(\VexRiscv/Msub__zz_196__lut [8]),
    .O(\VexRiscv/_zz_196_ [8])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<8>  (
    .CI(\VexRiscv/Msub__zz_196__cy [7]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .S(\VexRiscv/Msub__zz_196__lut [8]),
    .O(\VexRiscv/Msub__zz_196__cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<8>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8]),
    .O(\VexRiscv/Msub__zz_196__lut [8])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<7>  (
    .CI(\VexRiscv/Msub__zz_196__cy [6]),
    .LI(\VexRiscv/Msub__zz_196__lut [7]),
    .O(\VexRiscv/_zz_196_ [7])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<7>  (
    .CI(\VexRiscv/Msub__zz_196__cy [6]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .S(\VexRiscv/Msub__zz_196__lut [7]),
    .O(\VexRiscv/Msub__zz_196__cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<7>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7]),
    .O(\VexRiscv/Msub__zz_196__lut [7])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<6>  (
    .CI(\VexRiscv/Msub__zz_196__cy [5]),
    .LI(\VexRiscv/Msub__zz_196__lut [6]),
    .O(\VexRiscv/_zz_196_ [6])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<6>  (
    .CI(\VexRiscv/Msub__zz_196__cy [5]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .S(\VexRiscv/Msub__zz_196__lut [6]),
    .O(\VexRiscv/Msub__zz_196__cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<6>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6]),
    .O(\VexRiscv/Msub__zz_196__lut [6])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<5>  (
    .CI(\VexRiscv/Msub__zz_196__cy [4]),
    .LI(\VexRiscv/Msub__zz_196__lut [5]),
    .O(\VexRiscv/_zz_196_ [5])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<5>  (
    .CI(\VexRiscv/Msub__zz_196__cy [4]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .S(\VexRiscv/Msub__zz_196__lut [5]),
    .O(\VexRiscv/Msub__zz_196__cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<5>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5]),
    .O(\VexRiscv/Msub__zz_196__lut [5])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<4>  (
    .CI(\VexRiscv/Msub__zz_196__cy [3]),
    .LI(\VexRiscv/Msub__zz_196__lut [4]),
    .O(\VexRiscv/_zz_196_ [4])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<4>  (
    .CI(\VexRiscv/Msub__zz_196__cy [3]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .S(\VexRiscv/Msub__zz_196__lut [4]),
    .O(\VexRiscv/Msub__zz_196__cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<4>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4]),
    .O(\VexRiscv/Msub__zz_196__lut [4])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<3>  (
    .CI(\VexRiscv/Msub__zz_196__cy [2]),
    .LI(\VexRiscv/Msub__zz_196__lut [3]),
    .O(\VexRiscv/_zz_196_ [3])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<3>  (
    .CI(\VexRiscv/Msub__zz_196__cy [2]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .S(\VexRiscv/Msub__zz_196__lut [3]),
    .O(\VexRiscv/Msub__zz_196__cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<3>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3]),
    .O(\VexRiscv/Msub__zz_196__lut [3])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<2>  (
    .CI(\VexRiscv/Msub__zz_196__cy [1]),
    .LI(\VexRiscv/Msub__zz_196__lut [2]),
    .O(\VexRiscv/_zz_196_ [2])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<2>  (
    .CI(\VexRiscv/Msub__zz_196__cy [1]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .S(\VexRiscv/Msub__zz_196__lut [2]),
    .O(\VexRiscv/Msub__zz_196__cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<2>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2]),
    .O(\VexRiscv/Msub__zz_196__lut [2])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<1>  (
    .CI(\VexRiscv/Msub__zz_196__cy [0]),
    .LI(\VexRiscv/Msub__zz_196__lut [1]),
    .O(\VexRiscv/_zz_196_ [1])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<1>  (
    .CI(\VexRiscv/Msub__zz_196__cy [0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .S(\VexRiscv/Msub__zz_196__lut [1]),
    .O(\VexRiscv/Msub__zz_196__cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<1>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1]),
    .O(\VexRiscv/Msub__zz_196__lut [1])
  );
  XORCY   \VexRiscv/Msub__zz_196__xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\VexRiscv/Msub__zz_196__lut [0]),
    .O(\VexRiscv/_zz_196_ [0])
  );
  MUXCY   \VexRiscv/Msub__zz_196__cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .S(\VexRiscv/Msub__zz_196__lut [0]),
    .O(\VexRiscv/Msub__zz_196__cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_196__lut<0>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .O(\VexRiscv/Msub__zz_196__lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_6672 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<31>_rt_10079 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_6673 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_rt_10050 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_6673 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_rt_10050 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_6672 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_6674 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_rt_10051 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_6674 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_rt_10051 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_6673 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_6675 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_rt_10052 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_6675 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_rt_10052 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_6674 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_6676 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_rt_10053 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_6676 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_rt_10053 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_6675 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_6677 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_rt_10054 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_6677 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_rt_10054 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_6676 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_6678 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_rt_10055 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_6678 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_rt_10055 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_6677 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_6679 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_rt_10056 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_6679 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_rt_10056 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_6678 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_6680 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_rt_10057 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_6680 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_rt_10057 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_6679 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_6681 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_rt_10058 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_6681 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_rt_10058 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_6680 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_6682 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_rt_10059 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_6682 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_rt_10059 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_6681 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_6683 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_rt_10060 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_6683 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_rt_10060 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_6682 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_6684 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_rt_10061 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_6684 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_rt_10061 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_6683 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_6685 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_rt_10062 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_6685 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_rt_10062 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_6684 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_6686 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_rt_10063 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_6686 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_rt_10063 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_6685 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_6687 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_rt_10064 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_6687 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_rt_10064 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_6686 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_6688 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_rt_10065 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_6688 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_rt_10065 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_6687 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_6689 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_rt_10066 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_6689 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_rt_10066 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_6688 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_6690 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_rt_10067 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_6690 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_rt_10067 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_6689 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_6691 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_rt_10068 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_6691 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_rt_10068 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_6690 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_6692 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_rt_10069 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_6692 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_rt_10069 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_6691 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_6693 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_rt_10070 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_6693 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_rt_10070 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_6692 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_6694 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_rt_10071 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_6694 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_rt_10071 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_6693 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_6695 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_rt_10072 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_6695 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_rt_10072 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_6694 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_6696 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_rt_10073 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_6696 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_rt_10073 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_6695 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_6697 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_rt_10074 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_6697 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_rt_10074 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_6696 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_6698 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_rt_10075 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_6698 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_rt_10075 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_6697 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_6699 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_rt_10076 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_6699 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_rt_10076 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_6698 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<2>_6700 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_rt_10077 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<2>_6700 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_rt_10077 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_6699 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_lut<2>_6701 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_lut<2>_6701 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<2>_6700 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .I1(\VexRiscv/_zz_114__7875 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_lut<2>_6701 )
  );
  FDRE   \VexRiscv/_zz_203__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5211_inv ),
    .D(\VexRiscv/Result [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_203_ [2])
  );
  FDRE   \VexRiscv/_zz_203__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5211_inv ),
    .D(\VexRiscv/Result [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_203_ [1])
  );
  FDRE   \VexRiscv/_zz_203__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5211_inv ),
    .D(\VexRiscv/Result [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_203_ [0])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_236__7819 ),
    .D(\VexRiscv/CsrPlugin_trapCause [3]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [3])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_236__7819 ),
    .D(\VexRiscv/CsrPlugin_trapCause [2]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [2])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_236__7819 ),
    .D(\VexRiscv/CsrPlugin_trapCause [1]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [1])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_236__7819 ),
    .D(\VexRiscv/CsrPlugin_trapCause [0]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [0])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_31  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .Q(\VexRiscv/CsrPlugin_mtval [31])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_30  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .Q(\VexRiscv/CsrPlugin_mtval [30])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_29  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .Q(\VexRiscv/CsrPlugin_mtval [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_28  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .Q(\VexRiscv/CsrPlugin_mtval [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_27  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .Q(\VexRiscv/CsrPlugin_mtval [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_26  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .Q(\VexRiscv/CsrPlugin_mtval [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_25  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .Q(\VexRiscv/CsrPlugin_mtval [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_24  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .Q(\VexRiscv/CsrPlugin_mtval [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_23  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .Q(\VexRiscv/CsrPlugin_mtval [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_22  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .Q(\VexRiscv/CsrPlugin_mtval [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_21  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .Q(\VexRiscv/CsrPlugin_mtval [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_20  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .Q(\VexRiscv/CsrPlugin_mtval [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_19  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .Q(\VexRiscv/CsrPlugin_mtval [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_18  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .Q(\VexRiscv/CsrPlugin_mtval [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_17  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .Q(\VexRiscv/CsrPlugin_mtval [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_16  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .Q(\VexRiscv/CsrPlugin_mtval [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_15  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .Q(\VexRiscv/CsrPlugin_mtval [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_14  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .Q(\VexRiscv/CsrPlugin_mtval [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_13  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .Q(\VexRiscv/CsrPlugin_mtval [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_12  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .Q(\VexRiscv/CsrPlugin_mtval [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_11  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .Q(\VexRiscv/CsrPlugin_mtval [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_10  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .Q(\VexRiscv/CsrPlugin_mtval [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_9  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .Q(\VexRiscv/CsrPlugin_mtval [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_8  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .Q(\VexRiscv/CsrPlugin_mtval [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_7  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .Q(\VexRiscv/CsrPlugin_mtval [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_6  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .Q(\VexRiscv/CsrPlugin_mtval [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_5  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .Q(\VexRiscv/CsrPlugin_mtval [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_4  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .Q(\VexRiscv/CsrPlugin_mtval [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_3  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .Q(\VexRiscv/CsrPlugin_mtval [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_2  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .Q(\VexRiscv/CsrPlugin_mtval [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_1  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .Q(\VexRiscv/CsrPlugin_mtval [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_0  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8564 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .Q(\VexRiscv/CsrPlugin_mtval [0])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_wr  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_MEMORY_STORE_8233 ),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_STORE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_STORE_8233 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_STORE_8232 )
  );
  FDE   \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_377_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_STORE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .Q(\VexRiscv/decode_to_execute_MEMORY_STORE_8233 )
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5158_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MIE_7917 )
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5158_inv ),
    .D(\VexRiscv/_n4420 [1]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [1])
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5158_inv ),
    .D(\VexRiscv/_n4420 [0]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MPIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5158_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1916_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPIE_7916 )
  );
  FDE   \VexRiscv/CsrPlugin_mepc_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [31]),
    .Q(\VexRiscv/CsrPlugin_mepc [31])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [30]),
    .Q(\VexRiscv/CsrPlugin_mepc [30])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [29]),
    .Q(\VexRiscv/CsrPlugin_mepc [29])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [28]),
    .Q(\VexRiscv/CsrPlugin_mepc [28])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [27]),
    .Q(\VexRiscv/CsrPlugin_mepc [27])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [26]),
    .Q(\VexRiscv/CsrPlugin_mepc [26])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [25]),
    .Q(\VexRiscv/CsrPlugin_mepc [25])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [24]),
    .Q(\VexRiscv/CsrPlugin_mepc [24])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [23]),
    .Q(\VexRiscv/CsrPlugin_mepc [23])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [22]),
    .Q(\VexRiscv/CsrPlugin_mepc [22])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [21]),
    .Q(\VexRiscv/CsrPlugin_mepc [21])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [20]),
    .Q(\VexRiscv/CsrPlugin_mepc [20])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [19]),
    .Q(\VexRiscv/CsrPlugin_mepc [19])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [18]),
    .Q(\VexRiscv/CsrPlugin_mepc [18])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [17]),
    .Q(\VexRiscv/CsrPlugin_mepc [17])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [16]),
    .Q(\VexRiscv/CsrPlugin_mepc [16])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [15]),
    .Q(\VexRiscv/CsrPlugin_mepc [15])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [14]),
    .Q(\VexRiscv/CsrPlugin_mepc [14])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [13]),
    .Q(\VexRiscv/CsrPlugin_mepc [13])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [12]),
    .Q(\VexRiscv/CsrPlugin_mepc [12])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [11]),
    .Q(\VexRiscv/CsrPlugin_mepc [11])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [10]),
    .Q(\VexRiscv/CsrPlugin_mepc [10])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [9]),
    .Q(\VexRiscv/CsrPlugin_mepc [9])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [8]),
    .Q(\VexRiscv/CsrPlugin_mepc [8])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [7]),
    .Q(\VexRiscv/CsrPlugin_mepc [7])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [6]),
    .Q(\VexRiscv/CsrPlugin_mepc [6])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [5]),
    .Q(\VexRiscv/CsrPlugin_mepc [5])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [4]),
    .Q(\VexRiscv/CsrPlugin_mepc [4])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [3]),
    .Q(\VexRiscv/CsrPlugin_mepc [3])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [2]),
    .Q(\VexRiscv/CsrPlugin_mepc [2])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [1]),
    .Q(\VexRiscv/CsrPlugin_mepc [1])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5045_inv ),
    .D(\VexRiscv/_n4375 [0]),
    .Q(\VexRiscv/CsrPlugin_mepc [0])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [31]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [31])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [30]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [29]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [28]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [27]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [27])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [26]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [26])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [25]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [25])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [24]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [23]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [23])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [22]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [22])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [21]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [21])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [20]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [20])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [19]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [19])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [18]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [18])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [17]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [17])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [16]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [16])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [15]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [15])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [14]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [11]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [10]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [9]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [8]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [7]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [6]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [5]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [4]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [3]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [2]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [1]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [1]),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0])
  );
  FDRE   \VexRiscv/_zz_201__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [31])
  );
  FDRE   \VexRiscv/_zz_201__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [30])
  );
  FDRE   \VexRiscv/_zz_201__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [29])
  );
  FDRE   \VexRiscv/_zz_201__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [28])
  );
  FDRE   \VexRiscv/_zz_201__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [27])
  );
  FDRE   \VexRiscv/_zz_201__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [26])
  );
  FDRE   \VexRiscv/_zz_201__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [25])
  );
  FDRE   \VexRiscv/_zz_201__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [24])
  );
  FDRE   \VexRiscv/_zz_201__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [23])
  );
  FDRE   \VexRiscv/_zz_201__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [22])
  );
  FDRE   \VexRiscv/_zz_201__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [21])
  );
  FDRE   \VexRiscv/_zz_201__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [20])
  );
  FDRE   \VexRiscv/_zz_201__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [19])
  );
  FDRE   \VexRiscv/_zz_201__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [18])
  );
  FDRE   \VexRiscv/_zz_201__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [17])
  );
  FDRE   \VexRiscv/_zz_201__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [16])
  );
  FDRE   \VexRiscv/_zz_201__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [15])
  );
  FDRE   \VexRiscv/_zz_201__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [14])
  );
  FDRE   \VexRiscv/_zz_201__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [13])
  );
  FDRE   \VexRiscv/_zz_201__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [12])
  );
  FDRE   \VexRiscv/_zz_201__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [11])
  );
  FDRE   \VexRiscv/_zz_201__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [10])
  );
  FDRE   \VexRiscv/_zz_201__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [9])
  );
  FDRE   \VexRiscv/_zz_201__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [8])
  );
  FDRE   \VexRiscv/_zz_201__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [7])
  );
  FDRE   \VexRiscv/_zz_201__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [6])
  );
  FDRE   \VexRiscv/_zz_201__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [5])
  );
  FDRE   \VexRiscv/_zz_201__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [4])
  );
  FDRE   \VexRiscv/_zz_201__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [3])
  );
  FDRE   \VexRiscv/_zz_201__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [2])
  );
  FDRE   \VexRiscv/_zz_201__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [1])
  );
  FDRE   \VexRiscv/_zz_201__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5201_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_201_ [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MSIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5189_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mie_MSIE_7913 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MTIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5189_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mie_MTIE_7914 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MEIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5189_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_mie_MEIE_7915 )
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5103_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [0])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [31]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [31])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [30]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [30])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [29]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [29])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [28]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [28])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [27]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [27])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [26]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [26])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [25]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [25])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [24]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [24])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [23]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [23])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [22]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [22])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [21]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [21])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [20]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [20])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [19]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [19])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [18]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [18])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [17]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [17])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [16]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [16])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [15]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [15])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [14]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [14])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [13]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [13])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [12]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [12])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [11]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [11])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [10]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [10])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [9]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [9])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [8]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [8])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [7]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [7])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [6]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [6])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [5]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [5])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [4]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [4])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [3]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [3])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [2]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [2])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [1]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [31]),
    .Q(\VexRiscv/decode_to_execute_RS1 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [30]),
    .Q(\VexRiscv/decode_to_execute_RS1 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [29]),
    .Q(\VexRiscv/decode_to_execute_RS1 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [28]),
    .Q(\VexRiscv/decode_to_execute_RS1 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [27]),
    .Q(\VexRiscv/decode_to_execute_RS1 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [26]),
    .Q(\VexRiscv/decode_to_execute_RS1 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [25]),
    .Q(\VexRiscv/decode_to_execute_RS1 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [24]),
    .Q(\VexRiscv/decode_to_execute_RS1 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [23]),
    .Q(\VexRiscv/decode_to_execute_RS1 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [22]),
    .Q(\VexRiscv/decode_to_execute_RS1 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [21]),
    .Q(\VexRiscv/decode_to_execute_RS1 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [20]),
    .Q(\VexRiscv/decode_to_execute_RS1 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [19]),
    .Q(\VexRiscv/decode_to_execute_RS1 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [18]),
    .Q(\VexRiscv/decode_to_execute_RS1 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [17]),
    .Q(\VexRiscv/decode_to_execute_RS1 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [16]),
    .Q(\VexRiscv/decode_to_execute_RS1 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [15]),
    .Q(\VexRiscv/decode_to_execute_RS1 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [14]),
    .Q(\VexRiscv/decode_to_execute_RS1 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [13]),
    .Q(\VexRiscv/decode_to_execute_RS1 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [12]),
    .Q(\VexRiscv/decode_to_execute_RS1 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [11]),
    .Q(\VexRiscv/decode_to_execute_RS1 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [10]),
    .Q(\VexRiscv/decode_to_execute_RS1 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [9]),
    .Q(\VexRiscv/decode_to_execute_RS1 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [8]),
    .Q(\VexRiscv/decode_to_execute_RS1 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [7]),
    .Q(\VexRiscv/decode_to_execute_RS1 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [6]),
    .Q(\VexRiscv/decode_to_execute_RS1 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [5]),
    .Q(\VexRiscv/decode_to_execute_RS1 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [4]),
    .Q(\VexRiscv/decode_to_execute_RS1 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [3]),
    .Q(\VexRiscv/decode_to_execute_RS1 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [2]),
    .Q(\VexRiscv/decode_to_execute_RS1 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [1]),
    .Q(\VexRiscv/decode_to_execute_RS1 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [0]),
    .Q(\VexRiscv/decode_to_execute_RS1 [0])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [31]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [31])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [30]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [30])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [29]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [29])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [28]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [28])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [27]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [27])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [26]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [26])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [25]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [25])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [24]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [24])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [23]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [23])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [22]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [22])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [21]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [21])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [20]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [20])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [19]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [19])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [18]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [18])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [17]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [17])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [16]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [16])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [15]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [15])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [14]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [14])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [13]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [13])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [12]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [12])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [11]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [11])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [10]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [10])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [9]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [9])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [8]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [8])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [7]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [7])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [6]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [6])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [5]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [5])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [4]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [4])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [3]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [3])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [2]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [2])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [1]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [1])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_zz_329_ [0]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_64  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<64> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_63  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<63> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_62  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<62> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_61  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<61> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_60  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<60> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_59  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<59> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_58  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<58> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_57  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<57> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_56  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<56> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_55  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<55> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_54  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<54> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_53  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<53> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_52  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<52> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_51  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<51> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_50  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<50> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_49  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<49> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_48  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<48> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_47  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<47> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_46  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<46> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_45  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<45> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_44  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<44> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_43  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<43> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_42  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<42> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_41  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<41> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_40  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<40> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_39  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<39> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_38  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<38> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_37  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<37> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_36  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<36> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_35  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<35> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_34  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<34> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_33  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<33> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_32  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<32> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_30  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_29  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_28  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_27  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_26  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_25  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_24  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_23  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_22  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_21  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_20  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_19  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_18  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_17  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_16  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_15  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_14  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_13  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_12  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_11  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_10  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_9  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_8  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_7  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_6  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2214_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<31> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<30> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<29> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<28> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<27> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<26> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<25> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<24> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<23> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<22> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<21> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<20> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<19> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<18> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<17> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<16> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<15> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<14> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<13> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<12> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<11> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<10> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<9> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<8> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<7> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<6> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<5> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<4> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<3> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<2> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<1> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5055_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<0> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5019_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<4> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5019_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<3> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5019_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<2> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5019_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<1> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5019_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<0> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [31]),
    .Q(\VexRiscv/decode_to_execute_RS2 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [30]),
    .Q(\VexRiscv/decode_to_execute_RS2 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [29]),
    .Q(\VexRiscv/decode_to_execute_RS2 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [28]),
    .Q(\VexRiscv/decode_to_execute_RS2 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [27]),
    .Q(\VexRiscv/decode_to_execute_RS2 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [26]),
    .Q(\VexRiscv/decode_to_execute_RS2 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [25]),
    .Q(\VexRiscv/decode_to_execute_RS2 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [24]),
    .Q(\VexRiscv/decode_to_execute_RS2 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [23]),
    .Q(\VexRiscv/decode_to_execute_RS2 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [22]),
    .Q(\VexRiscv/decode_to_execute_RS2 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [21]),
    .Q(\VexRiscv/decode_to_execute_RS2 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [20]),
    .Q(\VexRiscv/decode_to_execute_RS2 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [19]),
    .Q(\VexRiscv/decode_to_execute_RS2 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [18]),
    .Q(\VexRiscv/decode_to_execute_RS2 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [17]),
    .Q(\VexRiscv/decode_to_execute_RS2 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [16]),
    .Q(\VexRiscv/decode_to_execute_RS2 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [15]),
    .Q(\VexRiscv/decode_to_execute_RS2 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [14]),
    .Q(\VexRiscv/decode_to_execute_RS2 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [13]),
    .Q(\VexRiscv/decode_to_execute_RS2 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [12]),
    .Q(\VexRiscv/decode_to_execute_RS2 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [11]),
    .Q(\VexRiscv/decode_to_execute_RS2 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [10]),
    .Q(\VexRiscv/decode_to_execute_RS2 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [9]),
    .Q(\VexRiscv/decode_to_execute_RS2 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [8]),
    .Q(\VexRiscv/decode_to_execute_RS2 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [7]),
    .Q(\VexRiscv/decode_to_execute_RS2 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [6]),
    .Q(\VexRiscv/decode_to_execute_RS2 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [5]),
    .Q(\VexRiscv/decode_to_execute_RS2 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [4]),
    .Q(\VexRiscv/decode_to_execute_RS2 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [3]),
    .Q(\VexRiscv/decode_to_execute_RS2 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [2]),
    .Q(\VexRiscv/decode_to_execute_RS2 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [1]),
    .Q(\VexRiscv/decode_to_execute_RS2 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [0]),
    .Q(\VexRiscv/decode_to_execute_RS2 [0])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1892_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1881_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8571 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [31]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [30]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [29]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [28]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [27]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [26]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [25]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [24]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [23]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [22]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [21]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [20]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [19]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [18]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [17]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [16]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [15]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [14]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [13]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [12]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [11]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [10]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [9]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [8]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [7]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [6]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [5]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [4]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [3]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [2]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [1]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [0]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [31]),
    .Q(\VexRiscv/memory_to_writeBack_PC [31])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [30]),
    .Q(\VexRiscv/memory_to_writeBack_PC [30])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [29]),
    .Q(\VexRiscv/memory_to_writeBack_PC [29])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [28]),
    .Q(\VexRiscv/memory_to_writeBack_PC [28])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [27]),
    .Q(\VexRiscv/memory_to_writeBack_PC [27])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [26]),
    .Q(\VexRiscv/memory_to_writeBack_PC [26])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [25]),
    .Q(\VexRiscv/memory_to_writeBack_PC [25])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [24]),
    .Q(\VexRiscv/memory_to_writeBack_PC [24])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [23]),
    .Q(\VexRiscv/memory_to_writeBack_PC [23])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [22]),
    .Q(\VexRiscv/memory_to_writeBack_PC [22])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [21]),
    .Q(\VexRiscv/memory_to_writeBack_PC [21])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [20]),
    .Q(\VexRiscv/memory_to_writeBack_PC [20])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [19]),
    .Q(\VexRiscv/memory_to_writeBack_PC [19])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [18]),
    .Q(\VexRiscv/memory_to_writeBack_PC [18])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [17]),
    .Q(\VexRiscv/memory_to_writeBack_PC [17])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [16]),
    .Q(\VexRiscv/memory_to_writeBack_PC [16])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [15]),
    .Q(\VexRiscv/memory_to_writeBack_PC [15])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [14]),
    .Q(\VexRiscv/memory_to_writeBack_PC [14])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [13]),
    .Q(\VexRiscv/memory_to_writeBack_PC [13])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [12]),
    .Q(\VexRiscv/memory_to_writeBack_PC [12])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [11]),
    .Q(\VexRiscv/memory_to_writeBack_PC [11])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [10]),
    .Q(\VexRiscv/memory_to_writeBack_PC [10])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [9]),
    .Q(\VexRiscv/memory_to_writeBack_PC [9])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [8]),
    .Q(\VexRiscv/memory_to_writeBack_PC [8])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [7]),
    .Q(\VexRiscv/memory_to_writeBack_PC [7])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [6]),
    .Q(\VexRiscv/memory_to_writeBack_PC [6])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [5]),
    .Q(\VexRiscv/memory_to_writeBack_PC [5])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [4]),
    .Q(\VexRiscv/memory_to_writeBack_PC [4])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [3]),
    .Q(\VexRiscv/memory_to_writeBack_PC [3])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [2]),
    .Q(\VexRiscv/memory_to_writeBack_PC [2])
  );
  FDE   \VexRiscv/execute_to_memory_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [31]),
    .Q(\VexRiscv/execute_to_memory_PC [31])
  );
  FDE   \VexRiscv/execute_to_memory_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [30]),
    .Q(\VexRiscv/execute_to_memory_PC [30])
  );
  FDE   \VexRiscv/execute_to_memory_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [29]),
    .Q(\VexRiscv/execute_to_memory_PC [29])
  );
  FDE   \VexRiscv/execute_to_memory_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [28]),
    .Q(\VexRiscv/execute_to_memory_PC [28])
  );
  FDE   \VexRiscv/execute_to_memory_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [27]),
    .Q(\VexRiscv/execute_to_memory_PC [27])
  );
  FDE   \VexRiscv/execute_to_memory_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [26]),
    .Q(\VexRiscv/execute_to_memory_PC [26])
  );
  FDE   \VexRiscv/execute_to_memory_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [25]),
    .Q(\VexRiscv/execute_to_memory_PC [25])
  );
  FDE   \VexRiscv/execute_to_memory_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [24]),
    .Q(\VexRiscv/execute_to_memory_PC [24])
  );
  FDE   \VexRiscv/execute_to_memory_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [23]),
    .Q(\VexRiscv/execute_to_memory_PC [23])
  );
  FDE   \VexRiscv/execute_to_memory_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [22]),
    .Q(\VexRiscv/execute_to_memory_PC [22])
  );
  FDE   \VexRiscv/execute_to_memory_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [21]),
    .Q(\VexRiscv/execute_to_memory_PC [21])
  );
  FDE   \VexRiscv/execute_to_memory_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [20]),
    .Q(\VexRiscv/execute_to_memory_PC [20])
  );
  FDE   \VexRiscv/execute_to_memory_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [19]),
    .Q(\VexRiscv/execute_to_memory_PC [19])
  );
  FDE   \VexRiscv/execute_to_memory_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [18]),
    .Q(\VexRiscv/execute_to_memory_PC [18])
  );
  FDE   \VexRiscv/execute_to_memory_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [17]),
    .Q(\VexRiscv/execute_to_memory_PC [17])
  );
  FDE   \VexRiscv/execute_to_memory_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [16]),
    .Q(\VexRiscv/execute_to_memory_PC [16])
  );
  FDE   \VexRiscv/execute_to_memory_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [15]),
    .Q(\VexRiscv/execute_to_memory_PC [15])
  );
  FDE   \VexRiscv/execute_to_memory_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [14]),
    .Q(\VexRiscv/execute_to_memory_PC [14])
  );
  FDE   \VexRiscv/execute_to_memory_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [13]),
    .Q(\VexRiscv/execute_to_memory_PC [13])
  );
  FDE   \VexRiscv/execute_to_memory_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [12]),
    .Q(\VexRiscv/execute_to_memory_PC [12])
  );
  FDE   \VexRiscv/execute_to_memory_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [11]),
    .Q(\VexRiscv/execute_to_memory_PC [11])
  );
  FDE   \VexRiscv/execute_to_memory_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [10]),
    .Q(\VexRiscv/execute_to_memory_PC [10])
  );
  FDE   \VexRiscv/execute_to_memory_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [9]),
    .Q(\VexRiscv/execute_to_memory_PC [9])
  );
  FDE   \VexRiscv/execute_to_memory_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [8]),
    .Q(\VexRiscv/execute_to_memory_PC [8])
  );
  FDE   \VexRiscv/execute_to_memory_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [7]),
    .Q(\VexRiscv/execute_to_memory_PC [7])
  );
  FDE   \VexRiscv/execute_to_memory_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [6]),
    .Q(\VexRiscv/execute_to_memory_PC [6])
  );
  FDE   \VexRiscv/execute_to_memory_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [5]),
    .Q(\VexRiscv/execute_to_memory_PC [5])
  );
  FDE   \VexRiscv/execute_to_memory_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [4]),
    .Q(\VexRiscv/execute_to_memory_PC [4])
  );
  FDE   \VexRiscv/execute_to_memory_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [3]),
    .Q(\VexRiscv/execute_to_memory_PC [3])
  );
  FDE   \VexRiscv/execute_to_memory_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [2]),
    .Q(\VexRiscv/execute_to_memory_PC [2])
  );
  FDR   \VexRiscv/writeBack_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1910_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/writeBack_arbitration_isValid_8561 )
  );
  FD   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 ),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8604 )
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 )
  );
  FD   \VexRiscv/memory_to_writeBack_ENV_CTRL_0  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_ENV_CTRL_0_8069 ),
    .Q(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_IS_MUL_8029 ),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_8028 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8062 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 )
  );
  FDE   \VexRiscv/execute_to_memory_ALIGNEMENT_FAULT  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .Q(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 )
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_DO  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_31__7206 ),
    .Q(\VexRiscv/execute_to_memory_BRANCH_DO_8068 )
  );
  FDE   \VexRiscv/execute_to_memory_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_ENV_CTRL_0_8070 ),
    .Q(\VexRiscv/execute_to_memory_ENV_CTRL_0_8069 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_IS_DIV_8072 ),
    .Q(\VexRiscv/execute_to_memory_IS_DIV_8071 )
  );
  FDE   \VexRiscv/decode_to_execute_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [31]),
    .Q(\VexRiscv/decode_to_execute_PC [31])
  );
  FDE   \VexRiscv/decode_to_execute_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [30]),
    .Q(\VexRiscv/decode_to_execute_PC [30])
  );
  FDE   \VexRiscv/decode_to_execute_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [29]),
    .Q(\VexRiscv/decode_to_execute_PC [29])
  );
  FDE   \VexRiscv/decode_to_execute_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [28]),
    .Q(\VexRiscv/decode_to_execute_PC [28])
  );
  FDE   \VexRiscv/decode_to_execute_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [27]),
    .Q(\VexRiscv/decode_to_execute_PC [27])
  );
  FDE   \VexRiscv/decode_to_execute_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [26]),
    .Q(\VexRiscv/decode_to_execute_PC [26])
  );
  FDE   \VexRiscv/decode_to_execute_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [25]),
    .Q(\VexRiscv/decode_to_execute_PC [25])
  );
  FDE   \VexRiscv/decode_to_execute_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [24]),
    .Q(\VexRiscv/decode_to_execute_PC [24])
  );
  FDE   \VexRiscv/decode_to_execute_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [23]),
    .Q(\VexRiscv/decode_to_execute_PC [23])
  );
  FDE   \VexRiscv/decode_to_execute_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [22]),
    .Q(\VexRiscv/decode_to_execute_PC [22])
  );
  FDE   \VexRiscv/decode_to_execute_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [21]),
    .Q(\VexRiscv/decode_to_execute_PC [21])
  );
  FDE   \VexRiscv/decode_to_execute_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [20]),
    .Q(\VexRiscv/decode_to_execute_PC [20])
  );
  FDE   \VexRiscv/decode_to_execute_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [19]),
    .Q(\VexRiscv/decode_to_execute_PC [19])
  );
  FDE   \VexRiscv/decode_to_execute_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [18]),
    .Q(\VexRiscv/decode_to_execute_PC [18])
  );
  FDE   \VexRiscv/decode_to_execute_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [17]),
    .Q(\VexRiscv/decode_to_execute_PC [17])
  );
  FDE   \VexRiscv/decode_to_execute_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [16]),
    .Q(\VexRiscv/decode_to_execute_PC [16])
  );
  FDE   \VexRiscv/decode_to_execute_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [15]),
    .Q(\VexRiscv/decode_to_execute_PC [15])
  );
  FDE   \VexRiscv/decode_to_execute_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [14]),
    .Q(\VexRiscv/decode_to_execute_PC [14])
  );
  FDE   \VexRiscv/decode_to_execute_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [13]),
    .Q(\VexRiscv/decode_to_execute_PC [13])
  );
  FDE   \VexRiscv/decode_to_execute_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [12]),
    .Q(\VexRiscv/decode_to_execute_PC [12])
  );
  FDE   \VexRiscv/decode_to_execute_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [11]),
    .Q(\VexRiscv/decode_to_execute_PC [11])
  );
  FDE   \VexRiscv/decode_to_execute_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [10]),
    .Q(\VexRiscv/decode_to_execute_PC [10])
  );
  FDE   \VexRiscv/decode_to_execute_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [9]),
    .Q(\VexRiscv/decode_to_execute_PC [9])
  );
  FDE   \VexRiscv/decode_to_execute_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [8]),
    .Q(\VexRiscv/decode_to_execute_PC [8])
  );
  FDE   \VexRiscv/decode_to_execute_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [7]),
    .Q(\VexRiscv/decode_to_execute_PC [7])
  );
  FDE   \VexRiscv/decode_to_execute_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [6]),
    .Q(\VexRiscv/decode_to_execute_PC [6])
  );
  FDE   \VexRiscv/decode_to_execute_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [5]),
    .Q(\VexRiscv/decode_to_execute_PC [5])
  );
  FDE   \VexRiscv/decode_to_execute_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [4]),
    .Q(\VexRiscv/decode_to_execute_PC [4])
  );
  FDE   \VexRiscv/decode_to_execute_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [3]),
    .Q(\VexRiscv/decode_to_execute_PC [3])
  );
  FDE   \VexRiscv/decode_to_execute_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [2]),
    .Q(\VexRiscv/decode_to_execute_PC [2])
  );
  FDE   \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8228 ),
    .Q(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8227 )
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0])
  );
  FD   \VexRiscv/memory_MulDivIterativePlugin_rs1_32  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<32> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7869 )
  );
  FD   \VexRiscv/memory_MulDivIterativePlugin_rs1_31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<31> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 )
  );
  FD   \VexRiscv/_zz_324__31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<30> ),
    .Q(\VexRiscv/_zz_324__31_7867 )
  );
  FD   \VexRiscv/_zz_324__30  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<29> ),
    .Q(\VexRiscv/_zz_324__30_7866 )
  );
  FD   \VexRiscv/_zz_324__29  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<28> ),
    .Q(\VexRiscv/_zz_324__29_7865 )
  );
  FD   \VexRiscv/_zz_324__28  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<27> ),
    .Q(\VexRiscv/_zz_324__28_7864 )
  );
  FD   \VexRiscv/_zz_324__27  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<26> ),
    .Q(\VexRiscv/_zz_324__27_7863 )
  );
  FD   \VexRiscv/_zz_324__26  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<25> ),
    .Q(\VexRiscv/_zz_324__26_7862 )
  );
  FD   \VexRiscv/_zz_324__25  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<24> ),
    .Q(\VexRiscv/_zz_324__25_7861 )
  );
  FD   \VexRiscv/_zz_324__24  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<23> ),
    .Q(\VexRiscv/_zz_324__24_7860 )
  );
  FD   \VexRiscv/_zz_324__23  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<22> ),
    .Q(\VexRiscv/_zz_324__23_7859 )
  );
  FD   \VexRiscv/_zz_324__22  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<21> ),
    .Q(\VexRiscv/_zz_324__22_7858 )
  );
  FD   \VexRiscv/_zz_324__21  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<20> ),
    .Q(\VexRiscv/_zz_324__21_7857 )
  );
  FD   \VexRiscv/_zz_324__20  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<19> ),
    .Q(\VexRiscv/_zz_324__20_7856 )
  );
  FD   \VexRiscv/_zz_324__19  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<18> ),
    .Q(\VexRiscv/_zz_324__19_7855 )
  );
  FD   \VexRiscv/_zz_324__18  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<17> ),
    .Q(\VexRiscv/_zz_324__18_7854 )
  );
  FD   \VexRiscv/_zz_324__17  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<16> ),
    .Q(\VexRiscv/_zz_324__17_7853 )
  );
  FD   \VexRiscv/_zz_324__16  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<15> ),
    .Q(\VexRiscv/_zz_324__16_7852 )
  );
  FD   \VexRiscv/_zz_324__15  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<14> ),
    .Q(\VexRiscv/_zz_324__15_7851 )
  );
  FD   \VexRiscv/_zz_324__14  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<13> ),
    .Q(\VexRiscv/_zz_324__14_7850 )
  );
  FD   \VexRiscv/_zz_324__13  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<12> ),
    .Q(\VexRiscv/_zz_324__13_7849 )
  );
  FD   \VexRiscv/_zz_324__12  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<11> ),
    .Q(\VexRiscv/_zz_324__12_7848 )
  );
  FD   \VexRiscv/_zz_324__11  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<10> ),
    .Q(\VexRiscv/_zz_324__11_7847 )
  );
  FD   \VexRiscv/_zz_324__10  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<9> ),
    .Q(\VexRiscv/_zz_324__10_7846 )
  );
  FD   \VexRiscv/_zz_324__9  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<8> ),
    .Q(\VexRiscv/_zz_324__9_7845 )
  );
  FD   \VexRiscv/_zz_324__8  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<7> ),
    .Q(\VexRiscv/_zz_324__8_7844 )
  );
  FD   \VexRiscv/_zz_324__7  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<6> ),
    .Q(\VexRiscv/_zz_324__7_7843 )
  );
  FD   \VexRiscv/_zz_324__6  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<5> ),
    .Q(\VexRiscv/_zz_324__6_7842 )
  );
  FD   \VexRiscv/_zz_324__5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<4> ),
    .Q(\VexRiscv/_zz_324__5_7841 )
  );
  FD   \VexRiscv/_zz_324__4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<3> ),
    .Q(\VexRiscv/_zz_324__4_7840 )
  );
  FD   \VexRiscv/_zz_324__3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<2> ),
    .Q(\VexRiscv/_zz_324__3_7839 )
  );
  FD   \VexRiscv/_zz_324__2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<1> ),
    .Q(\VexRiscv/_zz_324__2_7838 )
  );
  FD   \VexRiscv/_zz_324__1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<0> ),
    .Q(\VexRiscv/_zz_324__1_7837 )
  );
  FDE   \VexRiscv/_zz_163__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .Q(\VexRiscv/_zz_163_ [4])
  );
  FDE   \VexRiscv/_zz_163__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .Q(\VexRiscv/_zz_163_ [3])
  );
  FDE   \VexRiscv/_zz_163__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .Q(\VexRiscv/_zz_163_ [2])
  );
  FDE   \VexRiscv/_zz_163__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .Q(\VexRiscv/_zz_163_ [1])
  );
  FDE   \VexRiscv/_zz_163__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .Q(\VexRiscv/_zz_163_ [0])
  );
  FDE   \VexRiscv/_zz_117__31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .Q(\VexRiscv/_zz_117_ [31])
  );
  FDE   \VexRiscv/_zz_117__30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .Q(\VexRiscv/_zz_117_ [30])
  );
  FDE   \VexRiscv/_zz_117__29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .Q(\VexRiscv/_zz_117_ [29])
  );
  FDE   \VexRiscv/_zz_117__28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .Q(\VexRiscv/_zz_117_ [28])
  );
  FDE   \VexRiscv/_zz_117__27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .Q(\VexRiscv/_zz_117_ [27])
  );
  FDE   \VexRiscv/_zz_117__26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .Q(\VexRiscv/_zz_117_ [26])
  );
  FDE   \VexRiscv/_zz_117__25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .Q(\VexRiscv/_zz_117_ [25])
  );
  FDE   \VexRiscv/_zz_117__24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .Q(\VexRiscv/_zz_117_ [24])
  );
  FDE   \VexRiscv/_zz_117__23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .Q(\VexRiscv/_zz_117_ [23])
  );
  FDE   \VexRiscv/_zz_117__22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .Q(\VexRiscv/_zz_117_ [22])
  );
  FDE   \VexRiscv/_zz_117__21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .Q(\VexRiscv/_zz_117_ [21])
  );
  FDE   \VexRiscv/_zz_117__20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .Q(\VexRiscv/_zz_117_ [20])
  );
  FDE   \VexRiscv/_zz_117__19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .Q(\VexRiscv/_zz_117_ [19])
  );
  FDE   \VexRiscv/_zz_117__18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .Q(\VexRiscv/_zz_117_ [18])
  );
  FDE   \VexRiscv/_zz_117__17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .Q(\VexRiscv/_zz_117_ [17])
  );
  FDE   \VexRiscv/_zz_117__16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .Q(\VexRiscv/_zz_117_ [16])
  );
  FDE   \VexRiscv/_zz_117__15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .Q(\VexRiscv/_zz_117_ [15])
  );
  FDE   \VexRiscv/_zz_117__14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .Q(\VexRiscv/_zz_117_ [14])
  );
  FDE   \VexRiscv/_zz_117__13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .Q(\VexRiscv/_zz_117_ [13])
  );
  FDE   \VexRiscv/_zz_117__12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .Q(\VexRiscv/_zz_117_ [12])
  );
  FDE   \VexRiscv/_zz_117__11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .Q(\VexRiscv/_zz_117_ [11])
  );
  FDE   \VexRiscv/_zz_117__10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .Q(\VexRiscv/_zz_117_ [10])
  );
  FDE   \VexRiscv/_zz_117__9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .Q(\VexRiscv/_zz_117_ [9])
  );
  FDE   \VexRiscv/_zz_117__8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .Q(\VexRiscv/_zz_117_ [8])
  );
  FDE   \VexRiscv/_zz_117__7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .Q(\VexRiscv/_zz_117_ [7])
  );
  FDE   \VexRiscv/_zz_117__6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .Q(\VexRiscv/_zz_117_ [6])
  );
  FDE   \VexRiscv/_zz_117__5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .Q(\VexRiscv/_zz_117_ [5])
  );
  FDE   \VexRiscv/_zz_117__4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .Q(\VexRiscv/_zz_117_ [4])
  );
  FDE   \VexRiscv/_zz_117__3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .Q(\VexRiscv/_zz_117_ [3])
  );
  FDE   \VexRiscv/_zz_117__2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .Q(\VexRiscv/_zz_117_ [2])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1890_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8568 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2])
  );
  FDE   \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .Q(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_29  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[29] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_28  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[28] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_14  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[14] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_13  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_12  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_11  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_10  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_9  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_8  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_7  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] )
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1891_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 )
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0])
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[29] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[28] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[14] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[13] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[12] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[11] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[10] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[9] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[8] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[7] )
  );
  FDS   \VexRiscv/dBus_cmd_halfPipe_regs_ready  (
    .C(sys_clk),
    .D(\VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1922_o ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 )
  );
  FDR   \VexRiscv/CsrPlugin_hadException  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_hadException_8564 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1879_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8570 )
  );
  FDR   \VexRiscv/_zz_108_  (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_108__8611 )
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [31]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [30]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [29]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [28]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [27]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [26]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [25]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [24]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [23]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [22]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [21]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [20]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [19]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [18]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [17]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [16]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [15]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [14]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [11]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [10]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [9]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/_zz_130_ [8]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [7]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [6]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [5]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [4]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [3]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [2]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [1]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .D(\VexRiscv/decode_to_execute_RS2 [0]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [31])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [30])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [29])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [28])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [27])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [26])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [25])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [24])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [23])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [22])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [21])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [20])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [19])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [18])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [17])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [16])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [15])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [14])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [13])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [12])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [11])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [10])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [9])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [8])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [7])
  );
  FDE   \VexRiscv/decode_to_execute_IS_RS1_SIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_464_ ),
    .Q(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_8025 )
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_136_ [28]),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_136_ [27]),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_IS_MUL  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_383_ ),
    .Q(\VexRiscv/decode_to_execute_IS_MUL_8029 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_452_ ),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_385_ ),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_386_ ),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_28_ ),
    .Q(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8058 )
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_409_ [11]),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_422_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_435_ ),
    .Q(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8062 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_RS2_SIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_454_ [2]),
    .Q(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_136_ [29]),
    .Q(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_136_ [26]),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_360_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_408_ ),
    .Q(\VexRiscv/decode_to_execute_ENV_CTRL_0_8070 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_393_ ),
    .Q(\VexRiscv/decode_to_execute_IS_DIV_8072 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_CSR  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_396_ ),
    .Q(\VexRiscv/decode_to_execute_IS_CSR_8104 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8228 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_46_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 )
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_438_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_450_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_437_ ),
    .Q(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8236 )
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_needRevert  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 )
  );
  FDE   \VexRiscv/CsrPlugin_mcause_interrupt  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_236__7819 ),
    .D(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2018_o ),
    .Q(\VexRiscv/CsrPlugin_mcause_interrupt_8370 )
  );
  FDE   \VexRiscv/_zz_164__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [31]),
    .Q(\VexRiscv/_zz_164_ [31])
  );
  FDE   \VexRiscv/_zz_164__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [30]),
    .Q(\VexRiscv/_zz_164_ [30])
  );
  FDE   \VexRiscv/_zz_164__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [29]),
    .Q(\VexRiscv/_zz_164_ [29])
  );
  FDE   \VexRiscv/_zz_164__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [28]),
    .Q(\VexRiscv/_zz_164_ [28])
  );
  FDE   \VexRiscv/_zz_164__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [27]),
    .Q(\VexRiscv/_zz_164_ [27])
  );
  FDE   \VexRiscv/_zz_164__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [26]),
    .Q(\VexRiscv/_zz_164_ [26])
  );
  FDE   \VexRiscv/_zz_164__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [25]),
    .Q(\VexRiscv/_zz_164_ [25])
  );
  FDE   \VexRiscv/_zz_164__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [24]),
    .Q(\VexRiscv/_zz_164_ [24])
  );
  FDE   \VexRiscv/_zz_164__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [23]),
    .Q(\VexRiscv/_zz_164_ [23])
  );
  FDE   \VexRiscv/_zz_164__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [22]),
    .Q(\VexRiscv/_zz_164_ [22])
  );
  FDE   \VexRiscv/_zz_164__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [21]),
    .Q(\VexRiscv/_zz_164_ [21])
  );
  FDE   \VexRiscv/_zz_164__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [20]),
    .Q(\VexRiscv/_zz_164_ [20])
  );
  FDE   \VexRiscv/_zz_164__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [19]),
    .Q(\VexRiscv/_zz_164_ [19])
  );
  FDE   \VexRiscv/_zz_164__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [18]),
    .Q(\VexRiscv/_zz_164_ [18])
  );
  FDE   \VexRiscv/_zz_164__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [17]),
    .Q(\VexRiscv/_zz_164_ [17])
  );
  FDE   \VexRiscv/_zz_164__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [16]),
    .Q(\VexRiscv/_zz_164_ [16])
  );
  FDE   \VexRiscv/_zz_164__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [15]),
    .Q(\VexRiscv/_zz_164_ [15])
  );
  FDE   \VexRiscv/_zz_164__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [14]),
    .Q(\VexRiscv/_zz_164_ [14])
  );
  FDE   \VexRiscv/_zz_164__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [13]),
    .Q(\VexRiscv/_zz_164_ [13])
  );
  FDE   \VexRiscv/_zz_164__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [12]),
    .Q(\VexRiscv/_zz_164_ [12])
  );
  FDE   \VexRiscv/_zz_164__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [11]),
    .Q(\VexRiscv/_zz_164_ [11])
  );
  FDE   \VexRiscv/_zz_164__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [10]),
    .Q(\VexRiscv/_zz_164_ [10])
  );
  FDE   \VexRiscv/_zz_164__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [9]),
    .Q(\VexRiscv/_zz_164_ [9])
  );
  FDE   \VexRiscv/_zz_164__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [8]),
    .Q(\VexRiscv/_zz_164_ [8])
  );
  FDE   \VexRiscv/_zz_164__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [7]),
    .Q(\VexRiscv/_zz_164_ [7])
  );
  FDE   \VexRiscv/_zz_164__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [6]),
    .Q(\VexRiscv/_zz_164_ [6])
  );
  FDE   \VexRiscv/_zz_164__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [5]),
    .Q(\VexRiscv/_zz_164_ [5])
  );
  FDE   \VexRiscv/_zz_164__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [4]),
    .Q(\VexRiscv/_zz_164_ [4])
  );
  FDE   \VexRiscv/_zz_164__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [3]),
    .Q(\VexRiscv/_zz_164_ [3])
  );
  FDE   \VexRiscv/_zz_164__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [2]),
    .Q(\VexRiscv/_zz_164_ [2])
  );
  FDE   \VexRiscv/_zz_164__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [1]),
    .Q(\VexRiscv/_zz_164_ [1])
  );
  FDE   \VexRiscv/_zz_164__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_161_ ),
    .D(\VexRiscv/_zz_79_ [0]),
    .Q(\VexRiscv/_zz_164_ [0])
  );
  FD   \VexRiscv/_zz_150_  (
    .C(sys_clk),
    .D(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_150__8610 )
  );
  FD   \VexRiscv/externalInterruptArray_regNext_1  (
    .C(sys_clk),
    .D(suart_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [1])
  );
  FD   \VexRiscv/externalInterruptArray_regNext_0  (
    .C(sys_clk),
    .D(basesoc_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [0])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[31]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[30]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[29]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[28]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[27]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[26]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[25]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[24]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[23]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[22]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[21]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[20]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[19]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[18]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[17]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[16]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[15]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[14]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[13]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[12]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[11]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[10]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[9]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[8]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[7]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[6]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[5]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[4]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[3]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[2]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[1]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[0]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0])
  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<6>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8791 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8790 )
,
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [22]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8790 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8793 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8792 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8791 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8792 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8795 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8794 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8793 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8794 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8797 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8796 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8795 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8796 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8799 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8798 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8797 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8798 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8801 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8800 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8799 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8800 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8802 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8801 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8802 )

  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [6]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [5]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [4]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [3]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [2]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [1]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [0]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_204__8518 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_204__8518 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_204__8518 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0])
  );
  FD   \VexRiscv/IBusCachedPlugin_cache/_zz_3_  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/_zz_3__8870 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [31]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [30]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [29]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [28]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [27]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [26]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [25]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [14]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [13]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [12]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [11]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [10]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [9]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [8]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [7]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [6]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [5]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_irq1 (
    .I0(basesoc_zero_pending_2286),
    .I1(basesoc_eventmanager_storage_full_2270),
    .O(basesoc_irq)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \spiflash_i1[1]_GND_1_o_equal_1703_o<1>1  (
    .I0(spiflash_clk_5512),
    .I1(opsis_i2c_samp_carry_5511),
    .O(\spiflash_i1[1]_GND_1_o_equal_1703_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(suart_tx_trigger)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  suart_irq1 (
    .I0(suart_tx_pending_2291),
    .I1(suart_eventmanager_storage_full[0]),
    .I2(suart_rx_pending_2292),
    .I3(suart_eventmanager_storage_full[1]),
    .O(suart_irq)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0594<3>1  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(n0594)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10724_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n10724_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10734_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n10734_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10744_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n10744_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10754_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n10754_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10764_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .O(_n10764_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10774_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .O(_n10774_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10784_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .O(_n10784_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10794_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .O(_n10794_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10806_inv1 (
    .I0(basesoc_sdram_twtrcon_ready_2347),
    .I1(basesoc_sdram_twtrcon_count[2]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(basesoc_sdram_twtrcon_count[0]),
    .O(_n10806_inv)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \opsisi2c_state__n10926<1>1  (
    .I0(opsisi2c_state_FSM_FFd4_1296),
    .I1(opsisi2c_state_FSM_FFd3_1295),
    .I2(opsisi2c_state_FSM_FFd2_1294),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  _n10814_inv1 (
    .I0(_n108141),
    .I1(front_panel_switches_inv),
    .O(_n10814_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_5115),
    .I1(cache_state_FSM_FFd2_5116),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1246),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[9]),
    .I2(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[8]),
    .I2(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[7]),
    .I2(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[6]),
    .I2(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[5]),
    .I2(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[4]),
    .I2(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[3]),
    .I2(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[2]),
    .I2(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[1]),
    .I2(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[13]),
    .I2(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[12]),
    .I2(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[11]),
    .I2(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[10]),
    .I2(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[0]),
    .I2(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[2]),
    .I2(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[1]),
    .I2(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[0]),
    .I2(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddram_cas_n_BRB0_10123),
    .I1(N502),
    .I2(N503),
    .O(ddram_ras_n_OBUF_229)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddram_cas_n_BRB0_10123),
    .I1(N505),
    .I2(N506),
    .O(ddram_we_n_OBUF_231)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata_valid_1065),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44301 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(rhs_array_muxed44[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44291 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10]),
    .O(rhs_array_muxed44[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44281 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9]),
    .O(rhs_array_muxed44[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44271 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8]),
    .O(rhs_array_muxed44[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44261 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7]),
    .O(rhs_array_muxed44[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44251 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .O(rhs_array_muxed44[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44241 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5]),
    .O(rhs_array_muxed44[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44231 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/_zz_203_ [2]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4]),
    .O(rhs_array_muxed44[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44221 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [31]),
    .O(rhs_array_muxed44[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44211 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .O(rhs_array_muxed44[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44201 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .O(rhs_array_muxed44[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44191 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .O(rhs_array_muxed44[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44181 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [27]),
    .O(rhs_array_muxed44[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44171 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [26]),
    .O(rhs_array_muxed44[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44161 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [25]),
    .O(rhs_array_muxed44[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44151 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24]),
    .O(rhs_array_muxed44[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44141 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [23]),
    .O(rhs_array_muxed44[21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44131 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [22]),
    .O(rhs_array_muxed44[20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44121 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/_zz_203_ [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .O(rhs_array_muxed44[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44111 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [21]),
    .O(rhs_array_muxed44[19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44101 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [20]),
    .O(rhs_array_muxed44[18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4491 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [19]),
    .O(rhs_array_muxed44[17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4481 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [18]),
    .O(rhs_array_muxed44[16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4471 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [17]),
    .O(rhs_array_muxed44[15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4461 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [16]),
    .O(rhs_array_muxed44[14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4451 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [15]),
    .O(rhs_array_muxed44[13])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4441 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I2(basesoc_grant_2348),
    .O(rhs_array_muxed44[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4431 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(basesoc_grant_2348),
    .O(rhs_array_muxed44[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4421 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(rhs_array_muxed44[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4411 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/_zz_203_ [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .O(rhs_array_muxed44[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1130),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_clk_5512),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_3052)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2199),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2199),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_cs_n_2296),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_3071)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>22 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>21 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>27 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>28 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT321  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT311  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT301  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT291  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT281  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT271  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT261  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT251  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT241  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT231  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT221  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT211  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT201  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT191  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT181  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT171  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT161  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT151  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT141  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT131  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT111  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT101  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT91  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT81  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT71  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT61  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT51  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT41  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT31  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT21  (
    .I0(suart_tx_busy_2288),
    .I1(n6117[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_748_o11 (
    .I0(suart_rx_busy_2290),
    .I1(Madd_n6121_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_748_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_737_o11 (
    .I0(suart_tx_busy_2288),
    .I1(Madd_n6117_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_737_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT321  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT311  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT301  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT291  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT281  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT271  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT261  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT251  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[31]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT241  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT231  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT221  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT211  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT201  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT191  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT181  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT171  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT161  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT151  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT141  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT131  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT111  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT101  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT91  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT81  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT71  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT61  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT51  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT41  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT31  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT21  (
    .I0(suart_rx_busy_2290),
    .I1(n6121[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45321 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(rhs_array_muxed45[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45311 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(rhs_array_muxed45[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45301 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(rhs_array_muxed45[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45291 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(rhs_array_muxed45[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45281 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(rhs_array_muxed45[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45271 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(rhs_array_muxed45[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45261 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(rhs_array_muxed45[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45251 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(rhs_array_muxed45[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45241 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(rhs_array_muxed45[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45231 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(rhs_array_muxed45[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45221 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(rhs_array_muxed45[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45211 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(rhs_array_muxed45[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45201 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(rhs_array_muxed45[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45191 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(rhs_array_muxed45[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45181 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(rhs_array_muxed45[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45171 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(rhs_array_muxed45[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45161 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(rhs_array_muxed45[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45151 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(rhs_array_muxed45[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45141 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(rhs_array_muxed45[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45131 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(rhs_array_muxed45[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45121 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(rhs_array_muxed45[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45111 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(rhs_array_muxed45[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45101 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(rhs_array_muxed45[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4591 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(rhs_array_muxed45[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4581 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(rhs_array_muxed45[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4571 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(rhs_array_muxed45[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4561 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(rhs_array_muxed45[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4551 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(rhs_array_muxed45[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4541 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(rhs_array_muxed45[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4531 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(rhs_array_muxed45[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4521 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(rhs_array_muxed45[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4511 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(rhs_array_muxed45[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT21  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2290),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2199),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1284),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2268),
    .I1(spiflash_dq_oe_2295),
    .I2(spiflash_bitbang_storage_full[3]),
    .O(spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_931),
    .I1(opsisi2c_storage_full_2199),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6111_cy<2>11  (
    .I0(opsis_i2c_samp_count_1_5513),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .O(Madd_n6111_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hEAAA ))
  _n10378_inv1 (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_cmd_ready_1205),
    .I2(basesoc_sdram_bandwidth_cmd_is_read_1206),
    .I3(basesoc_sdram_bandwidth_cmd_valid_1204),
    .O(_n10378_inv)
  );
  LUT4 #(
    .INIT ( 16'hEAAA ))
  _n10384_inv1 (
    .I0(basesoc_sdram_bandwidth_counter_23_2401),
    .I1(basesoc_sdram_bandwidth_cmd_ready_1205),
    .I2(basesoc_sdram_bandwidth_cmd_is_write_1207),
    .I3(basesoc_sdram_bandwidth_cmd_valid_1204),
    .O(_n10384_inv)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o11 (
    .I0(refresher_state_FSM_FFd1_1299),
    .I1(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In11  (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_5116),
    .I1(cache_state_FSM_FFd3_5115),
    .I2(cache_state_FSM_FFd1_1327),
    .I3(\cache_state_FSM_FFd3-In1_6030 ),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \Mcount_suart_tx_bitcount_xor<3>111  (
    .I0(suart_tx_fifo_readable_2293),
    .I1(suart_sink_ready_934),
    .I2(suart_tx_busy_2288),
    .O(\Mcount_suart_tx_bitcount_xor<3>11_6031 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  _n10191_inv1 (
    .I0(suart_tx_fifo_do_read_3829),
    .I1(suart_tx_fifo_wrport_we),
    .O(_n10191_inv)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a1011 (
    .I0(bankmachine0_state_FSM_FFd3_5125),
    .I1(bankmachine0_state_FSM_FFd2_5126),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a1011 (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(bankmachine1_state_FSM_FFd2_5121),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a1011 (
    .I0(bankmachine2_state_FSM_FFd3_5130),
    .I1(bankmachine2_state_FSM_FFd2_5131),
    .I2(bankmachine2_state_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a1011 (
    .I0(bankmachine3_state_FSM_FFd3_5135),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd1_1303),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a1011 (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(bankmachine4_state_FSM_FFd2_5141),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a1011 (
    .I0(bankmachine5_state_FSM_FFd3_5145),
    .I1(bankmachine5_state_FSM_FFd2_5146),
    .I2(bankmachine5_state_FSM_FFd1_1305),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a1011 (
    .I0(bankmachine6_state_FSM_FFd3_5150),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .I2(bankmachine6_state_FSM_FFd1_1306),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a1011 (
    .I0(bankmachine7_state_FSM_FFd3_5155),
    .I1(bankmachine7_state_FSM_FFd2_5156),
    .I2(bankmachine7_state_FSM_FFd1_1307),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  basesoc_wait11 (
    .I0(cache_state_FSM_FFd3_5115),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I2(cache_state_FSM_FFd2_5116),
    .O(basesoc_wait1)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15211 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .O(Mmux_array_muxed1521_6044)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15111 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .O(Mmux_array_muxed1511_6045)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15311 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .O(Mmux_array_muxed1531_6046)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFB ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT311  (
    .I0(spiflash_counter[6]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[3]),
    .I4(spiflash_counter[4]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31_6049 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n10133_inv1 (
    .I0(dna_cnt[0]),
    .I1(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .O(_n10133_inv)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15121 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .O(Mmux_array_muxed1512)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15221 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .O(Mmux_array_muxed1522)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  Mmux_array_muxed15321 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .O(Mmux_array_muxed1532)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In2111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In211 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In411  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In41 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1121  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1327),
    .I2(new_master_rdata_valid4_1211),
    .I3(litedramwishbone2native_state_FSM_FFd2_3040),
    .O(\Mmux_basesoc_data_port_dat_w<0>112_6070 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1021  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(cpu_reset_IBUF_1),
    .I1(_n108141),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(basesoc_sdram_bankmachine1_cmd_ready),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_port_cmd_ready91 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[0]),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o),
    .O(basesoc_port_cmd_ready9)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_status0_re),
    .I1(opsisi2c_state_FSM_FFd1_1293),
    .I2(Mmux_opsis_i2c_data_drv_stop11),
    .I3(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready12 (
    .I0(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I2(_n6660),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I2(_n6660),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAC0AA00 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAC0AA00 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAC0AA00 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAC0AA00 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECA0CC00 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECA0CC00 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(_n6660),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_ready11),
    .I4(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  inst_LPM_DECODE1111 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(inst_LPM_DECODE111_6090)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  inst_LPM_DECODE1011 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I2(basesoc_grant_2348),
    .O(inst_LPM_DECODE101_6091)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  inst_LPM_DECODE161 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(inst_LPM_DECODE16)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE011 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I2(basesoc_grant_2348),
    .O(inst_LPM_DECODE01_6093)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o11  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I2(basesoc_grant_2348),
    .O(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1_6094 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o1 (
    .I0(n0594),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  _n10224_inv11 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd3_1326),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .O(_n10224_inv1)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas121 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(basesoc_sdram_bankmachine5_row_opened_2323),
    .I2(bankmachine5_state_FSM_FFd1_1305),
    .I3(bankmachine5_state_FSM_FFd2_5146),
    .I4(bankmachine5_state_FSM_FFd3_5145),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  inst_LPM_DECODE1121 (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(inst_LPM_DECODE112)
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101010 ))
  inst_LPM_DECODE31 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE111_6090),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE112),
    .O(N5)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE71 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE111_6090),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE112),
    .O(N9)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE111 (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(inst_LPM_DECODE112),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I5(inst_LPM_DECODE111_6090),
    .O(N13)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE151 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE111_6090),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE112),
    .O(N17)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE171 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(inst_LPM_DECODE17)
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101010 ))
  inst_LPM_DECODE11 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE16),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE17),
    .O(N3)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE51 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE16),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE17),
    .O(N7)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE91 (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(inst_LPM_DECODE17),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I5(inst_LPM_DECODE16),
    .O(N11)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE131 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE16),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE17),
    .O(N15)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE1021 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(inst_LPM_DECODE102)
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101010 ))
  inst_LPM_DECODE21 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE101_6091),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE102),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE61 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE101_6091),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE102),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE101 (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(inst_LPM_DECODE102),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I5(inst_LPM_DECODE101_6091),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE141 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE101_6091),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE102),
    .O(N16)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  inst_LPM_DECODE021 (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(inst_LPM_DECODE02)
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101010 ))
  inst_LPM_DECODE01 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE01_6093),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE02),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE41 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE01_6093),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE02),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  inst_LPM_DECODE81 (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(inst_LPM_DECODE02),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I5(inst_LPM_DECODE01_6093),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE121 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I2(inst_LPM_DECODE01_6093),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I5(inst_LPM_DECODE02),
    .O(N14)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \opsisi2c_state_FSM_FFd2-In541  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsisi2c_state_FSM_FFd3_1295),
    .I2(opsisi2c_state_FSM_FFd4_1296),
    .I3(opsisi2c_state_FSM_FFd1_1293),
    .O(\opsisi2c_state_FSM_FFd2-In54_6107 )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT11  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_status0_re),
    .I1(opsisi2c_state_FSM_FFd2_1294),
    .I2(\opsisi2c_state_FSM_FFd2-In54_6107 ),
    .I3(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  _n10822_inv1 (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_status0_re),
    .I1(Mmux_opsis_i2c_data_drv_stop11),
    .I2(opsisi2c_state_FSM_FFd1_1293),
    .I3(\opsisi2c_state_FSM_FFd2-In54_6107 ),
    .I4(opsisi2c_state_FSM_FFd2_1294),
    .O(_n10822_inv)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT411  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41_6110 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_port_cmd_ready711 (
    .I0(basesoc_sdram_bankmachine5_req_lock),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .O(basesoc_port_cmd_ready71)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas131 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2308),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(bankmachine2_state_FSM_FFd1_1302),
    .I3(bankmachine2_state_FSM_FFd2_5131),
    .I4(bankmachine2_state_FSM_FFd3_5130),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_vexriscv_dbus_sel[3]),
    .I1(\Mmux_basesoc_data_port_we<0>14 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[3])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_vexriscv_dbus_sel[2]),
    .I1(\Mmux_basesoc_data_port_we<0>14 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[2])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_vexriscv_dbus_sel[1]),
    .I1(\Mmux_basesoc_data_port_we<0>14 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[1])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<10>12  (
    .I0(basesoc_vexriscv_dbus_sel[2]),
    .I1(\Mmux_basesoc_data_port_we<10>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[10])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_vexriscv_dbus_sel[1]),
    .I1(\Mmux_basesoc_data_port_we<10>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[9])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_vexriscv_dbus_sel[3]),
    .I1(\Mmux_basesoc_data_port_we<10>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[11])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(basesoc_vexriscv_dbus_sel[1]),
    .I1(\Mmux_basesoc_data_port_we<4>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[5])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(basesoc_vexriscv_dbus_sel[3]),
    .I1(\Mmux_basesoc_data_port_we<4>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[7])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(basesoc_vexriscv_dbus_sel[2]),
    .I1(\Mmux_basesoc_data_port_we<4>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[6])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_vexriscv_dbus_sel[1]),
    .I1(\Mmux_basesoc_data_port_we<12>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[13])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_vexriscv_dbus_sel[2]),
    .I1(\Mmux_basesoc_data_port_we<12>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[14])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_vexriscv_dbus_sel[3]),
    .I1(\Mmux_basesoc_data_port_we<12>11 ),
    .I2(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[15])
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mcount_dna_cnt_xor<3>111  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Mcount_dna_cnt_xor<3>11_6136 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In211_6137 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In4121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In412 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  half_rate_phy_rddata_en12 (
    .I0(basesoc_interface_we_1292),
    .I1(half_rate_phy_rddata_en111_FRB_6096),
    .O(half_rate_phy_rddata_en1_6071)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid12 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \bankmachine1_state_FSM_FFd1-In31  (
    .I0(bankmachine1_state_FSM_FFd2_5121),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2307),
    .O(\bankmachine1_state_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \bankmachine4_state_FSM_FFd1-In31  (
    .I0(bankmachine4_state_FSM_FFd2_5141),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2322),
    .O(\bankmachine4_state_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \bankmachine2_state_FSM_FFd1-In31  (
    .I0(bankmachine2_state_FSM_FFd2_5131),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2312),
    .O(\bankmachine2_state_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \bankmachine5_state_FSM_FFd1-In31  (
    .I0(bankmachine5_state_FSM_FFd2_5146),
    .I1(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2327),
    .O(\bankmachine5_state_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In51 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  GND_1_o_GND_1_o_MUX_747_o11 (
    .I0(suart_rx_busy_2290),
    .I1(suart_rx_bitcount[1]),
    .I2(suart_rx_bitcount[2]),
    .I3(suart_uart_clk_rxen_997),
    .O(GND_1_o_GND_1_o_MUX_747_o1_6149)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_747_o1 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_747_o1_6149),
    .O(GND_1_o_GND_1_o_MUX_747_o)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  Mmux_array_muxed1211321 (
    .I0(bankmachine3_state_FSM_FFd1_1303),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(Mmux_array_muxed12111_6052),
    .O(Mmux_array_muxed121132)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_port_cmd_ready722_6154),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata11011 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1209),
    .I2(litedramwishbone2native_state_FSM_FFd1_1328),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1101)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_basesoc_data_port_we<0>1211  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I2(basesoc_grant_2348),
    .O(\Mmux_basesoc_data_port_we<0>121 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \litedramwishbone2native_state_FSM_FFd1-In11  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(cache_state_FSM_FFd3_5115),
    .I2(cache_state_FSM_FFd2_5116),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In111 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o11)
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras111 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras11)
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras121 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras12)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(basesoc_sdram_bankmachine5_cmd_ready),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o12)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  _n10127_inv1 (
    .I0(_n10127_inv1_6166),
    .I1(\Mmux_basesoc_data_port_we<0>121 ),
    .I2(basesoc_counter[0]),
    .I3(basesoc_counter[1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I5(_n10127_inv2),
    .O(_n10127_inv)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid12 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid12 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h5557555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I1(bankmachine7_state_FSM_FFd1_1307),
    .I2(bankmachine7_state_FSM_FFd3_5155),
    .I3(bankmachine7_state_FSM_FFd2_5156),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10184_inv1 (
    .I0(suart_rx_busy_2290),
    .I1(suart_uart_clk_rxen_997),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10184_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11111 (
    .I0(bankmachine7_state_FSM_FFd3_5155),
    .I1(bankmachine7_state_FSM_FFd1_1307),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151),
    .I4(bankmachine7_state_FSM_FFd2_5156),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_3041),
    .I2(cache_state_FSM_FFd3_5115),
    .I3(cache_state_FSM_FFd2_5116),
    .I4(litedramwishbone2native_state_FSM_FFd2_3040),
    .I5(new_master_rdata_valid4_1211),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_suart_rx_bitcount_xor<2>11  (
    .I0(suart_rx_busy_2290),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT11  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(xilinxmultiregimpl3_regs1_24),
    .I4(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h8888008000800080 ))
  \spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1  (
    .I0(opsis_i2c_samp_carry_5511),
    .I1(spiflash_clk_5512),
    .I2(_n10127_inv2),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I4(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1_6094 ),
    .I5(_n10127_inv1_6166),
    .O(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT21  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsis_i2c_scl_r_932),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h5515 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h5515 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_ready),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_produce_xor<3>11  (
    .I0(suart_tx_fifo_produce[3]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .I3(suart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_consume_xor<3>11  (
    .I0(suart_tx_fifo_consume[3]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .I3(suart_tx_fifo_consume[2]),
    .O(\Result<3>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_produce_xor<3>11  (
    .I0(suart_rx_fifo_produce[3]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .I3(suart_rx_fifo_produce[2]),
    .O(\Result<3>7 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_consume_xor<3>11  (
    .I0(suart_rx_fifo_consume[3]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .I3(suart_rx_fifo_consume[2]),
    .O(\Result<3>8 )
  );
  LUT4 #(
    .INIT ( 16'h6466 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT21  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[1]),
    .I2(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31_6049 ),
    .I3(spiflash_counter[2]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_9_2244),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_2214),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_8_2245),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_2215),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(basesoc_sdram_dfi_p0_address[13]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2240),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_13_2210),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2241),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_12_2211),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2242),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_2212),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_10_2243),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_2213),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_9_2259),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_9_2229),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_8_2260),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_8_2230),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(phase_sel_2_10459),
    .I4(basesoc_sdram_storage_full_0_1_10457),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(basesoc_sdram_dfi_p1_address[13]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_13_2255),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2225),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_12_2256),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2226),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_11_2257),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2227),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_10_2258),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_10_2228),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(phase_sel_3_10460),
    .I4(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_11_2614),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2582),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_10_2615),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2583),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_14_2611),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2579),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_12_2613),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2581),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_13_2612),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2580),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_15_2610),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2578),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_16_2609),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2577),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_19_2606),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2574),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_17_2608),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2576),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_18_2607),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2575),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_20_2605),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2573),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_23_2602),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2570),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_21_2604),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2572),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_22_2603),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2571),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_24_2601),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2569),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_25_2600),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2568),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_28_2597),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2565),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_26_2599),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2567),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_27_2598),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2566),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_30_2595),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2563),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_29_2596),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2564),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_31_2594),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2562),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_9_2616),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2584),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2269),
    .I1(basesoc_reload_storage_full_8_2617),
    .I2(basesoc_zero_trigger_INV_286_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2585),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_suart_rx_bitcount_xor<1>11  (
    .I0(suart_rx_busy_2290),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1613_o11 (
    .I0(phase_sel_252),
    .I1(phase_sys_1032),
    .I2(phase_sys2x_253),
    .O(phase_sel_GND_1_o_MUX_1613_o)
  );
  LUT4 #(
    .INIT ( 16'h6A62 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .I3(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31_6049 ),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  suart_rx_fifo_do_read1 (
    .I0(_n101982),
    .I1(suart_rx_fifo_readable_2294),
    .I2(suart_rx_clear),
    .O(suart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2410),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2418),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2411),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2419),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5685 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Madd_n6111_xor<2>11  (
    .I0(opsis_i2c_samp_carry_5511),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_count_1_5513),
    .O(n6111[2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_suart_tx_fifo_produce_xor<2>11  (
    .I0(suart_tx_fifo_produce[0]),
    .I1(suart_tx_fifo_produce[1]),
    .I2(suart_tx_fifo_produce[2]),
    .O(\Result<2>4 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[2]),
    .O(\Result<2>2 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_suart_tx_fifo_consume_xor<2>11  (
    .I0(suart_tx_fifo_consume[0]),
    .I1(suart_tx_fifo_consume[1]),
    .I2(suart_tx_fifo_consume[2]),
    .O(\Result<2>5 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_suart_rx_fifo_produce_xor<2>11  (
    .I0(suart_rx_fifo_produce[0]),
    .I1(suart_rx_fifo_produce[1]),
    .I2(suart_rx_fifo_produce[2]),
    .O(\Result<2>7 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_suart_rx_fifo_consume_xor<2>11  (
    .I0(suart_rx_fifo_consume[0]),
    .I1(suart_rx_fifo_consume[1]),
    .I2(suart_rx_fifo_consume[2]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>27 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>28 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AFF7FFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(bankmachine3_state_FSM_FFd2_5136),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I2(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I3(bankmachine3_state_FSM_FFd3_5135),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(bankmachine3_state_FSM_FFd1_1303),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AFF7FFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(bankmachine4_state_FSM_FFd2_5141),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2322),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I3(bankmachine4_state_FSM_FFd3_5140),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(bankmachine4_state_FSM_FFd1_1304),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AFF7FFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(bankmachine0_state_FSM_FFd2_5126),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I2(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I3(bankmachine0_state_FSM_FFd3_5125),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(bankmachine0_state_FSM_FFd1_1300),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AFF7FFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(bankmachine1_state_FSM_FFd2_5121),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2307),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I3(bankmachine1_state_FSM_FFd3_5120),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(bankmachine1_state_FSM_FFd1_1301),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  SF2021 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(dna_status[14]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[6]),
    .I4(dna_status[38]),
    .I5(\basesoc_interface_adr[1] ),
    .O(SF202)
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  SF2031 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(dna_status[13]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[5]),
    .I4(dna_status[37]),
    .I5(\basesoc_interface_adr[1] ),
    .O(SF203)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras101 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10)
  );
  LUT5 #(
    .INIT ( 32'h5557FFFF ))
  array_muxed18_INV_392_o11 (
    .I0(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I1(basesoc_sdram_trrdcon_ready_2346),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(rhs_array_muxed0),
    .O(array_muxed18_INV_392_o1_6182)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_suart_rx_bitcount_xor<3>11  (
    .I0(suart_rx_busy_2290),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .I4(suart_rx_bitcount[2]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(\Mcount_suart_tx_bitcount_xor<3>11_6031 ),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  SF19511 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(SF1951)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid11 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In221  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4111  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In411 )
  );
  LUT6 #(
    .INIT ( 64'h95D5D595FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 )
  );
  LUT6 #(
    .INIT ( 64'hDF80DF80DF80CC80 ))
  \basesoc_sdram_choose_req_valids<5>1  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In31 ),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I4(multiplexer_state_FSM_FFd2_1325),
    .I5(multiplexer_state_FSM_FFd1_1324),
    .O(\basesoc_sdram_choose_req_valids[5] )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFF005400FC00 ))
  \basesoc_sdram_choose_req_valids<1>1  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I4(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .O(\basesoc_sdram_choose_req_valids[1] )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_dqi[0]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[3]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[2]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[1]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[0]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_dqi[3]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_dqi[2]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEA2AFFFF ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_dqi[1]),
    .I4(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 ),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT31  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsis_i2c_scl_r_932),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF7FFF2A ))
  array_muxed18_INV_392_o1 (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4),
    .I2(rhs_array_muxed6),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(array_muxed18_INV_392_o1_6182),
    .I5(multiplexer_state_FSM_FFd1_1324),
    .O(array_muxed18_INV_392_o)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000008 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In311  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0008000400000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10271_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10271_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10289_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .O(_n10289_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10325_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10325_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10343_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .O(_n10343_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10361_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10361_inv)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT51  (
    .I0(basesoc_sdram_generator_counter[4]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT41  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsis_i2c_scl_r_932),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h7878787878707878 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT31  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[4]),
    .I4(basesoc_sdram_generator_counter[5]),
    .I5(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I4(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3957),
    .I1(cache_state_FSM_FFd1_1327),
    .I2(cache_state_FSM_FFd2_5116),
    .I3(cache_state_FSM_FFd3_5115),
    .I4(litedramwishbone2native_state_FSM_FFd3_3041),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas151 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(bankmachine0_state_FSM_FFd2_5126),
    .I4(basesoc_sdram_bankmachine0_row_opened_2298),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(bankmachine1_state_FSM_FFd2_5121),
    .I4(basesoc_sdram_bankmachine1_row_opened_2303),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14)
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  Mmux_array_muxed1211331 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I2(bankmachine2_state_FSM_FFd1_1302),
    .I3(\bankmachine2_state_FSM_FFd1-In3 ),
    .I4(bankmachine2_state_FSM_FFd3_5130),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(Mmux_array_muxed121133)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas161 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(bankmachine4_state_FSM_FFd2_5141),
    .I4(basesoc_sdram_bankmachine4_row_opened_2318),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd3_5135),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_row_opened_2313),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_port_cmd_ready7211_6171),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_port_cmd_ready5111_6192),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \bankmachine6_state_FSM_FFd1-In21  (
    .I0(bankmachine6_state_FSM_FFd1_1306),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .I2(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2332),
    .O(\bankmachine6_state_FSM_FFd1-In2 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras141 (
    .I0(bankmachine6_state_FSM_FFd1_1306),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2332),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \bankmachine7_state_FSM_FFd1-In21  (
    .I0(bankmachine7_state_FSM_FFd1_1307),
    .I1(bankmachine7_state_FSM_FFd2_5156),
    .I2(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2337),
    .O(\bankmachine7_state_FSM_FFd1-In2 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras171 (
    .I0(bankmachine7_state_FSM_FFd1_1307),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2337),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas171 (
    .I0(basesoc_sdram_bankmachine6_row_hit),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd3_5150),
    .I4(basesoc_sdram_bankmachine6_row_opened_2328),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas181 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd1_1307),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd3_5155),
    .I4(basesoc_sdram_bankmachine7_row_opened_2333),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18)
  );
  LUT6 #(
    .INIT ( 64'h8885888088808885 ))
  \basesoc_sdram_choose_req_valids<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(\basesoc_sdram_choose_req_valids[7] )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFB ))
  suart_tx_fifo_wrport_we11 (
    .I0(suart_tx_fifo_level0[1]),
    .I1(suart_tx_fifo_level0[4]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(suart_tx_fifo_level0[0]),
    .O(suart_tx_fifo_wrport_we1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  _n1019821 (
    .I0(suart_rx_fifo_level0[0]),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .O(_n101982)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_966),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000008 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o211)
  );
  LUT5 #(
    .INIT ( 32'h56545456 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In21  (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_6051 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT211  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[12] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  half_rate_phy_rddata_en111 (
    .I0(rhs_array_muxed44[12]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[13]),
    .I4(rhs_array_muxed44[11]),
    .O(N442)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re11 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re11 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re1)
  );
  LUT6 #(
    .INIT ( 64'h0404040404000404 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT11  (
    .I0(opsis_i2c_counter[0]),
    .I1(opsis_i2c_scl_i_1469),
    .I2(opsis_i2c_scl_r_932),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \opsisi2c_state_FSM_FFd4-In111  (
    .I0(opsis_i2c_counter[3]),
    .I1(opsis_i2c_counter[2]),
    .I2(opsis_i2c_counter[1]),
    .I3(opsis_i2c_counter[0]),
    .O(\opsisi2c_state_FSM_FFd4-In11_6034 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(basesoc_interface_we_1292),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_update_value_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_update_value_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n1008411 (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[6]),
    .O(_n100841)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT21  (
    .I0(front_panel_leds_storage_full[1]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsisi2c_state_FSM_FFd1_1293),
    .I2(opsisi2c_state_FSM_FFd4_1296),
    .I3(opsis_i2c_scl_i_1469),
    .I4(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I5(opsisi2c_state_FSM_FFd2_1294),
    .O(opsis_i2c_data_drv_en)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  Mmux_opsis_i2c_data_drv_stop111 (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsisi2c_state_FSM_FFd2_1294),
    .I2(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I3(opsisi2c_state_FSM_FFd4_1296),
    .I4(opsis_i2c_scl_i_1469),
    .O(Mmux_opsis_i2c_data_drv_stop11)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  half_rate_phy_rddata_en2111 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(half_rate_phy_rddata_en211)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1292),
    .I2(basesoc_zero_clear1_6072),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1635_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1635_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2578_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2578_o )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd3-In311  (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsis_i2c_sda_i_1470),
    .I2(opsis_i2c_sda_r_933),
    .I3(opsis_i2c_scl_i_1469),
    .O(\opsisi2c_state_FSM_FFd3-In31_6032 )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time1_xor<3>11  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[0]),
    .O(\Result<3>19 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAA2A ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT61  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_1292),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h444444444444444F ))
  \basesoc_slave_sel<0><28>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1_6094 ),
    .I2(basesoc_grant_2348),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h44444444444444F4 ))
  \basesoc_slave_sel<4><28>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\Mmux_basesoc_data_port_we<0>121 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I5(basesoc_grant_2348),
    .O(basesoc_slave_sel[4])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_zero_clear1_6072),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_interface_we_1292),
    .O(basesoc_zero_clear)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(_n6514[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_3041),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_port_cmd_ready812_6153),
    .I4(basesoc_port_cmd_ready71),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[0]),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_sdram_bankmachine4_req_lock),
    .I4(basesoc_port_cmd_ready8111_6174),
    .I5(basesoc_port_cmd_ready71),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re21 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re2)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  sys_rst_basesoc_vexriscv_reset_OR_684_o211 (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re1_6114)
  );
  LUT5 #(
    .INIT ( 32'h98999999 ))
  _n100651 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record1_cas_n_BRB5_10239),
    .I2(half_rate_phy_record1_cas_n_BRB6_10240),
    .I3(half_rate_phy_record1_cas_n_BRB7_10241),
    .I4(half_rate_phy_record1_cas_n_BRB8_10242),
    .O(N4811)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  _n10412_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1293),
    .I1(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I2(opsisi2c_state_FSM_FFd3_1295),
    .I3(opsisi2c_state_FSM_FFd2_1294),
    .I4(opsisi2c_state_FSM_FFd4_1296),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10412_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT111  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(opsisi2c_state_FSM_FFd4_1296),
    .I2(opsisi2c_state_FSM_FFd1_1293),
    .I3(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I4(opsisi2c_state_FSM_FFd3_1295),
    .I5(opsisi2c_state_FSM_FFd2_1294),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(opsisi2c_state_FSM_FFd1_1293),
    .I1(opsisi2c_state_FSM_FFd4_1296),
    .I2(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I3(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I4(opsisi2c_state_FSM_FFd3_1295),
    .I5(opsisi2c_state_FSM_FFd2_1294),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'h8888888F88888888 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o1_6094 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h888888F888888888 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\Mmux_basesoc_data_port_we<0>121 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .O(basesoc_slave_sel[2])
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n10127_inv21 (
    .I0(basesoc_vexriscv_ibus_cyc),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .O(_n10127_inv2)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1328),
    .I2(new_master_wdata_ready1_1209),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT4 #(
    .INIT ( 16'h0777 ))
  \cache_state_FSM_FFd3-In11  (
    .I0(litedramwishbone2native_state_FSM_FFd2_3040),
    .I1(new_master_rdata_valid4_1211),
    .I2(litedramwishbone2native_state_FSM_FFd1_1328),
    .I3(new_master_wdata_ready1_1209),
    .O(\cache_state_FSM_FFd3-In1_6030 )
  );
  LUT5 #(
    .INIT ( 32'h557F7F7F ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(cache_state_FSM_FFd1_1327),
    .I1(litedramwishbone2native_state_FSM_FFd2_3040),
    .I2(new_master_rdata_valid4_1211),
    .I3(litedramwishbone2native_state_FSM_FFd1_1328),
    .I4(new_master_wdata_ready1_1209),
    .O(\Mmux_basesoc_data_port_dat_w<0>111 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_csrbankarray_csrbank0_scratch3_re11 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re1_6102)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_728_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_728_o )
  );
  LUT6 #(
    .INIT ( 64'h88808888FFFFFFFF ))
  _n10155_inv1 (
    .I0(suart_uart_clk_txen_965),
    .I1(suart_tx_busy_2288),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[3]),
    .I5(\Mcount_suart_tx_bitcount_xor<3>11_6031 ),
    .O(_n10155_inv)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_736_o111 (
    .I0(suart_uart_clk_txen_965),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_busy_2288),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_736_o11)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[4]),
    .I4(basesoc_sdram_generator_counter[5]),
    .I5(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o )
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10307_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10307_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine4_req_lock1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine4_req_lock)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_sdram_phaseinjector2_command_issue_re1 (
    .I0(basesoc_interface_adr_3_1_10456),
    .I1(basesoc_interface_adr_1_1_10451),
    .I2(basesoc_interface_adr_0_1_10455),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .O(basesoc_sdram_phaseinjector2_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT41  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT31  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21_6078 ),
    .I1(spiflash_bitbang_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank3_fx2_reset_out0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_1292),
    .I4(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .O(basesoc_csrbankarray_csrbank3_fx2_reset_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_mux_sel0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_1292),
    .I4(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .O(basesoc_csrbankarray_csrbank3_mux_sel0_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_status0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_1292),
    .I4(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_status0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \Mmux_basesoc_data_port_we<0>141  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I3(basesoc_wait1),
    .I4(\cache_state_FSM_FFd3-In3_6112 ),
    .I5(\Mmux_basesoc_data_port_we<0>121 ),
    .O(\Mmux_basesoc_data_port_we<0>14 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \Mmux_basesoc_data_port_we<4>111  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .I3(basesoc_wait1),
    .I4(\cache_state_FSM_FFd3-In3_6112 ),
    .I5(\Mmux_basesoc_data_port_we<0>121 ),
    .O(\Mmux_basesoc_data_port_we<4>11 )
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \Mmux_basesoc_data_port_we<10>111  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I3(basesoc_wait1),
    .I4(\cache_state_FSM_FFd3-In3_6112 ),
    .I5(\Mmux_basesoc_data_port_we<0>121 ),
    .O(\Mmux_basesoc_data_port_we<10>11 )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_basesoc_data_port_we<12>111  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .I3(basesoc_wait1),
    .I4(\cache_state_FSM_FFd3-In3_6112 ),
    .I5(\Mmux_basesoc_data_port_we<0>121 ),
    .O(\Mmux_basesoc_data_port_we<12>11 )
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  sys_rst_basesoc_vexriscv_reset_OR_684_o1 (
    .I0(sys_rst),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(basesoc_interface_we_1292),
    .I4(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .O(sys_rst_basesoc_vexriscv_reset_OR_684_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[3]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<3>11  (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[0]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(\Mcount_dna_cnt_xor<3>11_6136 ),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .O(\Result<6>1 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n10276_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(_n10276_inv)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras181 (
    .I0(bankmachine0_state_FSM_FFd1_1300),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid121 (
    .I0(bankmachine3_state_FSM_FFd1_1303),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_valid12)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6660<2>1  (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .O(_n6660)
  );
  LUT4 #(
    .INIT ( 16'h80EE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In21  (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed6),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(_n6660),
    .I3(rhs_array_muxed10),
    .I4(rhs_array_muxed6),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n6660),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  _n10212_inv1 (
    .I0(_n100841),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(_n10212_inv)
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o12021  (
    .I0(_n100841),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1202 )
  );
  LUT5 #(
    .INIT ( 32'h99909999 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41  (
    .I0(spiflash_counter[3]),
    .I1(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41_6110 ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(_n100841),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h9AAA9AAA8AAA9AAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT61  (
    .I0(spiflash_counter[5]),
    .I1(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41_6110 ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(_n100841),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux_writeBack_DBusSimplePlugin_rspShifted<15>11  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .O(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15])
  );
  LUT6 #(
    .INIT ( 64'h8888888828888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext41  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I5(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_lut<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [3])
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \VexRiscv/_n5189_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .O(\VexRiscv/_n5189_inv )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_626_o_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_626_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o<11>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o )
  );
  LUT6 #(
    .INIT ( 64'hDDD78882DD8288D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_xor<4>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I3(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<2> ),
    .I4(\VexRiscv/_zz_157_ [4]),
    .I5(\VexRiscv/_zz_157_ [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hA695 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_xor<3>11  (
    .I0(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<2> ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I3(\VexRiscv/_zz_157_ [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8988 ))
  \VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  \VexRiscv/_zz_438_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_438_ )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/Mmux_decode_RS11421  (
    .I0(\VexRiscv/_zz_169_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 ),
    .O(\VexRiscv/Mmux_decode_RS1142 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/Mmux_decode_RS111011  (
    .I0(\VexRiscv/_zz_170_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 ),
    .O(\VexRiscv/Mmux_decode_RS11101_6213 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_244_2611  (
    .I0(\VexRiscv/_zz_167_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8227 ),
    .O(\VexRiscv/_zz_244_261 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_244_1101  (
    .I0(\VexRiscv/_zz_168_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8227 ),
    .O(\VexRiscv/_zz_244_110 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \VexRiscv/_zz_393_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_393_ )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \VexRiscv/_zz_383_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_383_ )
  );
  LUT6 #(
    .INIT ( 64'hDFDFDF80DF80DF80 ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o111  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I1(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .I2(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I3(\VexRiscv/CsrPlugin_mstatus_MIE_7917 ),
    .I4(\VexRiscv/_zz_237_ ),
    .I5(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .O(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1916_o )
  );
  LUT6 #(
    .INIT ( 64'hFF80808000808080 ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o11  (
    .I0(\VexRiscv/_zz_237_ ),
    .I1(\VexRiscv/CsrPlugin_mstatus_MPIE_7916 ),
    .I2(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .O(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/decode_arbitration_isValid1  (
    .I0(\VexRiscv/_zz_116__7921 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I2(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_7873 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .O(\VexRiscv/decode_arbitration_isValid )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/_zz_227_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I1(\VexRiscv/_zz_116__7921 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .O(\VexRiscv/_zz_227_ )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux_IBusCachedPlugin_rsp_redoFetch11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .I2(\VexRiscv/_zz_116__7921 ),
    .O(\VexRiscv/IBusCachedPlugin_rsp_redoFetch )
  );
  LUT6 #(
    .INIT ( 64'hDDD78882DD8288D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_xor<2>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I3(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<0> ),
    .I4(\VexRiscv/_zz_157_ [2]),
    .I5(\VexRiscv/_zz_157_ [1]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDA8 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<2>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .I3(\VexRiscv/_zz_157_ [1]),
    .I4(\VexRiscv/_zz_157_ [2]),
    .I5(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<0> ),
    .O(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<2> )
  );
  LUT6 #(
    .INIT ( 64'h8888888828888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext41  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I5(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_lut<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [3])
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext31  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I3(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_lut<0> ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [2])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_386_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_386_ )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_385_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_385_ )
  );
  LUT6 #(
    .INIT ( 64'h222200022A2A0A0A ))
  \VexRiscv/_zz_136_<27>1  (
    .I0(\VexRiscv/_zz_136_<28>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_136_ [27])
  );
  LUT6 #(
    .INIT ( 64'h0A0A888800088888 ))
  \VexRiscv/_zz_46_1  (
    .I0(\VexRiscv/decode_SRC_USE_SUB_LESS_INV_506_o_6772 ),
    .I1(\VexRiscv/_zz_136_<28>1 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_46_ )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFFFFFAAA8AA ))
  \VexRiscv/_zz_453_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I5(\VexRiscv/_zz_360_ ),
    .O(\VexRiscv/_zz_453_ )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/_zz_408_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_408_ )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT91  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__18_7854 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT81  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__17_7853 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT71  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__16_7852 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT61  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__15_7851 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT51  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__14_7850 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT41  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__13_7849 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT321  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__10_7846 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT311  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__9_7845 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT301  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__8_7844 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT31  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__12_7848 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT291  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__7_7843 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT281  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__6_7842 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT271  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__5_7841 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT261  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__4_7840 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT251  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT241  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__31_7867 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT231  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__3_7839 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT221  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__30_7866 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT211  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__29_7865 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT201  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__28_7864 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT21  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__11_7847 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT191  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__27_7863 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT181  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__26_7862 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT171  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__25_7861 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT161  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__24_7860 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT151  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__23_7859 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT141  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__22_7858 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT131  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__21_7857 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT121  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__2_7838 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT111  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__20_7856 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Mmux_zz_197_[31]__zz_197_[31]_mux_64_OUT101  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8237 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/_zz_324__19_7855 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .O(\VexRiscv/zz_197_[31]__zz_197_[31]_mux_64_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_784_o<5>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_784_o )
  );
  LUT5 #(
    .INIT ( 32'h88D88888 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1892_o11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/_n5130 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1892_o )
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \VexRiscv/_zz_454_<2>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_454_ [2])
  );
  LUT6 #(
    .INIT ( 64'hD5DDDFDD80888A88 ))
  \VexRiscv/mux22411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__1_7837 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_196_ [32]),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h56 ))
  \VexRiscv/_zz_464_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_464_ )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_71  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/_zz_79_ [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<8>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [8]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/_zz_130_ [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<9>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/_zz_130_ [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<10>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [10]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/_zz_130_ [10])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<11>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/_zz_130_ [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<12>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/_zz_130_ [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<13>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/_zz_130_ [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<14>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/_zz_130_ [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_130_<15>1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/_zz_130_ [15])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_210  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/decode_to_execute_PC [10]),
    .I4(\VexRiscv/decode_to_execute_RS2 [10]),
    .O(\VexRiscv/_zz_157_ [10])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_281  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_PC [5]),
    .I4(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/_zz_157_ [5])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_291  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_PC [6]),
    .I4(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/_zz_157_ [6])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_301  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I3(\VexRiscv/decode_to_execute_PC [7]),
    .I4(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/_zz_157_ [7])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_311  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_PC [8]),
    .I4(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/_zz_157_ [8])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_321  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_PC [9]),
    .I4(\VexRiscv/decode_to_execute_RS2 [9]),
    .O(\VexRiscv/_zz_157_ [9])
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__10_7846 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__9_7845 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<9> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__9_7845 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__8_7844 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<8> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__8_7844 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__7_7843 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<7> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__7_7843 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__6_7842 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<6> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__6_7842 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__5_7841 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<5> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__5_7841 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__4_7840 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<4> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__4_7840 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__3_7839 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<3> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__31_7867 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<31> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__31_7867 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__30_7866 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<30> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__3_7839 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__2_7838 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<2> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__30_7866 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__29_7865 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<29> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__29_7865 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__28_7864 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<28> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__28_7864 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__27_7863 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<27> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__27_7863 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__26_7862 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<26> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__26_7862 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__25_7861 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<25> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__25_7861 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__24_7860 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<24> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__24_7860 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__23_7859 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<23> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__23_7859 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__22_7858 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<22> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__22_7858 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__21_7857 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<21> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__21_7857 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__20_7856 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<20> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__2_7838 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__1_7837 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<1> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__20_7856 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__19_7855 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<19> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__19_7855 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__18_7854 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<18> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__18_7854 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__17_7853 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<17> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__17_7853 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__16_7852 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<16> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__16_7852 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__15_7851 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<15> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__15_7851 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__14_7850 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<14> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__14_7850 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__13_7849 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<13> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__13_7849 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__12_7848 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<12> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__12_7848 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__11_7847 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<11> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_324__11_7847 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/_zz_324__10_7846 ),
    .I5(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<10> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux_writeBack_DBusSimplePlugin_rspShifted<7>11  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7]),
    .O(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_157_271  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_PC [4]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I5(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/_zz_157_ [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_157_261  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I3(\VexRiscv/decode_to_execute_PC [3]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I5(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/_zz_157_ [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_157_231  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_PC [2]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I5(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/_zz_157_ [2])
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \VexRiscv/_n5023<1>1321  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_396_ )
  );
  LUT4 #(
    .INIT ( 16'hB3A2 ))
  \VexRiscv/Mmux__zz_152_231  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .O(\VexRiscv/_zz_152_ [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mcount__zz_203__xor<2>11  (
    .I0(\VexRiscv/_zz_203_ [0]),
    .I1(\VexRiscv/_zz_203_ [1]),
    .I2(\VexRiscv/_zz_203_ [2]),
    .O(\VexRiscv/Result [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA8FF ))
  \VexRiscv/Mmux_dBusWishbone_SEL41  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .O(basesoc_vexriscv_dbus_sel[3])
  );
  LUT5 #(
    .INIT ( 32'h5E4EFFFF ))
  \VexRiscv/Mmux_dBusWishbone_SEL31  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_vexriscv_dbus_sel[2])
  );
  LUT6 #(
    .INIT ( 64'hBABAFFBA10105510 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT121  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10221 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10229 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10230 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10231 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10232 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<24>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [8]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [0]),
    .I4(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/_zz_130_ [24])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<25>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [9]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [1]),
    .I4(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/_zz_130_ [25])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<26>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [10]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [2]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/_zz_130_ [26])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<27>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [11]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .I4(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/_zz_130_ [27])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<28>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [4]),
    .I4(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/_zz_130_ [28])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<29>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [5]),
    .I4(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/_zz_130_ [29])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<30>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [6]),
    .I4(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/_zz_130_ [30])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_130_<31>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [15]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [7]),
    .I4(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/_zz_130_ [31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/_zz_152_ [12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_51  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/_zz_152_ [13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_61  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/_zz_152_ [14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_71  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/_zz_152_ [15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_81  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/_zz_152_ [16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_91  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .O(\VexRiscv/_zz_152_ [17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_101  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/_zz_152_ [18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_111  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/_zz_152_ [19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_131  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/_zz_152_ [20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_141  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .O(\VexRiscv/_zz_152_ [21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_151  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .O(\VexRiscv/_zz_152_ [22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_161  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .O(\VexRiscv/_zz_152_ [23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_171  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .O(\VexRiscv/_zz_152_ [24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_181  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .O(\VexRiscv/_zz_152_ [25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_191  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .O(\VexRiscv/_zz_152_ [26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_201  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .O(\VexRiscv/_zz_152_ [27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_211  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .O(\VexRiscv/_zz_152_ [28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_221  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .O(\VexRiscv/_zz_152_ [29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_241  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(\VexRiscv/_zz_152_ [30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_152_251  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .O(\VexRiscv/_zz_152_ [31])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \VexRiscv/Mmux__zz_157_110  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .O(\VexRiscv/_zz_157_ [0])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \VexRiscv/Mmux__zz_157_121  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/_zz_157_ [1])
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext51  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_cy<3> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [4])
  );
  LUT6 #(
    .INIT ( 64'h80F780D580A28080 ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src231  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src2 [11])
  );
  LUT5 #(
    .INIT ( 32'h5554FFFF ))
  \VexRiscv/Mmux_dBusWishbone_SEL21  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_vexriscv_dbus_sel[1])
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext51  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ),
    .I2(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_cy<3> ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [4])
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext61  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5]),
    .I2(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_cy<3> ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [5])
  );
  LUT5 #(
    .INIT ( 32'h20200020 ))
  \VexRiscv/_zz_409_<11>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_409_ [11])
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext61  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .I3(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_cy<3> ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [5])
  );
  LUT5 #(
    .INIT ( 32'h1FFF1F1F ))
  \VexRiscv/_n5204_inv1  (
    .I0(\VexRiscv/execute_arbitration_haltItself ),
    .I1(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I2(\VexRiscv/_n5130 ),
    .I3(\VexRiscv/decode_arbitration_isStuck ),
    .I4(\VexRiscv/_n5023 ),
    .O(\VexRiscv/_n5204_inv )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_n5023<1>1331  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/_n5023<1>133 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5023<1>1131  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .O(\VexRiscv/_n5023<1>113 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>21  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5023<1>1121  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .O(\VexRiscv/_n5023<1>112 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \VexRiscv/_n500011  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .O(\VexRiscv/_n50001 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/_zz_136_<28>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_zz_136_<28>1 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_n2566251  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/n2566 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<16>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/_zz_130_ [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<17>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [1]),
    .I2(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/_zz_130_ [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<18>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [2]),
    .I2(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/_zz_130_ [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<19>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [3]),
    .I2(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/_zz_130_ [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<20>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [4]),
    .I2(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/_zz_130_ [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<21>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [5]),
    .I2(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/_zz_130_ [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<22>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [6]),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/_zz_130_ [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_130_<23>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [7]),
    .I2(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/_zz_130_ [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_11  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .O(\VexRiscv/_zz_94_ [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_21  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(\VexRiscv/_zz_94_ [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_31  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(\VexRiscv/_zz_94_ [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_41  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .O(\VexRiscv/_zz_94_ [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_51  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_94_ [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_61  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/_zz_94_ [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_71  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .O(\VexRiscv/_zz_94_ [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_81  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(\VexRiscv/_zz_94_ [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_91  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .O(\VexRiscv/_zz_94_ [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_94_101  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_94_ [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux24911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/zz_200_[32]__zz_333_[32]_add_791_OUT<32> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7869 ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_200_[32]_mux_797_OUT<32> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<9> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<8> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<7> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<5> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<4> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<6> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<3> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<2> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<29> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<30> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<28> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<27> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<25> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<24> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<26> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<23> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<22> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<20> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<1> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<21> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<19> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<18> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<16> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<15> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<17> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<14> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<13> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<11> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<10> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<12> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<0> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mcount__zz_203__xor<1>11  (
    .I0(\VexRiscv/_zz_203_ [1]),
    .I1(\VexRiscv/_zz_203_ [0]),
    .O(\VexRiscv/Result [1])
  );
  LUT5 #(
    .INIT ( 32'h75202020 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT12  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10220 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10221 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10222 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0])
  );
  LUT3 #(
    .INIT ( 8'h57 ))
  \VexRiscv/Mmux_dBusWishbone_SEL11  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .O(basesoc_vexriscv_dbus_sel[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563110  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256326  (
    .I0(\VexRiscv/decode_to_execute_RS1 [10]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256334  (
    .I0(\VexRiscv/decode_to_execute_RS1 [11]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256341  (
    .I0(\VexRiscv/decode_to_execute_RS1 [12]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256351  (
    .I0(\VexRiscv/decode_to_execute_RS1 [13]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256361  (
    .I0(\VexRiscv/decode_to_execute_RS1 [14]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256371  (
    .I0(\VexRiscv/decode_to_execute_RS1 [15]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256381  (
    .I0(\VexRiscv/decode_to_execute_RS1 [16]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n256391  (
    .I0(\VexRiscv/decode_to_execute_RS1 [17]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563101  (
    .I0(\VexRiscv/decode_to_execute_RS1 [18]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563111  (
    .I0(\VexRiscv/decode_to_execute_RS1 [19]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563121  (
    .I0(\VexRiscv/decode_to_execute_RS1 [1]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563131  (
    .I0(\VexRiscv/decode_to_execute_RS1 [20]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563141  (
    .I0(\VexRiscv/decode_to_execute_RS1 [21]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563151  (
    .I0(\VexRiscv/decode_to_execute_RS1 [22]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563161  (
    .I0(\VexRiscv/decode_to_execute_RS1 [23]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563171  (
    .I0(\VexRiscv/decode_to_execute_RS1 [24]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563181  (
    .I0(\VexRiscv/decode_to_execute_RS1 [25]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563191  (
    .I0(\VexRiscv/decode_to_execute_RS1 [26]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563201  (
    .I0(\VexRiscv/decode_to_execute_RS1 [27]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563211  (
    .I0(\VexRiscv/decode_to_execute_RS1 [28]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563221  (
    .I0(\VexRiscv/decode_to_execute_RS1 [29]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563231  (
    .I0(\VexRiscv/decode_to_execute_RS1 [2]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563241  (
    .I0(\VexRiscv/decode_to_execute_RS1 [30]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563251  (
    .I0(\VexRiscv/decode_to_execute_RS1 [31]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563271  (
    .I0(\VexRiscv/decode_to_execute_RS1 [3]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563281  (
    .I0(\VexRiscv/decode_to_execute_RS1 [4]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563291  (
    .I0(\VexRiscv/decode_to_execute_RS1 [5]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563301  (
    .I0(\VexRiscv/decode_to_execute_RS1 [6]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563311  (
    .I0(\VexRiscv/decode_to_execute_RS1 [7]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563321  (
    .I0(\VexRiscv/decode_to_execute_RS1 [8]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2563331  (
    .I0(\VexRiscv/decode_to_execute_RS1 [9]),
    .I1(\VexRiscv/_zz_199_ ),
    .O(\VexRiscv/n2563 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetcherHalt11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8568 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 ),
    .I4(\VexRiscv/_zz_237_ ),
    .I5(\VexRiscv/_zz_236__7819 ),
    .O(\VexRiscv/IBusCachedPlugin_fetcherHalt )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/Mmux_DBusSimplePlugin_memoryExceptionPort_valid11  (
    .I0(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .O(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid )
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_152_11  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/_zz_152_ [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_21  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/_zz_152_ [10])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_33  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/_zz_152_ [11])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_152_121  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/_zz_152_ [1])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_152_261  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/_zz_152_ [3])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_152_271  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [4]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/_zz_152_ [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_281  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/_zz_152_ [5])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_291  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/_zz_152_ [6])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_301  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/_zz_152_ [7])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_311  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/_zz_152_ [8])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/Mmux__zz_152_321  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/_zz_152_ [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude132  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/_zz_157_ [0]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .O(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_cy<0> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause11  (
    .I0(\VexRiscv/CsrPlugin_hadException_8564 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0]),
    .O(\VexRiscv/CsrPlugin_trapCause [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause21  (
    .I0(\VexRiscv/CsrPlugin_hadException_8564 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .O(\VexRiscv/CsrPlugin_trapCause [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause31  (
    .I0(\VexRiscv/CsrPlugin_hadException_8564 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .O(\VexRiscv/CsrPlugin_trapCause [2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause41  (
    .I0(\VexRiscv/CsrPlugin_hadException_8564 ),
    .I1(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .O(\VexRiscv/CsrPlugin_trapCause [3])
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  \VexRiscv/_n5103_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5103_inv )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \VexRiscv/_zz_136_<26>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_136_ [26])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/_zz_360_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_360_ )
  );
  LUT5 #(
    .INIT ( 32'hFF57FF02 ))
  \VexRiscv/_zz_452_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_452_ )
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  \VexRiscv/_zz_437_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_437_ )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_zz_435_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_435_ )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/_zz_422_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_422_ )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \VexRiscv/_n5459<10>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .O(\VexRiscv/_n5459 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8153<4>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [4]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [4]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [4]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8153 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8153<5>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [5]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [5]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [5]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8153 [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8153<6>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [6]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [6]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [6]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8153 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8151<8>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [8]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [8]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [8]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8151 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8151<9>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [9]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [9]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [9]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8151 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8151<10>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [10]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [10]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [10]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8151 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<13>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [13]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [13]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [13]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<14>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [14]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [14]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [14]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<15>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [15]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [15]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [15]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<16>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [16]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [16]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [16]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<17>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [17]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [17]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [17]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<18>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [18]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [18]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [18]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<19>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [19]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [19]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [19]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<20>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [20]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [20]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [20]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<21>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [21]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [21]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [21]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<22>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [22]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [22]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [22]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<23>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [23]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [23]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [23]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<24>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [24]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [24]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [24]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<25>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [25]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [25]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [25]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<26>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [26]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [26]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [26]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<27>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [27]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [27]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [27]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<28>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [28]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [28]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [28]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<29>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [29]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [29]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [29]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8147<30>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [30]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o ),
    .I2(\VexRiscv/_zz_201_ [30]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [30]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o ),
    .O(\VexRiscv/_n8147 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o<1>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .O(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_zz_377_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_377_ )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_450_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_450_ )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \VexRiscv/_zz_206_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_206_ )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc<5>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_219_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .O(\VexRiscv/_zz_219_ )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_220_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .O(\VexRiscv/_zz_220_ )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_226_1  (
    .I0(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .O(\VexRiscv/_zz_226_ )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_161_1  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8604 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .O(\VexRiscv/_zz_161_ )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .O(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_237_1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .O(\VexRiscv/_zz_237_ )
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<6>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [6])
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I2(\VexRiscv/_zz_204__8518 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_fire11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I2(\VexRiscv/_zz_204__8518 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<2>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<2>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/IBusCachedPlugin_cache/_n021511  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I1(\VexRiscv/_zz_114__7875 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8875 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>111  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_io_cpu_prefetch_haltIt11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I1(\VexRiscv/_zz_206_ ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_3__8870 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8875 ),
    .O(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address31  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address41  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address51  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address61  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ),
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_286_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_286_o_12[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_286_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_286_o<31>1_8878 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_286_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_286_o<31>2_8879 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_286_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_286_o<31>3_8880 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_286_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_286_o<31>4_8881 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_286_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_286_o<31>5_8882 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_286_o<31>7  (
    .I0(basesoc_zero_trigger_INV_286_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_286_o<31>1_8878 ),
    .I2(\basesoc_zero_trigger_INV_286_o<31>2_8879 ),
    .I3(\basesoc_zero_trigger_INV_286_o<31>3_8880 ),
    .I4(\basesoc_zero_trigger_INV_286_o<31>4_8881 ),
    .I5(\basesoc_zero_trigger_INV_286_o<31>5_8882 ),
    .O(basesoc_zero_trigger_INV_286_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_8883)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_read_available1_8883),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_read_available3_8884)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_read_available4 (
    .I0(basesoc_sdram_read_available3_8884),
    .I1(basesoc_sdram_bankmachine5_cmd_valid),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_8885)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_write_available1_8885),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_write_available3_8886)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_write_available4 (
    .I0(basesoc_sdram_write_available3_8886),
    .I1(basesoc_sdram_bankmachine5_cmd_valid),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8888 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8889 )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(\basesoc_done<19>2_8889 ),
    .I2(basesoc_count[18]),
    .I3(basesoc_done_13[19]),
    .I4(\basesoc_done<19>1_8888 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed31 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed33 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_rhs_array_muxed3),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed31_8891),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed32_8892)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed34 (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed32_8892),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(rhs_array_muxed3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8894 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8894 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8896 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8896 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8898 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8898 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8900 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8900 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8902 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8902 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8904 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8904 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8906 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8907 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8908 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8906 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8907 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8908 ),
    .O(rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8910 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8911 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8912 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8910 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8911 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8912 ),
    .O(rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8914 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8915 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8916 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8914 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8915 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8916 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8918 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8919 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8920 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8918 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8919 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8920 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8922 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8923 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8924 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8922 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8923 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8924 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8926 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8926 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8928 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8928 ),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8930 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8931 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8932 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8930 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8931 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8932 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8934),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed92_8935)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed94 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed92_8935),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8937 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8937 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8939 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8939 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8941 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8941 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8943 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8943 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8945 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8945 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8947 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8947 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8949 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8950 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8951 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8949 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8950 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8951 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8953 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8954 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8955 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8953 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8954 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8955 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8957 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8958 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8959 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8957 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8958 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8959 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8961 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8962 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8963 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8961 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8962 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8963 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8965 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8966 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8967 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8965 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8966 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8967 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8969 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8969 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8971 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8971 ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8973 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8974 )
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8975 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8973 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8974 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8975 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8977),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed102_8978)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed104 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed102_8978),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2010_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[9]),
    .I4(crg_por[5]),
    .I5(crg_por[4]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2010_inv (
    .I0(crg_por[8]),
    .I1(crg_por[7]),
    .I2(crg_por[6]),
    .I3(crg_por[3]),
    .I4(crg_por[2]),
    .I5(N0),
    .O(n2010_inv_4037)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[4]),
    .I1(crg_por[5]),
    .I2(crg_por[2]),
    .I3(crg_por[3]),
    .I4(crg_por[10]),
    .I5(crg_por[6]),
    .O(xilinxasyncresetsynchronizerimpl11_8980)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEF ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_por[7]),
    .I1(crg_por[9]),
    .I2(crg_pll_lckd),
    .I3(crg_por[8]),
    .I4(crg_por[0]),
    .I5(crg_por[1]),
    .O(xilinxasyncresetsynchronizerimpl12_8981)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8980),
    .I1(xilinxasyncresetsynchronizerimpl12_8981),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N242),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1229),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(bankmachine5_state_FSM_FFd3_5145),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine3_state_FSM_FFd3_5135),
    .I3(bankmachine4_state_FSM_FFd3_5140),
    .I4(bankmachine1_state_FSM_FFd3_5120),
    .I5(bankmachine2_state_FSM_FFd3_5130),
    .O(\multiplexer_state_FSM_FFd1-In11_8983 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(bankmachine1_state_FSM_FFd2_5121),
    .I1(bankmachine1_state_FSM_FFd1_1301),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I3(bankmachine0_state_FSM_FFd3_5125),
    .I4(bankmachine7_state_FSM_FFd3_5155),
    .I5(bankmachine0_state_FSM_FFd2_5126),
    .O(\multiplexer_state_FSM_FFd1-In12_8984 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I1(bankmachine0_state_FSM_FFd1_1300),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I5(bankmachine6_state_FSM_FFd2_5151),
    .O(\multiplexer_state_FSM_FFd1-In13_8985 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .I5(bankmachine4_state_FSM_FFd2_5141),
    .O(\multiplexer_state_FSM_FFd1-In14_8986 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In15  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I1(bankmachine4_state_FSM_FFd1_1304),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I5(bankmachine2_state_FSM_FFd2_5131),
    .O(\multiplexer_state_FSM_FFd1-In15_8987 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \multiplexer_state_FSM_FFd1-In16  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I1(bankmachine2_state_FSM_FFd1_1302),
    .O(\multiplexer_state_FSM_FFd1-In16_8988 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \multiplexer_state_FSM_FFd1-In17  (
    .I0(\multiplexer_state_FSM_FFd1-In11_8983 ),
    .I1(\multiplexer_state_FSM_FFd1-In12_8984 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_8985 ),
    .I3(\multiplexer_state_FSM_FFd1-In14_8986 ),
    .I4(\multiplexer_state_FSM_FFd1-In15_8987 ),
    .I5(\multiplexer_state_FSM_FFd1-In16_8988 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n1081411 (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[5]),
    .I5(front_panel_count[4]),
    .O(_n1081411_8989)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n1081412 (
    .I0(front_panel_count[8]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[7]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[11]),
    .I5(front_panel_count[10]),
    .O(_n1081412_8990)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n1081413 (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[16]),
    .I4(front_panel_count[15]),
    .I5(front_panel_count[17]),
    .O(_n1081413_8991)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n1081414 (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[21]),
    .I3(front_panel_count[20]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(_n1081414_8992)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  _n1081415 (
    .I0(_n1081411_8989),
    .I1(_n1081414_8992),
    .I2(front_panel_count[25]),
    .I3(front_panel_count[24]),
    .I4(_n1081412_8990),
    .I5(_n1081413_8991),
    .O(_n108141)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \refresher_state_FSM_FFd2-In1_SW0  (
    .I0(basesoc_sdram_timer_count[6]),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(basesoc_sdram_timer_count[7]),
    .I3(basesoc_sdram_timer_count[8]),
    .O(N434)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n10224_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  _n10224_inv (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(N61),
    .I2(basesoc_sdram_generator_counter[4]),
    .I3(_n10224_inv1),
    .I4(refresher_state_FSM_FFd2_1298),
    .I5(basesoc_sdram_generator_counter[5]),
    .O(_n10224_inv_3925)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10121_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10121_inv1_8995)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10121_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10121_inv1_8995),
    .O(_n10121_inv2_8996)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10121_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10121_inv3_8997)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10121_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10121_inv4_8998)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10121_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10121_inv5_8999)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10121_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10121_inv6_9000)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10121_inv7 (
    .I0(basesoc_done),
    .I1(_n10121_inv3_8997),
    .I2(_n10121_inv4_8998),
    .I3(_n10121_inv5_8999),
    .I4(_n10121_inv6_9000),
    .I5(_n10121_inv2_8996),
    .O(_n10121_inv)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o1_9001)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o2 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o2_9002)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o4 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o4_9004)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202020 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o5 (
    .I0(new_master_wdata_ready0_BRB0_10223),
    .I1(new_master_wdata_ready0_BRB1_10224),
    .I2(new_master_wdata_ready0_BRB2_10225),
    .I3(new_master_wdata_ready0_BRB3_10226),
    .I4(new_master_wdata_ready0_BRB4_10227),
    .I5(new_master_wdata_ready0_BRB5_10228),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o1 (
    .I0(new_master_rdata_valid1_BRB2_10317),
    .I1(new_master_rdata_valid1_BRB15_10318),
    .I2(new_master_rdata_valid1_BRB16_10319),
    .I3(new_master_rdata_valid1_BRB17_10320),
    .I4(new_master_rdata_valid1_BRB18_10321),
    .I5(new_master_rdata_valid1_BRB19_10322),
    .O(N8001)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o2 (
    .I0(new_master_rdata_valid1_BRB6_10323),
    .I1(new_master_rdata_valid1_BRB20_10324),
    .I2(new_master_rdata_valid1_BRB21_10325),
    .I3(new_master_rdata_valid1_BRB22_10326),
    .I4(new_master_rdata_valid1_BRB23_10327),
    .I5(new_master_rdata_valid1_BRB24_10328),
    .O(N8011)
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o3 (
    .I0(new_master_rdata_valid2_BRB6_10291),
    .I1(new_master_rdata_valid2_BRB7_10292),
    .I2(new_master_rdata_valid2_BRB8_10293),
    .I3(new_master_rdata_valid2_BRB9_10294),
    .O(N7951)
  );
  LUT6 #(
    .INIT ( 64'h2020FF2020202020 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o4 (
    .I0(new_master_rdata_valid2_BRB5_10302),
    .I1(new_master_rdata_valid2_BRB10_10303),
    .I2(new_master_rdata_valid2_BRB11_10304),
    .I3(new_master_rdata_valid2_BRB12_10305),
    .I4(new_master_rdata_valid2_BRB13_10306),
    .I5(new_master_rdata_valid2_BRB14_10307),
    .O(N7921)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202220 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o5 (
    .I0(new_master_rdata_valid3_BRB0_10285),
    .I1(new_master_rdata_valid3_BRB1_10286),
    .I2(new_master_rdata_valid3_BRB2_10287),
    .I3(new_master_rdata_valid3_BRB3_10288),
    .I4(new_master_rdata_valid3_BRB4_10289),
    .I5(new_master_rdata_valid3_BRB5_10290),
    .O(new_master_rdata_valid3)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11  (
    .I0(opsisi2c_storage_full_2199),
    .I1(N4181),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_9006 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2183),
    .I3(opsisi2c_storage_full_2199),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_9007 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_9006 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_9007 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2294),
    .I4(suart_tx_pending_2291),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h57DF5757028A0202 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(suart_tx_fifo_wrport_we1),
    .I3(\basesoc_interface_adr[1] ),
    .I4(suart_eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_9009 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2268),
    .I2(N4151),
    .I3(spiflash_bitbang_storage_full[1]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N81)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \litedramwishbone2native_state_FSM_FFd4-In_SW0  (
    .I0(new_master_wdata_ready1_1209),
    .I1(litedramwishbone2native_state_FSM_FFd1_1328),
    .I2(litedramwishbone2native_state_FSM_FFd2_3040),
    .I3(new_master_rdata_valid4_1211),
    .O(N1010)
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In  (
    .I0(cache_state_FSM_FFd1_1327),
    .I1(litedramwishbone2native_state_FSM_FFd4_3957),
    .I2(cache_state_FSM_FFd3_5115),
    .I3(cache_state_FSM_FFd2_5116),
    .I4(N1010),
    .O(\litedramwishbone2native_state_FSM_FFd4-In_3953 )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5645),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5636),
    .I5(N121),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5615),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5619),
    .I5(N141),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5681),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5672),
    .I5(N1610),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux105_6_5664),
    .I2(mux105_7_5659),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5650),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5654),
    .I5(N181),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5591),
    .I2(mux101_7_5586),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5577),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5581),
    .I5(N201),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5610),
    .I2(mux103_7_5605),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5596),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5600),
    .I5(N2210),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5553),
    .I2(mux102_7_5548),
    .O(N243)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5539),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5543),
    .I5(N243),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux100_6_5572),
    .I2(mux100_7_5567),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1  (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5558),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5562),
    .I5(N261),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r1),
    .I2(basesoc_rom_bus_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r11)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(Mmux_basesoc_shared_dat_r12)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(Mmux_basesoc_shared_dat_r11),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r12),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(Mmux_basesoc_shared_dat_r101_9024)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(Mmux_basesoc_shared_dat_r10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r101_9024),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r114 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r111_9025)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r115 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(Mmux_basesoc_shared_dat_r112_9026)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r116 (
    .I0(Mmux_basesoc_shared_dat_r111_9025),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r112_9026),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r121_9027)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r121_9027),
    .I2(basesoc_rom_bus_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r122_9028)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(Mmux_basesoc_shared_dat_r123_9029)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r124 (
    .I0(Mmux_basesoc_shared_dat_r122_9028),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r123_9029),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r13)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(Mmux_basesoc_shared_dat_r131_9031)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(Mmux_basesoc_shared_dat_r13),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r131_9031),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(Mmux_basesoc_shared_dat_r141_9033)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(Mmux_basesoc_shared_dat_r14),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r141_9033),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(Mmux_basesoc_shared_dat_r151_9035)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(Mmux_basesoc_shared_dat_r15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r151_9035),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(Mmux_basesoc_shared_dat_r161_9037)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(Mmux_basesoc_shared_dat_r16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r161_9037),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(Mmux_basesoc_shared_dat_r171_9039)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(Mmux_basesoc_shared_dat_r17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r171_9039),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(Mmux_basesoc_shared_dat_r181_9041)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(Mmux_basesoc_shared_dat_r18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r181_9041),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(Mmux_basesoc_shared_dat_r191_9043)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(Mmux_basesoc_shared_dat_r19),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r191_9043),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r210 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(Mmux_basesoc_shared_dat_r21)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(Mmux_basesoc_shared_dat_r2),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r21),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(Mmux_basesoc_shared_dat_r201_9047)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(Mmux_basesoc_shared_dat_r20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r201_9047),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r211_9048)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r214 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(Mmux_basesoc_shared_dat_r212_9049)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r215 (
    .I0(Mmux_basesoc_shared_dat_r211_9048),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r212_9049),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r22)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(Mmux_basesoc_shared_dat_r221_9051)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(Mmux_basesoc_shared_dat_r22),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r221_9051),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r23)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r23),
    .I2(basesoc_rom_bus_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r231_9053)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(Mmux_basesoc_shared_dat_r232_9054)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r234 (
    .I0(Mmux_basesoc_shared_dat_r231_9053),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r232_9054),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(Mmux_basesoc_shared_dat_r241_9056)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(Mmux_basesoc_shared_dat_r24),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r241_9056),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(Mmux_basesoc_shared_dat_r251_9058)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(Mmux_basesoc_shared_dat_r25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r251_9058),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r26),
    .I2(basesoc_rom_bus_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r261_9060)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(Mmux_basesoc_shared_dat_r262_9061)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r264 (
    .I0(Mmux_basesoc_shared_dat_r261_9060),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r262_9061),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r27),
    .I2(basesoc_rom_bus_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r271_9063)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(Mmux_basesoc_shared_dat_r272_9064)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r274 (
    .I0(Mmux_basesoc_shared_dat_r271_9063),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r272_9064),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r28),
    .I2(basesoc_rom_bus_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r281_9066)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(Mmux_basesoc_shared_dat_r282_9067)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r284 (
    .I0(Mmux_basesoc_shared_dat_r281_9066),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r282_9067),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r29),
    .I2(basesoc_rom_bus_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r291_9069)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(Mmux_basesoc_shared_dat_r292_9070)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r294 (
    .I0(Mmux_basesoc_shared_dat_r291_9069),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r292_9070),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r34 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(Mmux_basesoc_shared_dat_r31)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r35 (
    .I0(Mmux_basesoc_shared_dat_r3),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r31),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r30),
    .I2(basesoc_rom_bus_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r301_9074)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(Mmux_basesoc_shared_dat_r302_9075)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r304 (
    .I0(Mmux_basesoc_shared_dat_r301_9074),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r302_9075),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r311_9076)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(Mmux_basesoc_shared_dat_r312_9077)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(Mmux_basesoc_shared_dat_r311_9076),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r312_9077),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r32)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(Mmux_basesoc_shared_dat_r321_9079)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(Mmux_basesoc_shared_dat_r32),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r321_9079),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(Mmux_basesoc_shared_dat_r41_9081)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(Mmux_basesoc_shared_dat_r4),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r41_9081),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(Mmux_basesoc_shared_dat_r51_9083)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(Mmux_basesoc_shared_dat_r5),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r51_9083),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(Mmux_basesoc_shared_dat_r61_9085)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(Mmux_basesoc_shared_dat_r6),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r61_9085),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(Mmux_basesoc_shared_dat_r71_9087)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(Mmux_basesoc_shared_dat_r7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r71_9087),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(Mmux_basesoc_shared_dat_r81_9089)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(Mmux_basesoc_shared_dat_r8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r81_9089),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(Mmux_basesoc_shared_dat_r91_9091)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(Mmux_basesoc_shared_dat_r9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r91_9091),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1229),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N2810),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1229),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N306),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_9094 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1229),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_9095 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_9094 ),
    .I1(\basesoc_csrcon_dat_r<1>2_9095 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h000880882028A0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[35]),
    .I4(dna_status[3]),
    .I5(dna_status[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'h0400045515111555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[11]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[43]),
    .I5(dna_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121_9097 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT123  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[51]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121_9097 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h000880882028A0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[36]),
    .I4(dna_status[4]),
    .I5(dna_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15 )
  );
  LUT6 #(
    .INIT ( 64'h0400045515111555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT152  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[12]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[44]),
    .I5(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151_9099 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT153  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[52]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151_9099 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h000880882028A0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[39]),
    .I4(dna_status[7]),
    .I5(dna_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT24 )
  );
  LUT6 #(
    .INIT ( 64'h0400045515111555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT242  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[15]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[47]),
    .I5(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241_9101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT243  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT24 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[55]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241_9101 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'h000880882028A0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[33]),
    .I4(dna_status[1]),
    .I5(dna_status[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61_9102 )
  );
  LUT6 #(
    .INIT ( 64'h0400045515111555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[9]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[41]),
    .I5(dna_status[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_9103 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61_9102 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[49]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_9103 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h000880882028A0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT91  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[34]),
    .I4(dna_status[2]),
    .I5(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT9 )
  );
  LUT6 #(
    .INIT ( 64'h0400045515111555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT92  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[10]),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[42]),
    .I5(dna_status[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT91_9105 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT93  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT9 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[50]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT91_9105 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hBF00BFBFBFBFBFBF ))
  array_muxed19_INV_393_o1 (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(Mmux_array_muxed121133),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(Mmux_array_muxed121132),
    .O(array_muxed19_INV_393_o1_9106)
  );
  LUT6 #(
    .INIT ( 64'hAEFF0000AEFFAEFF ))
  array_muxed19_INV_393_o3 (
    .I0(basesoc_sdram_choose_req_want_writes_inv),
    .I1(array_muxed19_INV_393_o1_9106),
    .I2(Mmux_array_muxed121131),
    .I3(rhs_array_muxed6),
    .I4(array_muxed19_INV_393_o2_9107),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(array_muxed19_INV_393_o)
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDD00010101 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd3_1326),
    .I2(N3410),
    .I3(basesoc_sdram_read_available),
    .I4(basesoc_sdram_max_time0_inv),
    .I5(multiplexer_state_FSM_FFd1_1324),
    .O(\multiplexer_state_FSM_FFd1-In_3952 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine0_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(basesoc_sdram_bankmachine0_row_opened_2298),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .I5(\bankmachine0_state_FSM_FFd2-In1_9109 ),
    .O(\bankmachine0_state_FSM_FFd2-In2_9110 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine1_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I1(basesoc_sdram_bankmachine1_row_opened_2303),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .I5(\bankmachine1_state_FSM_FFd2-In1_9111 ),
    .O(\bankmachine1_state_FSM_FFd2-In2_9112 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine2_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(basesoc_sdram_bankmachine2_row_opened_2308),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .I5(\bankmachine2_state_FSM_FFd2-In1_9113 ),
    .O(\bankmachine2_state_FSM_FFd2-In2_9114 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine3_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I1(basesoc_sdram_bankmachine3_row_opened_2313),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .I5(\bankmachine3_state_FSM_FFd2-In1_9115 ),
    .O(\bankmachine3_state_FSM_FFd2-In2_9116 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine4_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I1(basesoc_sdram_bankmachine4_row_opened_2318),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .I5(\bankmachine4_state_FSM_FFd2-In1_9117 ),
    .O(\bankmachine4_state_FSM_FFd2-In2_9118 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine5_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(basesoc_sdram_bankmachine5_row_opened_2323),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .I5(\bankmachine5_state_FSM_FFd2-In1_9119 ),
    .O(\bankmachine5_state_FSM_FFd2-In2_9120 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine6_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .I1(basesoc_sdram_bankmachine6_row_opened_2328),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .I5(\bankmachine6_state_FSM_FFd2-In1_9121 ),
    .O(\bankmachine6_state_FSM_FFd2-In2_9122 )
  );
  LUT6 #(
    .INIT ( 64'h8888000800080008 ))
  \bankmachine7_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I1(basesoc_sdram_bankmachine7_row_opened_2333),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .I5(\bankmachine7_state_FSM_FFd2-In1_9123 ),
    .O(\bankmachine7_state_FSM_FFd2-In2_9124 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd4-In31_6066 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd4-In411 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9125 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880808000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In3_9126 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9125 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In4_9127 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In51 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In4_9127 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h75FD31B964EC20A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_value_status[24]),
    .I3(basesoc_zero_trigger_INV_286_o),
    .I4(basesoc_value_status[8]),
    .I5(basesoc_en_storage_full_2269),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_value_status[16]),
    .I3(basesoc_zero_pending_2286),
    .I4(basesoc_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11_9129 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2423),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2503),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2422),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2502),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2421),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2501),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2420),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2500),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2419),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2499),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2418),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2498),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2417),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2497),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2416),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2496),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2415),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2495),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2431),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2511),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2414),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2494),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2413),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2493),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2412),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2492),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2411),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2491),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2410),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2490),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2430),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2510),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2433),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2513),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2432),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2512),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2429),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2509),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2428),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2508),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2427),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2507),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2426),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2506),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2425),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2505),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2424),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2504),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2463),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2543),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2462),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2542),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2461),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2541),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2460),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2540),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2459),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2539),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2458),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2538),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2457),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2537),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2456),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2536),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2455),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2535),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2471),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2551),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2454),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2534),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2453),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2533),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2452),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2532),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2451),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2531),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2450),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2530),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2470),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2550),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2473),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2553),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2472),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2552),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2469),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2549),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2468),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2548),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2467),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2547),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2466),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2546),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2465),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2545),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_252),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2464),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2544),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata1101),
    .I1(phase_sel_252),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  _n10253_inv1 (
    .I0(bankmachine1_state_FSM_FFd2_5121),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1166),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(_n10253_inv1_9196)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10253_inv2 (
    .I0(basesoc_sdram_bankmachine1_row_opened_2303),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n10253_inv1_9196),
    .O(_n10253_inv2_9197)
  );
  LUT5 #(
    .INIT ( 32'hFFFF22A2 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(\bankmachine1_state_FSM_FFd1-In3 ),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(\bankmachine1_state_FSM_FFd1-In1_9198 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22A2 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I2(\bankmachine2_state_FSM_FFd1-In3 ),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(\bankmachine2_state_FSM_FFd1-In1_9199 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22A2 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I2(\bankmachine4_state_FSM_FFd1-In3 ),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(\bankmachine4_state_FSM_FFd1-In1_9200 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22A2 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(\bankmachine5_state_FSM_FFd1-In3 ),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(\bankmachine5_state_FSM_FFd1-In1_9201 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10139_inv_SW0 (
    .I0(opsis_i2c_scl_r_932),
    .I1(opsis_i2c_sda_r_933),
    .I2(opsis_i2c_sda_i_1470),
    .O(N3610)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10139_inv (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsisi2c_state_FSM_FFd2_1294),
    .I2(opsisi2c_state_FSM_FFd4_1296),
    .I3(opsisi2c_state_FSM_FFd1_1293),
    .I4(opsis_i2c_scl_i_1469),
    .I5(N3610),
    .O(_n10139_inv_3923)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA08AAAA ))
  array_muxed10_INV_388_o1 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_cmd_payload_cas_1164),
    .I5(multiplexer_state_FSM_FFd1_1324),
    .O(array_muxed10_INV_388_o1_9203)
  );
  LUT6 #(
    .INIT ( 64'hFF2AFF2AFF2AFF7F ))
  array_muxed10_INV_388_o2 (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I2(rhs_array_muxed0),
    .I3(array_muxed10_INV_388_o1_9203),
    .I4(multiplexer_state_FSM_FFd2_1325),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .O(array_muxed10_INV_388_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \bankmachine6_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine6_state_FSM_FFd1_1306),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hA2F2A2F2A2FFA2F2 ))
  \bankmachine6_state_FSM_FFd1-In  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I2(\bankmachine6_state_FSM_FFd1-In2 ),
    .I3(bankmachine6_state_FSM_FFd3_5150),
    .I4(Mmux_array_muxed12112),
    .I5(N381),
    .O(\bankmachine6_state_FSM_FFd1-In_5149 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \bankmachine7_state_FSM_FFd1-In_SW0  (
    .I0(bankmachine7_state_FSM_FFd1_1307),
    .I1(bankmachine7_state_FSM_FFd2_5156),
    .O(N401)
  );
  LUT6 #(
    .INIT ( 64'hA2F2A2F2A2FFA2F2 ))
  \bankmachine7_state_FSM_FFd1-In  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(\bankmachine7_state_FSM_FFd1-In2 ),
    .I3(bankmachine7_state_FSM_FFd3_5155),
    .I4(Mmux_array_muxed12112),
    .I5(N401),
    .O(\bankmachine7_state_FSM_FFd1-In_5154 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I2(bankmachine7_state_FSM_FFd1_1307),
    .I3(bankmachine7_state_FSM_FFd2_5156),
    .I4(bankmachine6_state_FSM_FFd1_1306),
    .I5(bankmachine6_state_FSM_FFd2_5151),
    .O(\multiplexer_state_FSM_FFd2-In1_9206 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .O(\multiplexer_state_FSM_FFd2-In2_9207 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd1_1302),
    .I1(bankmachine2_state_FSM_FFd2_5131),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(bankmachine1_state_FSM_FFd2_5121),
    .I4(bankmachine0_state_FSM_FFd1_1300),
    .I5(bankmachine0_state_FSM_FFd2_5126),
    .O(\multiplexer_state_FSM_FFd2-In3_9208 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In4  (
    .I0(bankmachine5_state_FSM_FFd1_1305),
    .I1(bankmachine5_state_FSM_FFd2_5146),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(bankmachine4_state_FSM_FFd2_5141),
    .I4(bankmachine3_state_FSM_FFd1_1303),
    .I5(bankmachine3_state_FSM_FFd2_5136),
    .O(\multiplexer_state_FSM_FFd2-In4_9209 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(bankmachine7_state_FSM_FFd3_5155),
    .I3(bankmachine6_state_FSM_FFd3_5150),
    .I4(bankmachine5_state_FSM_FFd3_5145),
    .I5(bankmachine4_state_FSM_FFd3_5140),
    .O(\multiplexer_state_FSM_FFd2-In5_9210 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \multiplexer_state_FSM_FFd2-In6  (
    .I0(bankmachine2_state_FSM_FFd3_5130),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine1_state_FSM_FFd3_5120),
    .I3(bankmachine0_state_FSM_FFd3_5125),
    .O(\multiplexer_state_FSM_FFd2-In6_9211 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In7  (
    .I0(\multiplexer_state_FSM_FFd2-In1_9206 ),
    .I1(\multiplexer_state_FSM_FFd2-In2_9207 ),
    .I2(\multiplexer_state_FSM_FFd2-In3_9208 ),
    .I3(\multiplexer_state_FSM_FFd2-In4_9209 ),
    .I4(\multiplexer_state_FSM_FFd2-In5_9210 ),
    .I5(\multiplexer_state_FSM_FFd2-In6_9211 ),
    .O(\multiplexer_state_FSM_FFd2-In7_9212 )
  );
  LUT6 #(
    .INIT ( 64'hBF00BFBFBFBFBFBF ))
  array_muxed12_INV_390_o1 (
    .I0(basesoc_sdram_choose_req_want_writes_inv),
    .I1(rhs_array_muxed0),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(_n10224_inv1),
    .I4(basesoc_sdram_cmd_payload_we_1165),
    .I5(Mmux_array_muxed12112),
    .O(array_muxed12_INV_390_o1_9213)
  );
  LUT6 #(
    .INIT ( 64'hBF00BFBFBFBFBFBF ))
  array_muxed12_INV_390_o2 (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(Mmux_array_muxed121133),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I5(Mmux_array_muxed121132),
    .O(array_muxed12_INV_390_o2_9214)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_9216 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_9216 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[25]),
    .I4(basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_9218 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT26  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24 ),
    .I3(basesoc_load_storage_full_25_2568),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_9218 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[26]),
    .I4(basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_9221 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT36  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34 ),
    .I3(basesoc_load_storage_full_26_2567),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_9221 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[27]),
    .I4(basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_9224 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[3]),
    .I4(basesoc_reload_storage_full[3]),
    .I5(basesoc_reload_storage_full_19_2606),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_9225 )
  );
  LUT6 #(
    .INIT ( 64'h5515511145054000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_reload_storage_full_11_2614),
    .I4(basesoc_load_storage_full_11_2582),
    .I5(basesoc_reload_storage_full_27_2598),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_9226 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT46  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_9227 ),
    .I3(basesoc_load_storage_full_27_2566),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_9224 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[28]),
    .I4(basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_9229 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[4]),
    .I4(basesoc_reload_storage_full[4]),
    .I5(basesoc_reload_storage_full_20_2605),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_9230 )
  );
  LUT6 #(
    .INIT ( 64'h5515511145054000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_reload_storage_full_12_2613),
    .I4(basesoc_load_storage_full_12_2581),
    .I5(basesoc_reload_storage_full_28_2597),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_9231 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT56  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_9232 ),
    .I3(basesoc_load_storage_full_28_2565),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_9229 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[29]),
    .I4(basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_9234 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[5]),
    .I4(basesoc_reload_storage_full[5]),
    .I5(basesoc_reload_storage_full_21_2604),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_9235 )
  );
  LUT6 #(
    .INIT ( 64'h5515511145054000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_reload_storage_full_13_2612),
    .I4(basesoc_load_storage_full_13_2580),
    .I5(basesoc_reload_storage_full_29_2596),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_9236 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT66  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_9237 ),
    .I3(basesoc_load_storage_full_29_2564),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_9234 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[30]),
    .I4(basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_9239 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[6]),
    .I4(basesoc_reload_storage_full[6]),
    .I5(basesoc_reload_storage_full_22_2603),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_9240 )
  );
  LUT6 #(
    .INIT ( 64'h5515511145054000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_reload_storage_full_14_2611),
    .I4(basesoc_load_storage_full_14_2579),
    .I5(basesoc_reload_storage_full_30_2595),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_9241 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT76  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_9242 ),
    .I3(basesoc_load_storage_full_30_2563),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_9239 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[31]),
    .I4(basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_9244 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[7]),
    .I4(basesoc_reload_storage_full[7]),
    .I5(basesoc_reload_storage_full_23_2602),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_9245 )
  );
  LUT6 #(
    .INIT ( 64'h5515511145054000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_reload_storage_full_15_2610),
    .I4(basesoc_load_storage_full_15_2578),
    .I5(basesoc_reload_storage_full_31_2594),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_9246 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A88820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT86  (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_9247 ),
    .I3(basesoc_load_storage_full_31_2562),
    .I4(SF1951),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_9244 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In41 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2_9248 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2_9248 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In3_9249 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In3_9249 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In72 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In71 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In6 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In211 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In412 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2_9252 )
  );
  LUT6 #(
    .INIT ( 64'h8888888800000080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In2  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2_9252 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 ),
    .I3(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In31 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In3_9253 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In51 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In71 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In3_9253 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT5 #(
    .INIT ( 32'hAAAA2220 ))
  basesoc_port_cmd_ready1 (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(basesoc_port_cmd_ready5111_6192),
    .I3(basesoc_port_cmd_ready7211_6171),
    .I4(basesoc_port_cmd_ready722_6154),
    .O(basesoc_port_cmd_ready1_9254)
  );
  LUT6 #(
    .INIT ( 64'h2222222202020200 ))
  basesoc_port_cmd_ready3 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(_n6514[0]),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_port_cmd_ready8111_6174),
    .I4(basesoc_port_cmd_ready2_9255),
    .I5(basesoc_port_cmd_ready812_6153),
    .O(basesoc_port_cmd_ready3_9256)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  basesoc_port_cmd_ready4 (
    .I0(basesoc_sdram_bankmachine4_req_lock),
    .I1(basesoc_port_cmd_ready71),
    .I2(basesoc_port_cmd_ready3_9256),
    .I3(basesoc_port_cmd_ready82),
    .I4(basesoc_port_cmd_ready1_9254),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFEFFFFFFFF ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT81  (
    .I0(spiflash_counter[6]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[3]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT82  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .O(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT81_9258 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h4440444055554440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT161  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT161_9264 )
  );
  LUT6 #(
    .INIT ( 64'h0455040440104004 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT162  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT162_9265 )
  );
  LUT5 #(
    .INIT ( 32'h40047354 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9266 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8A8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT164  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT161_9264 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT162_9265 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9266 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_8_2176),
    .I3(basesoc_ctrl_bus_errors[8]),
    .I4(basesoc_ctrl_bus_errors[24]),
    .I5(basesoc_ctrl_storage_full_24_2167),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_16_2172),
    .I3(basesoc_ctrl_bus_errors[16]),
    .I4(basesoc_ctrl_storage_full_0_2180),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_9268 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13  (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_9269 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT14  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_9268 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_9269 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_9_2281),
    .I3(basesoc_ctrl_bus_errors[9]),
    .I4(basesoc_ctrl_bus_errors[25]),
    .I5(basesoc_ctrl_storage_full_25_2274),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_17_2171),
    .I3(basesoc_ctrl_bus_errors[17]),
    .I4(basesoc_ctrl_storage_full_1_2179),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_9271 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_9272 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT24  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_9271 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_9272 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_10_2280),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(basesoc_ctrl_bus_errors[26]),
    .I5(basesoc_ctrl_storage_full_26_2166),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_18_2277),
    .I3(basesoc_ctrl_bus_errors[18]),
    .I4(basesoc_ctrl_storage_full_2_2178),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_9274 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_9275 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT34  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_9274 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_9275 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_11_2175),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(basesoc_ctrl_bus_errors[27]),
    .I5(basesoc_ctrl_storage_full_27_2165),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_19_2170),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_storage_full_3_2285),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_9277 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_9278 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT44  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_9277 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_9278 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_12_2279),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(basesoc_ctrl_bus_errors[28]),
    .I5(basesoc_ctrl_storage_full_28_2273),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_20_2276),
    .I3(basesoc_ctrl_bus_errors[20]),
    .I4(basesoc_ctrl_storage_full_4_2284),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_9280 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_9281 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT54  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_9280 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_9281 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_13_2174),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_storage_full_29_2164),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_21_2275),
    .I3(basesoc_ctrl_bus_errors[21]),
    .I4(basesoc_ctrl_storage_full_5_2283),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_9283 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_9284 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT64  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_9283 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_9284 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_14_2278),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(basesoc_ctrl_bus_errors[30]),
    .I5(basesoc_ctrl_storage_full_30_2163),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_22_2169),
    .I3(basesoc_ctrl_bus_errors[22]),
    .I4(basesoc_ctrl_storage_full_6_2282),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_9286 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_9287 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT74  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_9286 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_9287 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_15_2173),
    .I3(basesoc_ctrl_bus_errors[15]),
    .I4(basesoc_ctrl_bus_errors[31]),
    .I5(basesoc_ctrl_storage_full_31_2162),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_23_2168),
    .I3(basesoc_ctrl_bus_errors[23]),
    .I4(basesoc_ctrl_storage_full_7_2177),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_9289 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_9290 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT84  (
    .I0(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_9289 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_9290 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_master_storage_full[1]),
    .I4(opsis_i2c_slave_addr_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(suart_rx_pending_2292),
    .I3(memdat_3[1]),
    .I4(suart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2294),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112_5157 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9293 )
  );
  LUT6 #(
    .INIT ( 64'hA2EEA2EEA2EEA2A2 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9294 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9293 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In211_6137 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1_SW0  (
    .I0(spiflash_sr[9]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[5]),
    .O(N441)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o110_SW0  (
    .I0(spiflash_sr[27]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[23]),
    .O(N461)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o111_SW0  (
    .I0(spiflash_sr[28]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[24]),
    .O(N4810)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o112_SW0  (
    .I0(spiflash_sr[29]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[25]),
    .O(N50)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o113_SW0  (
    .I0(spiflash_sr[11]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[7]),
    .O(N52)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o114_SW0  (
    .I0(spiflash_sr[30]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[26]),
    .O(N54)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o115_SW0  (
    .I0(spiflash_sr[31]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[27]),
    .O(N56)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o116_SW0  (
    .I0(spiflash_sr[12]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[8]),
    .O(N58)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o117_SW0  (
    .I0(spiflash_sr[13]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[9]),
    .O(N60)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o118_SW0  (
    .I0(spiflash_sr[14]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[10]),
    .O(N62)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o119_SW0  (
    .I0(spiflash_sr[15]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[11]),
    .O(N64)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o12_SW0  (
    .I0(spiflash_sr[10]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[6]),
    .O(N66)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o121_SW0  (
    .I0(spiflash_sr[17]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[13]),
    .O(N68)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o122_SW0  (
    .I0(spiflash_sr[18]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[14]),
    .O(N70)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o123_SW0  (
    .I0(spiflash_sr[19]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[15]),
    .O(N72)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o13_SW0  (
    .I0(spiflash_sr[20]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[16]),
    .O(N74)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o14_SW0  (
    .I0(spiflash_sr[21]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[17]),
    .O(N76)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o15_SW0  (
    .I0(spiflash_sr[22]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[18]),
    .O(N78)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o16_SW0  (
    .I0(spiflash_sr[23]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[19]),
    .O(N80)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o17_SW0  (
    .I0(spiflash_sr[24]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[20]),
    .O(N821)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o18_SW0  (
    .I0(spiflash_sr[25]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[21]),
    .O(N841)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o19_SW0  (
    .I0(spiflash_sr[26]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[22]),
    .O(N8610)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .O(\cache_state_FSM_FFd3-In2_9317 )
  );
  LUT5 #(
    .INIT ( 32'h02025702 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(cache_state_FSM_FFd3_5115),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I2(_n6514[23]),
    .I3(\cache_state_FSM_FFd3-In4_9318 ),
    .I4(cache_state_FSM_FFd1_1327),
    .O(\cache_state_FSM_FFd3-In5 )
  );
  LUT5 #(
    .INIT ( 32'h77375504 ))
  \cache_state_FSM_FFd3-In4  (
    .I0(\cache_state_FSM_FFd3-In1_6030 ),
    .I1(cache_state_FSM_FFd2_5116),
    .I2(cache_state_FSM_FFd3_5115),
    .I3(cache_state_FSM_FFd1_1327),
    .I4(\cache_state_FSM_FFd3-In5 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hFBFB9ABAFAFA9ABA ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsisi2c_state_FSM_FFd4_1296),
    .I2(opsisi2c_state_FSM_FFd2_1294),
    .I3(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I4(opsisi2c_state_FSM_FFd1_1293),
    .I5(opsis_i2c_scl_r_932),
    .O(\opsisi2c_state_FSM_FFd4-In12_9320 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_is_read_1479),
    .I1(opsis_i2c_status_storage_full[1]),
    .O(\opsisi2c_state_FSM_FFd4-In13_9321 )
  );
  LUT6 #(
    .INIT ( 64'hFF44EA4455444044 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I2(opsisi2c_state_FSM_FFd1_1293),
    .I3(opsisi2c_state_FSM_FFd2_1294),
    .I4(\opsisi2c_state_FSM_FFd4-In13_9321 ),
    .I5(opsis_i2c_scl_r_932),
    .O(\opsisi2c_state_FSM_FFd4-In14_9322 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In12_9320 ),
    .I1(opsis_i2c_scl_i_1469),
    .I2(opsis_i2c_sda_i_1470),
    .I3(opsis_i2c_sda_r_933),
    .I4(opsisi2c_state_FSM_FFd4_1296),
    .I5(\opsisi2c_state_FSM_FFd4-In14_9322 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9323 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9323 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112_5157 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4_9324 )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4_9324 ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In5 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In5 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In412 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9326 )
  );
  LUT4 #(
    .INIT ( 16'h1001 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In2  (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9327 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In72 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In71 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9328 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1479),
    .I3(opsis_i2c_sda_i_1470),
    .I4(opsis_i2c_scl_i_1469),
    .I5(opsis_i2c_sda_r_933),
    .O(\opsisi2c_state_FSM_FFd1-In31_9329 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsisi2c_state_FSM_FFd3_1295),
    .I2(opsis_i2c_sda_r_933),
    .I3(opsis_i2c_sda_i_1470),
    .I4(opsis_i2c_scl_r_932),
    .O(\opsisi2c_state_FSM_FFd1-In32_9330 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1296),
    .I1(opsisi2c_state_FSM_FFd2_1294),
    .I2(\opsisi2c_state_FSM_FFd1-In31_9329 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_9330 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_9331 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1296),
    .I1(opsisi2c_state_FSM_FFd3_1295),
    .I2(opsis_i2c_scl_r_932),
    .I3(opsisi2c_state_FSM_FFd2_1294),
    .O(\opsisi2c_state_FSM_FFd1-In34_9332 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1293),
    .I1(opsis_i2c_scl_i_1469),
    .I2(opsis_i2c_sda_r_933),
    .I3(opsis_i2c_sda_i_1470),
    .I4(\opsisi2c_state_FSM_FFd1-In34_9332 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_9331 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT6 #(
    .INIT ( 64'h91A53F4F91A51041 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAACAAACA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7_SW1  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(N891)
  );
  LUT4 #(
    .INIT ( 16'h082A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(N891),
    .I3(N882),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h2644264404040400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[48]),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9335 )
  );
  LUT6 #(
    .INIT ( 64'hDB9BCB8BDA9ACA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(dna_status[32]),
    .I4(dna_status[40]),
    .I5(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9336 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(dna_status[24]),
    .I2(dna_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9337 )
  );
  LUT6 #(
    .INIT ( 64'hA2F3A2B3A2E2A2A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9337 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44_9338 )
  );
  LUT6 #(
    .INIT ( 64'h5454555444444544 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT45  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9335 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9336 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44_9338 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT45_9339 )
  );
  LUT6 #(
    .INIT ( 64'h4040441040404010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(dna_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46_9340 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT47  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46_9340 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT45_9339 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEA3232EAEE3636EE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'hA8FFA8FFA8FFA8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT132  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9342 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT133  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9342 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsisi2c_state_FSM_FFd1_1293),
    .I2(opsisi2c_state_FSM_FFd3_1295),
    .I3(opsisi2c_state_FSM_FFd4_1296),
    .O(\opsisi2c_state_FSM_FFd2-In51_9343 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1294),
    .I1(\opsisi2c_state_FSM_FFd3-In31_6032 ),
    .I2(opsis_i2c_is_read_1479),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_9343 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_9344 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsis_i2c_scl_r_932),
    .I1(opsisi2c_state_FSM_FFd1_1293),
    .I2(opsisi2c_state_FSM_FFd3_1295),
    .I3(opsisi2c_state_FSM_FFd4_1296),
    .I4(opsis_i2c_scl_i_1469),
    .O(\opsisi2c_state_FSM_FFd2-In53_9345 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1294),
    .I1(opsisi2c_state_FSM_FFd1_1293),
    .I2(opsis_i2c_scl_r_932),
    .I3(opsisi2c_state_FSM_FFd3_1295),
    .I4(opsisi2c_state_FSM_FFd4_1296),
    .I5(opsis_i2c_scl_i_1469),
    .O(\opsisi2c_state_FSM_FFd2-In55_9346 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In55_9346 ),
    .I1(opsis_i2c_sda_i_1470),
    .I2(opsis_i2c_sda_r_933),
    .I3(\opsisi2c_state_FSM_FFd2-In53_9345 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_9344 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid11_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_2298),
    .I1(refresher_state_FSM_FFd2_1298),
    .O(N1011)
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid11 (
    .I0(bankmachine0_state_FSM_FFd3_5125),
    .I1(bankmachine0_state_FSM_FFd1_1300),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(N1011),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid11_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_2303),
    .I1(refresher_state_FSM_FFd2_1298),
    .O(N1031)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid11 (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(bankmachine1_state_FSM_FFd2_5121),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(N1031),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2318),
    .I1(refresher_state_FSM_FFd2_1298),
    .O(N1051)
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid11 (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(bankmachine4_state_FSM_FFd2_5141),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(N1051),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_port_cmd_ready821 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready821_9350)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_port_cmd_ready822 (
    .I0(n0594),
    .I1(basesoc_port_cmd_ready821_9350),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I3(basesoc_sdram_bankmachine2_req_lock),
    .I4(basesoc_sdram_bankmachine3_req_lock),
    .O(basesoc_port_cmd_ready822_9351)
  );
  LUT5 #(
    .INIT ( 32'h2220AAAA ))
  basesoc_port_cmd_ready823 (
    .I0(basesoc_port_cmd_ready822_9351),
    .I1(_n6514[0]),
    .I2(inst_LPM_DECODE02),
    .I3(inst_LPM_DECODE01_6093),
    .I4(litedramwishbone2native_state_FSM_FFd3_3041),
    .O(basesoc_port_cmd_ready82)
  );
  LUT5 #(
    .INIT ( 32'hEFEEEEEE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9353),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I4(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9354)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2328),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(refresher_state_FSM_FFd2_1298),
    .O(N1071)
  );
  LUT6 #(
    .INIT ( 64'h5755555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(N1071),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_SW0 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .I2(refresher_state_FSM_FFd2_1298),
    .O(N1091)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2328),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine6_state_FSM_FFd3_5150),
    .I3(N1091),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188)
  );
  LUT6 #(
    .INIT ( 64'hAA88888800808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In4_9357 ),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 ),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o211),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In71 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9359 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In4 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  suart_tx_fifo_do_read_SW0 (
    .I0(suart_tx_fifo_readable_2293),
    .I1(suart_sink_ready_934),
    .O(N1111)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  suart_tx_fifo_do_read (
    .I0(N1111),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[4]),
    .I3(suart_tx_fifo_level0[2]),
    .I4(suart_tx_fifo_level0[3]),
    .I5(suart_tx_fifo_level0[0]),
    .O(suart_tx_fifo_do_read_3829)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd4-In31_6066 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd4-In411 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In4 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9365 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9365 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In412 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In22 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In3_9366 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In72 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In3_9366 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_9367 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2EEA2A2A2 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9368 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_9367 ),
    .I4(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .I5(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In111 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_9369 )
  );
  LUT4 #(
    .INIT ( 16'hEEA2 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9370 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_9369 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_wait_inv_SW0 (
    .I0(basesoc_sram_bus_ack_872),
    .I1(basesoc_rom_bus_ack_871),
    .I2(basesoc_bus_wishbone_ack_1377),
    .I3(basesoc_done),
    .O(N1131)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>_SW0  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[6]),
    .O(N115)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[2]),
    .I3(N115),
    .I4(spiflash_counter[4]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1713_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAFAF80808880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(SF202),
    .I2(\basesoc_interface_adr[1] ),
    .I3(dna_status[30]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'hAA22AA2020222020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[54]),
    .I5(dna_status[22]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_9374 )
  );
  LUT6 #(
    .INIT ( 64'h2222222202000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223  (
    .I0(SF202),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[46]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_9374 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_9375 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFB2A1A28A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT224  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_9375 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_9376 )
  );
  LUT6 #(
    .INIT ( 64'h00080008AAAA0008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT225  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_9376 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(dna_status[45]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(SF203),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 )
  );
  LUT6 #(
    .INIT ( 64'hFAF8F8F8AEACACAC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[29]),
    .I4(SF203),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_9378 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDD10541044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(SF203),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[53]),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_9379 )
  );
  LUT5 #(
    .INIT ( 32'h55544544 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_9378 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_9379 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_9380 )
  );
  LUT6 #(
    .INIT ( 64'hAAAFAAAF88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT195  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(SF203),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[21]),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_9381 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT196  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_9381 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_9380 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \basesoc_slave_sel<1><28>_SW0  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .O(N117)
  );
  LUT6 #(
    .INIT ( 64'h0202025702020202 ))
  \basesoc_slave_sel<1><28>  (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I2(N117),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1470),
    .I1(opsis_i2c_sda_r_933),
    .I2(opsis_i2c_scl_r_932),
    .I3(opsisi2c_state_FSM_FFd2_1294),
    .I4(opsisi2c_state_FSM_FFd4_1296),
    .I5(opsis_i2c_scl_i_1469),
    .O(\opsisi2c_state_FSM_FFd3-In32_9383 )
  );
  LUT6 #(
    .INIT ( 64'h5504F5F455045504 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_6034 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I2(opsisi2c_state_FSM_FFd2_1294),
    .I3(opsisi2c_state_FSM_FFd1_1293),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1479),
    .O(\opsisi2c_state_FSM_FFd3-In33_9384 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(opsisi2c_state_FSM_FFd3_1295),
    .I1(\opsisi2c_state_FSM_FFd3-In32_9383 ),
    .I2(\opsisi2c_state_FSM_FFd3-In33_9384 ),
    .I3(\opsisi2c_state_FSM_FFd3-In31_6032 ),
    .I4(opsisi2c_state_FSM_FFd4_1296),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  _n10198_inv1 (
    .I0(\basesoc_interface_adr[13] ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_dat_w[1]),
    .O(_n10198_inv1_9385)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  _n10198_inv2 (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .O(_n10198_inv2_9386)
  );
  LUT6 #(
    .INIT ( 64'h66E626A626A626A6 ))
  _n10198_inv3 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(_n101982),
    .I2(suart_rx_fifo_readable_2294),
    .I3(suart_rx_clear),
    .I4(_n10198_inv1_9385),
    .I5(_n10198_inv2_9386),
    .O(_n10198_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFAFFF0FFFEFFFC ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras12),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras11),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0C0CAE0C ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .I4(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9388)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0ACE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9388),
    .O(rhs_array_muxed0)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_SW0 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd3_5135),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .O(N1211)
  );
  LUT6 #(
    .INIT ( 64'h33B3333333333333 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce (
    .I0(basesoc_sdram_bankmachine3_row_opened_2313),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1211),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we1_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(litedramwishbone2native_state_FSM_FFd3_3041),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12_6165),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N123)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we1 (
    .I0(_n6514[0]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready71),
    .I3(basesoc_sdram_bankmachine4_req_lock),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I5(N123),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h446A557BC4E2D5E2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT101  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6 ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT101_9391 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6 ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_9392 )
  );
  LUT6 #(
    .INIT ( 64'h5754555454545554 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_9393 )
  );
  LUT5 #(
    .INIT ( 32'hAAA2AA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_9393 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_9392 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT101_9391 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h22CC8B4422228BCE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8BBBBA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT252  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9395 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT253  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_6076 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9395 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  _n100471 (
    .I0(basesoc_interface_adr_1_2_10461),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_interface_we_1292),
    .O(_n100471_9396)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  _n100472 (
    .I0(rhs_array_muxed44[13]),
    .I1(rhs_array_muxed44[2]),
    .I2(rhs_array_muxed44[0]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[11]),
    .O(N460)
  );
  LUT6 #(
    .INIT ( 64'h9999999999999998 ))
  _n100473 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record1_cas_n_BRB5_10239),
    .I2(half_rate_phy_record0_ras_n_BRB7_10243),
    .I3(half_rate_phy_record1_cas_n_BRB6_10240),
    .I4(half_rate_phy_record0_ras_n_BRB9_10244),
    .I5(half_rate_phy_record0_ras_n_BRB10_10245),
    .O(N4661)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o120_SW0  (
    .I0(spiflash_sr[16]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[12]),
    .O(N127)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o11_SW0  (
    .I0(spiflash_sr[8]),
    .I1(spiflash_clk_5512),
    .I2(opsis_i2c_samp_carry_5511),
    .I3(spiflash_sr[4]),
    .O(N129)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_9400 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1229),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_9401 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_9400 ),
    .I1(\basesoc_csrcon_dat_r<0>2_9401 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N131)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1229),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N131),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N133)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1229),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N133),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9450),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_6058 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9404)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAC000 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_6051 ),
    .I4(\basesoc_sdram_choose_req_valids[1] ),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9404),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed62_9405)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAFFC0 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed65 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I2(\basesoc_sdram_choose_req_valids[7] ),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed63_9406),
    .I4(\basesoc_sdram_choose_req_valids[5] ),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed62_9405),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o221 (
    .I0(\basesoc_sdram_choose_req_valids[1] ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o221_9407)
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o224 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o221_9407),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o223_9408),
    .I2(\basesoc_sdram_choose_req_valids[7] ),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o224_9409)
  );
  LUT4 #(
    .INIT ( 16'hEAAA ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o225 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o224_9409),
    .I1(\basesoc_sdram_choose_req_valids[5] ),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o22)
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9410 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAA8888888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9411 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3_9412 )
  );
  LUT6 #(
    .INIT ( 64'h0000A800A800A800 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3_9412 ),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In4_9413 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In5  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9410 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In4_9413 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112_5157 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2_9414 )
  );
  LUT6 #(
    .INIT ( 64'hA2EEA2EEA2EEA2A2 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9415 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2_9414 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \spiflash_counter[7]_PWR_1_o_equal_1715_o<7>_SW0  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[6]),
    .O(N139)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \spiflash_counter[7]_PWR_1_o_equal_1715_o<7>  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(N139),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1715_o )
  );
  LUT6 #(
    .INIT ( 64'h2222222202000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I2(bankmachine2_state_FSM_FFd1_1302),
    .I3(\bankmachine2_state_FSM_FFd1-In3 ),
    .I4(bankmachine2_state_FSM_FFd3_5130),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'hF0F0000020000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(bankmachine1_state_FSM_FFd1_1301),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I3(\bankmachine1_state_FSM_FFd1-In3 ),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9419)
  );
  LUT5 #(
    .INIT ( 32'hFF002000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(bankmachine4_state_FSM_FFd1_1304),
    .I2(\bankmachine4_state_FSM_FFd1-In3 ),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras12),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9420)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(bankmachine0_state_FSM_FFd2_5126),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(bankmachine0_state_FSM_FFd3_5125),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9421)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFC8 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9421),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras11),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9418),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9420),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9419),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9422)
  );
  LUT5 #(
    .INIT ( 32'hAAAA2000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I1(bankmachine5_state_FSM_FFd1_1305),
    .I2(bankmachine5_state_FSM_FFd3_5145),
    .I3(\bankmachine5_state_FSM_FFd1-In3 ),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8_9424)
  );
  LUT6 #(
    .INIT ( 64'h8888008000800080 ))
  Mmux_array_muxed1211311 (
    .I0(\basesoc_sdram_choose_req_valids[7] ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I4(bankmachine7_state_FSM_FFd3_5155),
    .I5(\bankmachine7_state_FSM_FFd1-In2 ),
    .O(Mmux_array_muxed1211311_9425)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000000 ))
  Mmux_array_muxed1211312 (
    .I0(bankmachine0_state_FSM_FFd1_1300),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd3_5125),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(Mmux_array_muxed1211312_9426)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  Mmux_array_muxed1211314 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I2(Mmux_array_muxed1211312_9426),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(Mmux_array_muxed1211313_9427),
    .O(Mmux_array_muxed1211314_9428)
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  Mmux_array_muxed1211315 (
    .I0(\basesoc_sdram_choose_req_valids[1] ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(bankmachine1_state_FSM_FFd3_5120),
    .I4(\bankmachine1_state_FSM_FFd1-In3 ),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(Mmux_array_muxed1211315_9429)
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  Mmux_array_muxed1211316 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(bankmachine4_state_FSM_FFd3_5140),
    .I4(\bankmachine4_state_FSM_FFd1-In3 ),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(Mmux_array_muxed1211316_9430)
  );
  LUT5 #(
    .INIT ( 32'hAAAA2000 ))
  Mmux_array_muxed1211317 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I1(bankmachine5_state_FSM_FFd1_1305),
    .I2(bankmachine5_state_FSM_FFd3_5145),
    .I3(\bankmachine5_state_FSM_FFd1-In3 ),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .O(Mmux_array_muxed1211317_9431)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  Mmux_array_muxed1211318 (
    .I0(Mmux_array_muxed1211315_9429),
    .I1(Mmux_array_muxed1211316_9430),
    .I2(Mmux_array_muxed1211314_9428),
    .I3(Mmux_array_muxed1211311_9425),
    .I4(\basesoc_sdram_choose_req_valids[5] ),
    .I5(Mmux_array_muxed1211317_9431),
    .O(Mmux_array_muxed121131)
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd1_1303),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I4(bankmachine3_state_FSM_FFd3_5135),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd1-In2_9433 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \bankmachine3_state_FSM_FFd1-In3  (
    .I0(\bankmachine3_state_FSM_FFd1-In1_9432 ),
    .I1(\bankmachine3_state_FSM_FFd1-In2_9433 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_array_muxed12111 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd3_5135),
    .I3(N1411),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .O(Mmux_array_muxed12111_6052)
  );
  LUT6 #(
    .INIT ( 64'h8000000000008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o41 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o41_9435)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000080 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o42 (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o41_9435),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o42_9436)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o44 (
    .I0(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o43_9437),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o44_9438)
  );
  LUT6 #(
    .INIT ( 64'hF00EA00E000E000E ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o45 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o22),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o42_9436),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o44_9438),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_array_muxed2113 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I2(Mmux_array_muxed211),
    .I3(Mmux_array_muxed2111_9440),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .O(Mmux_array_muxed2112_9441)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT7_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[3]),
    .O(N145)
  );
  LUT6 #(
    .INIT ( 64'hAAA68884AAA6AAA6 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT7  (
    .I0(spiflash_counter[6]),
    .I1(spiflash_counter[5]),
    .I2(N145),
    .I3(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41_6110 ),
    .I4(spiflash_counter[7]),
    .I5(_n100841),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In41 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In211_6137 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In7 )
  );
  LUT6 #(
    .INIT ( 64'hFF88FF0088888000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In7 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In6 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD580D580D580 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In8 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_3_BRB4_10329),
    .I1(half_rate_phy_rddata_sr_3_BRB14_10330),
    .I2(half_rate_phy_rddata_sr_3_BRB15_10331),
    .I3(half_rate_phy_rddata_sr_3_BRB16_10332),
    .I4(half_rate_phy_rddata_sr_3_BRB17_10333),
    .O(N8521)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_10312),
    .I1(half_rate_phy_rddata_sr_2_BRB10_10313),
    .I2(half_rate_phy_rddata_sr_2_BRB11_10314),
    .I3(half_rate_phy_rddata_sr_2_BRB12_10315),
    .I4(half_rate_phy_rddata_sr_2_BRB13_10316),
    .O(N8131)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_10308),
    .I1(half_rate_phy_rddata_sr_2_BRB7_10309),
    .I2(half_rate_phy_rddata_sr_2_BRB8_10310),
    .I3(half_rate_phy_rddata_sr_2_BRB9_10311),
    .O(N8141)
  );
  LUT6 #(
    .INIT ( 64'h7773666277734440 ))
  half_rate_phy_rddata_en4 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_10296),
    .I1(half_rate_phy_rddata_sr_1_BRB1_10297),
    .I2(half_rate_phy_rddata_sr_1_BRB2_10298),
    .I3(half_rate_phy_rddata_sr_1_BRB3_10299),
    .I4(half_rate_phy_rddata_sr_1_BRB4_10300),
    .I5(half_rate_phy_rddata_sr_1_BRB5_10301),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT5 #(
    .INIT ( 32'h42400002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1 (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9446)
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9446),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o211),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9447),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9448)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4 (
    .I0(\basesoc_sdram_choose_req_valids[1] ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_6058 ),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9450),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9451)
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9451),
    .I2(\basesoc_sdram_choose_req_valids[7] ),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9452)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80000000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8 (
    .I0(_n6660),
    .I1(\basesoc_sdram_choose_req_valids[5] ),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9452),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9_9453)
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9455)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_2_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .O(N1471)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_2  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1471),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/_zz_79_ [10])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_3_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .O(N1491)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_3  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1491),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .O(\VexRiscv/_zz_79_ [11])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_4_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .O(N1511)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_4  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1511),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/_zz_79_ [12])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .O(N1531)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_5  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1531),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/_zz_79_ [13])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_6_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .O(N1551)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_6  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1551),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/_zz_79_ [14])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_31_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .O(N1571)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_31  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1571),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .O(\VexRiscv/_zz_79_ [8])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_32_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .O(N1591)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_32  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N1591),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5459 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .O(\VexRiscv/_zz_79_ [9])
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \VexRiscv/_n8150<11>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [11]),
    .I4(\VexRiscv/CsrPlugin_mtval [11]),
    .O(\VexRiscv/_n8150<11>1_9466 )
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8150<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MEIE_7915 ),
    .I4(\VexRiscv/CsrPlugin_mip_MEIP_8609 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MPP [0]),
    .O(\VexRiscv/_n8150<11>2_9467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \VexRiscv/_n8150<11>3  (
    .I0(\VexRiscv/_n8150<11>1_9466 ),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I2(\VexRiscv/_n8150<11>2_9467 ),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_201_ [11]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .O(\VexRiscv/_n8150 [11])
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \VexRiscv/_n8152<7>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/CsrPlugin_mstatus_MPIE_7916 ),
    .I5(\VexRiscv/CsrPlugin_mie_MTIE_7914 ),
    .O(\VexRiscv/_n8152_14 [7])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/_n8152<7>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [7]),
    .I3(\VexRiscv/CsrPlugin_mtval [7]),
    .O(\VexRiscv/_n8152<7>1_9469 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8152<7>3  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(\VexRiscv/_n8152<7>1_9469 ),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I3(\VexRiscv/_n8152_14 [7]),
    .I4(\VexRiscv/_zz_201_ [7]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .O(\VexRiscv/_n8152 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \VexRiscv/_n8154<3>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [3]),
    .I4(\VexRiscv/CsrPlugin_mtval [3]),
    .I5(\VexRiscv/CsrPlugin_mcause_exceptionCode [3]),
    .O(\VexRiscv/_n8154_15 [3])
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8154<3>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_7913 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_8517 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MIE_7917 ),
    .O(\VexRiscv/_n8154<3>1_9471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \VexRiscv/_n8154<3>3  (
    .I0(\VexRiscv/_n8154_15 [3]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .I2(\VexRiscv/_n8154<3>1_9471 ),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_201_ [3]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .O(\VexRiscv/_n8154 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I3(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .O(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFE55555554 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o12  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/_zz_157_ [4]),
    .I2(\VexRiscv/_zz_157_ [1]),
    .I3(\VexRiscv/_zz_157_ [2]),
    .I4(\VexRiscv/_zz_157_ [3]),
    .I5(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o1 ),
    .O(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself15  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 ),
    .I2(\VexRiscv/_zz_225__7427 ),
    .I3(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .O(\VexRiscv/execute_arbitration_haltItself )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/decode_arbitration_isStuck1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8227 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_7990 ),
    .O(\VexRiscv/decode_arbitration_isStuck1_9475 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF008000800080 ))
  \VexRiscv/decode_arbitration_isStuck2  (
    .I0(\VexRiscv/_zz_169_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 ),
    .I4(\VexRiscv/_zz_167_ ),
    .I5(\VexRiscv/decode_arbitration_isStuck1_9475 ),
    .O(\VexRiscv/decode_arbitration_isStuck2_9476 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \VexRiscv/decode_arbitration_isStuck3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/decode_arbitration_isStuck3_9477 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11105555 ))
  \VexRiscv/decode_arbitration_isStuck4  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/decode_arbitration_isStuck3_9477 ),
    .O(\VexRiscv/decode_arbitration_isStuck4_9478 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF008000800080 ))
  \VexRiscv/decode_arbitration_isStuck6  (
    .I0(\VexRiscv/_zz_170_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_8054 ),
    .I4(\VexRiscv/_zz_168_ ),
    .I5(\VexRiscv/decode_arbitration_isStuck1_9475 ),
    .O(\VexRiscv/decode_arbitration_isStuck6_9479 )
  );
  LUT4 #(
    .INIT ( 16'h0444 ))
  \VexRiscv/decode_arbitration_isStuck7  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/decode_arbitration_isStuck7_9480 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \VexRiscv/decode_arbitration_isStuck8  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/CsrPlugin_interrupt_valid_8450 ),
    .I2(\VexRiscv/decode_arbitration_isStuck2_9476 ),
    .I3(\VexRiscv/decode_arbitration_isStuck4_9478 ),
    .I4(\VexRiscv/decode_arbitration_isStuck6_9479 ),
    .I5(\VexRiscv/decode_arbitration_isStuck7_9480 ),
    .O(\VexRiscv/decode_arbitration_isStuck8_9481 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \VexRiscv/decode_arbitration_isStuck9  (
    .I0(\VexRiscv/execute_to_memory_ENV_CTRL_0_8069 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/_zz_237_ ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_9481 ),
    .I4(\VexRiscv/decode_to_execute_ENV_CTRL_0_8070 ),
    .I5(\VexRiscv/execute_arbitration_isValid_7880 ),
    .O(\VexRiscv/decode_arbitration_isStuck9_9482 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/_zz_136_<28>_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(N1631)
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A2A00000020 ))
  \VexRiscv/_zz_136_<28>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(N1631),
    .I5(\VexRiscv/_zz_136_<28>1 ),
    .O(\VexRiscv/_zz_136_ [28])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .O(N1651)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .I2(\VexRiscv/_zz_220_ ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I5(N1651),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 )
  );
  LUT6 #(
    .INIT ( 64'h8000800080008008 ))
  \VexRiscv/_n5023<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_n5023_16 [1])
  );
  LUT6 #(
    .INIT ( 64'h020202028A020707 ))
  \VexRiscv/_n5023<1>3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/_n5023<1>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00011111 ))
  \VexRiscv/_n5023<1>5  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/_n5023<1>3_9487 ),
    .O(\VexRiscv/_n5023<1>4_9488 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/_n5023<1>6  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/_n5023<1>5_9489 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/_n5023<1>7  (
    .I0(\VexRiscv/_n5023<1>133 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I3(\VexRiscv/_n5023<1>112 ),
    .I4(\VexRiscv/_n5023<1>5_9489 ),
    .O(\VexRiscv/_n5023<1>6_9490 )
  );
  LUT6 #(
    .INIT ( 64'hFDAFFDA8FDA8FDA8 ))
  \VexRiscv/_n5023<1>8  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/_n5023<1>113 ),
    .I5(\VexRiscv/_n5023<1>6_9490 ),
    .O(\VexRiscv/_n5023<1>7_9491 )
  );
  LUT5 #(
    .INIT ( 32'h55554000 ))
  \VexRiscv/_n5023<1>9  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/_n5023<1>7_9491 ),
    .I4(\VexRiscv/_n5023<1>4_9488 ),
    .O(\VexRiscv/_n5023<1>8_9492 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202220 ))
  \VexRiscv/_n5023<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/_n5023<1>9_9493 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_n5023<1>10_9494 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \VexRiscv/_n5023<1>12  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_n5023<1>11_9495 )
  );
  LUT6 #(
    .INIT ( 64'h55545554FFFF5554 ))
  \VexRiscv/_n5023<1>13  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/_n5023<1>11_9495 ),
    .I2(\VexRiscv/_n5023<1>8_9492 ),
    .I3(\VexRiscv/_n5023<1>10_9494 ),
    .I4(\VexRiscv/_n5023_16 [1]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_n5023<1>12_9496 )
  );
  LUT5 #(
    .INIT ( 32'h51111111 ))
  \VexRiscv/_n5023<1>14  (
    .I0(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I1(\VexRiscv/decode_arbitration_isValid ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I3(\VexRiscv/_n5023<1>12_9496 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .O(\VexRiscv/_n5023 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(N1671)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I5(N1671),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .O(N1691)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(N1691),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_12  (
    .I0(\VexRiscv/_zz_152_ [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_157_ [0]),
    .O(\VexRiscv/Mmux__zz_36_1 )
  );
  LUT5 #(
    .INIT ( 32'hFD64B920 ))
  \VexRiscv/Mmux__zz_36_110  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/execute_SrcPlugin_less ),
    .I3(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .I4(\VexRiscv/Mmux__zz_36_1 ),
    .O(\VexRiscv/Mmux__zz_36_11 )
  );
  LUT5 #(
    .INIT ( 32'hDD5D8808 ))
  \VexRiscv/Mmux__zz_36_111  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out ),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_11 ),
    .O(\VexRiscv/Mmux__zz_36_12_9501 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc82  (
    .I0(\VexRiscv/CsrPlugin_mepc [13]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [11]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9503 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc83  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<13> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [13]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9503 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc602  (
    .I0(\VexRiscv/CsrPlugin_mepc [9]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [7]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9505 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc603  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<9> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [9]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9505 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc62  (
    .I0(\VexRiscv/CsrPlugin_mepc [12]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [10]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9507 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc63  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<12> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [12]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9507 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc582  (
    .I0(\VexRiscv/CsrPlugin_mepc [8]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [6]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9509 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc583  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<8> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [8]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9509 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc562  (
    .I0(\VexRiscv/CsrPlugin_mepc [7]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [5]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9511 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc563  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<7> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [7]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9511 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc542  (
    .I0(\VexRiscv/CsrPlugin_mepc [6]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [4]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9513 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc543  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<6> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [6]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9513 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc522  (
    .I0(\VexRiscv/CsrPlugin_mepc [5]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [3]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9515 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc523  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<5> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [5]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9515 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc502  (
    .I0(\VexRiscv/CsrPlugin_mepc [4]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [2]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9517 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc503  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<4> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [4]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9517 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc482  (
    .I0(\VexRiscv/CsrPlugin_mepc [3]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [1]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9519 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc483  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<3> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [3]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9519 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc462  (
    .I0(\VexRiscv/CsrPlugin_mepc [31]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [29]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9521 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc463  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<31> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [31]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9521 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc442  (
    .I0(\VexRiscv/CsrPlugin_mepc [30]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [28]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9523 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc443  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<30> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [30]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9523 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc422  (
    .I0(\VexRiscv/CsrPlugin_mepc [2]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42_9524 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [0]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9525 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc423  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<2> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [2]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9525 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc402  (
    .I0(\VexRiscv/CsrPlugin_mepc [29]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [27]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9527 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc403  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<29> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [29]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9527 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42  (
    .I0(\VexRiscv/CsrPlugin_mepc [11]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [9]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9529 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc43  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<11> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [11]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9529 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc382  (
    .I0(\VexRiscv/CsrPlugin_mepc [28]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [26]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9531 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc383  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<28> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [28]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9531 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc362  (
    .I0(\VexRiscv/CsrPlugin_mepc [27]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [25]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9533 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc363  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<27> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [27]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9533 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc342  (
    .I0(\VexRiscv/CsrPlugin_mepc [26]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [24]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9535 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc343  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<26> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [26]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9535 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc322  (
    .I0(\VexRiscv/CsrPlugin_mepc [25]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [23]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9537 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc323  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<25> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [25]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9537 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc302  (
    .I0(\VexRiscv/CsrPlugin_mepc [24]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [22]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9539 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc303  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<24> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [24]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9539 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc282  (
    .I0(\VexRiscv/CsrPlugin_mepc [23]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [21]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9541 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc283  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<23> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [23]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9541 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc262  (
    .I0(\VexRiscv/CsrPlugin_mepc [22]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [20]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9543 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc263  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<22> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [22]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9543 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc242  (
    .I0(\VexRiscv/CsrPlugin_mepc [21]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [19]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9545 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc243  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<21> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [21]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9545 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc222  (
    .I0(\VexRiscv/CsrPlugin_mepc [20]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22_9546 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [18]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9547 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc223  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<20> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [20]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9547 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc202  (
    .I0(\VexRiscv/CsrPlugin_mepc [19]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [17]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9549 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc203  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<19> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [19]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9549 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22  (
    .I0(\VexRiscv/CsrPlugin_mepc [10]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [8]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9551 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc23  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<10> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [10]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9551 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc182  (
    .I0(\VexRiscv/CsrPlugin_mepc [18]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [16]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9553 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc183  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<18> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [18]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9553 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc162  (
    .I0(\VexRiscv/CsrPlugin_mepc [17]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [15]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9555 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc163  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<17> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [17]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9555 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc142  (
    .I0(\VexRiscv/CsrPlugin_mepc [16]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [14]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9557 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc143  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<16> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [16]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9557 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc122  (
    .I0(\VexRiscv/CsrPlugin_mepc [15]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [13]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc121_9559 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc123  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<15> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [15]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc121_9559 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc102  (
    .I0(\VexRiscv/CsrPlugin_mepc [14]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [12]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc101_9561 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc103  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT<14> ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I4(\VexRiscv/IBusCachedPlugin_pcs_4 [14]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc101_9561 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [14])
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_91  (
    .I0(\VexRiscv/_zz_157_ [17]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [17]),
    .O(\VexRiscv/Mmux__zz_36_9 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_81  (
    .I0(\VexRiscv/_zz_157_ [16]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [16]),
    .O(\VexRiscv/Mmux__zz_36_8 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_82  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ),
    .O(\VexRiscv/Mmux__zz_36_81_9565 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_83  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [16]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_8 ),
    .I5(\VexRiscv/Mmux__zz_36_81_9565 ),
    .O(\VexRiscv/Mmux__zz_36_82_9566 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_71  (
    .I0(\VexRiscv/_zz_157_ [15]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [15]),
    .O(\VexRiscv/Mmux__zz_36_7 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_72  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ),
    .O(\VexRiscv/Mmux__zz_36_71_9568 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_73  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [15]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_7 ),
    .I5(\VexRiscv/Mmux__zz_36_71_9568 ),
    .O(\VexRiscv/Mmux__zz_36_72_9569 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_61  (
    .I0(\VexRiscv/_zz_157_ [14]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [14]),
    .O(\VexRiscv/Mmux__zz_36_6 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_62  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ),
    .O(\VexRiscv/Mmux__zz_36_61_9571 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_63  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [14]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_6 ),
    .I5(\VexRiscv/Mmux__zz_36_61_9571 ),
    .O(\VexRiscv/Mmux__zz_36_62_9572 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_51  (
    .I0(\VexRiscv/_zz_157_ [13]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [13]),
    .O(\VexRiscv/Mmux__zz_36_5 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_52  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ),
    .O(\VexRiscv/Mmux__zz_36_51_9574 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_53  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [13]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_5 ),
    .I5(\VexRiscv/Mmux__zz_36_51_9574 ),
    .O(\VexRiscv/Mmux__zz_36_52_9575 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_41  (
    .I0(\VexRiscv/_zz_157_ [12]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [12]),
    .O(\VexRiscv/Mmux__zz_36_4 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_42  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ),
    .O(\VexRiscv/Mmux__zz_36_41_9577 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_43  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [12]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_4 ),
    .I5(\VexRiscv/Mmux__zz_36_41_9577 ),
    .O(\VexRiscv/Mmux__zz_36_42_9578 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_332  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ),
    .O(\VexRiscv/Mmux__zz_36_331_9580 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_333  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [9]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_33_9579 ),
    .I5(\VexRiscv/Mmux__zz_36_331_9580 ),
    .O(\VexRiscv/Mmux__zz_36_332_9581 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_322  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ),
    .O(\VexRiscv/Mmux__zz_36_321_9583 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_323  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [8]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_32_9582 ),
    .I5(\VexRiscv/Mmux__zz_36_321_9583 ),
    .O(\VexRiscv/Mmux__zz_36_322_9584 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_312  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ),
    .O(\VexRiscv/Mmux__zz_36_311_9586 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_313  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [7]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_31_9585 ),
    .I5(\VexRiscv/Mmux__zz_36_311_9586 ),
    .O(\VexRiscv/Mmux__zz_36_312_9587 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_302  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ),
    .O(\VexRiscv/Mmux__zz_36_301_9589 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_303  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [6]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_30 ),
    .I5(\VexRiscv/Mmux__zz_36_301_9589 ),
    .O(\VexRiscv/Mmux__zz_36_302_9590 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_32  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ),
    .O(\VexRiscv/Mmux__zz_36_34_9592 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_33  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [11]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_3 ),
    .I5(\VexRiscv/Mmux__zz_36_34_9592 ),
    .O(\VexRiscv/Mmux__zz_36_35 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_292  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out3 ),
    .O(\VexRiscv/Mmux__zz_36_291_9595 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_293  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [5]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_29 ),
    .I5(\VexRiscv/Mmux__zz_36_291_9595 ),
    .O(\VexRiscv/Mmux__zz_36_292_9596 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_281  (
    .I0(\VexRiscv/_zz_157_ [4]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [4]),
    .O(\VexRiscv/Mmux__zz_36_28 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_282  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ),
    .O(\VexRiscv/Mmux__zz_36_281_9598 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_283  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [4]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_28 ),
    .I5(\VexRiscv/Mmux__zz_36_281_9598 ),
    .O(\VexRiscv/Mmux__zz_36_282_9599 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_271  (
    .I0(\VexRiscv/_zz_157_ [3]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [3]),
    .O(\VexRiscv/Mmux__zz_36_27 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_272  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out3 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 ),
    .O(\VexRiscv/Mmux__zz_36_271_9601 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_273  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [3]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_27 ),
    .I5(\VexRiscv/Mmux__zz_36_271_9601 ),
    .O(\VexRiscv/Mmux__zz_36_272_9602 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_251  (
    .I0(\VexRiscv/_zz_157_ [30]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [30]),
    .O(\VexRiscv/Mmux__zz_36_25 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_252  (
    .I0(\VexRiscv/execute_LightShifterPlugin_shiftInput [31]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ),
    .O(\VexRiscv/Mmux__zz_36_251_9606 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_253  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [30]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_25 ),
    .I5(\VexRiscv/Mmux__zz_36_251_9606 ),
    .O(\VexRiscv/Mmux__zz_36_252_9607 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_241  (
    .I0(\VexRiscv/_zz_157_ [2]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [2]),
    .O(\VexRiscv/Mmux__zz_36_24_9608 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_242  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out ),
    .O(\VexRiscv/Mmux__zz_36_241_9609 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_243  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [2]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_24_9608 ),
    .I5(\VexRiscv/Mmux__zz_36_241_9609 ),
    .O(\VexRiscv/Mmux__zz_36_242_9610 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_231  (
    .I0(\VexRiscv/_zz_157_ [29]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [29]),
    .O(\VexRiscv/Mmux__zz_36_23_9611 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_232  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ),
    .O(\VexRiscv/Mmux__zz_36_231_9612 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_233  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [29]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_23_9611 ),
    .I5(\VexRiscv/Mmux__zz_36_231_9612 ),
    .O(\VexRiscv/Mmux__zz_36_232_9613 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_221  (
    .I0(\VexRiscv/_zz_157_ [28]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [28]),
    .O(\VexRiscv/Mmux__zz_36_22_9614 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_222  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ),
    .O(\VexRiscv/Mmux__zz_36_221_9615 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_223  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [28]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_22_9614 ),
    .I5(\VexRiscv/Mmux__zz_36_221_9615 ),
    .O(\VexRiscv/Mmux__zz_36_222_9616 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_211  (
    .I0(\VexRiscv/_zz_157_ [27]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [27]),
    .O(\VexRiscv/Mmux__zz_36_21_9617 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_212  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ),
    .O(\VexRiscv/Mmux__zz_36_211_9618 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_213  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [27]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_21_9617 ),
    .I5(\VexRiscv/Mmux__zz_36_211_9618 ),
    .O(\VexRiscv/Mmux__zz_36_212_9619 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_201  (
    .I0(\VexRiscv/_zz_157_ [26]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [26]),
    .O(\VexRiscv/Mmux__zz_36_20 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_202  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ),
    .O(\VexRiscv/Mmux__zz_36_201_9621 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_203  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [26]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_20 ),
    .I5(\VexRiscv/Mmux__zz_36_201_9621 ),
    .O(\VexRiscv/Mmux__zz_36_202_9622 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_22  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ),
    .O(\VexRiscv/Mmux__zz_36_210 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_23  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [10]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_2 ),
    .I5(\VexRiscv/Mmux__zz_36_210 ),
    .O(\VexRiscv/Mmux__zz_36_213_9625 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_191  (
    .I0(\VexRiscv/_zz_157_ [25]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [25]),
    .O(\VexRiscv/Mmux__zz_36_19 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_192  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ),
    .O(\VexRiscv/Mmux__zz_36_191_9627 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_193  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [25]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_19 ),
    .I5(\VexRiscv/Mmux__zz_36_191_9627 ),
    .O(\VexRiscv/Mmux__zz_36_192_9628 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_181  (
    .I0(\VexRiscv/_zz_157_ [24]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [24]),
    .O(\VexRiscv/Mmux__zz_36_18 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_182  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ),
    .O(\VexRiscv/Mmux__zz_36_181_9630 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_183  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [24]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_18 ),
    .I5(\VexRiscv/Mmux__zz_36_181_9630 ),
    .O(\VexRiscv/Mmux__zz_36_182_9631 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_171  (
    .I0(\VexRiscv/_zz_157_ [23]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [23]),
    .O(\VexRiscv/Mmux__zz_36_17 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_172  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ),
    .O(\VexRiscv/Mmux__zz_36_171_9633 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_173  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [23]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_17 ),
    .I5(\VexRiscv/Mmux__zz_36_171_9633 ),
    .O(\VexRiscv/Mmux__zz_36_172_9634 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_161  (
    .I0(\VexRiscv/_zz_157_ [22]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [22]),
    .O(\VexRiscv/Mmux__zz_36_16 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_162  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ),
    .O(\VexRiscv/Mmux__zz_36_161_9636 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_163  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [22]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_16 ),
    .I5(\VexRiscv/Mmux__zz_36_161_9636 ),
    .O(\VexRiscv/Mmux__zz_36_162_9637 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_151  (
    .I0(\VexRiscv/_zz_157_ [21]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [21]),
    .O(\VexRiscv/Mmux__zz_36_15 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_152  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ),
    .O(\VexRiscv/Mmux__zz_36_151_9639 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_153  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [21]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_15 ),
    .I5(\VexRiscv/Mmux__zz_36_151_9639 ),
    .O(\VexRiscv/Mmux__zz_36_152_9640 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_141  (
    .I0(\VexRiscv/_zz_157_ [20]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [20]),
    .O(\VexRiscv/Mmux__zz_36_14 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_142  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ),
    .O(\VexRiscv/Mmux__zz_36_141_9642 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_143  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [20]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_14 ),
    .I5(\VexRiscv/Mmux__zz_36_141_9642 ),
    .O(\VexRiscv/Mmux__zz_36_142_9643 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_113  (
    .I0(\VexRiscv/_zz_157_ [19]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [19]),
    .O(\VexRiscv/Mmux__zz_36_111_9644 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_114  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ),
    .O(\VexRiscv/Mmux__zz_36_112_9645 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_115  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [19]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_111_9644 ),
    .I5(\VexRiscv/Mmux__zz_36_112_9645 ),
    .O(\VexRiscv/Mmux__zz_36_113_9646 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_101  (
    .I0(\VexRiscv/_zz_157_ [18]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [18]),
    .O(\VexRiscv/Mmux__zz_36_10 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_102  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ),
    .O(\VexRiscv/Mmux__zz_36_101_9648 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_103  (
    .I0(\VexRiscv/_zz_225__7427 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [18]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_10 ),
    .I5(\VexRiscv/Mmux__zz_36_101_9648 ),
    .O(\VexRiscv/Mmux__zz_36_102_9649 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_131  (
    .I0(\VexRiscv/_zz_157_ [1]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [1]),
    .O(\VexRiscv/Mmux__zz_36_13 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o123  (
    .I0(N1731),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I5(\VexRiscv/_zz_196_ [8]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o12  (
    .I0(N1751),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I5(\VexRiscv/_zz_196_ [29]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o14  (
    .I0(N1771),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I5(\VexRiscv/_zz_196_ [27]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o129  (
    .I0(N179),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I5(\VexRiscv/_zz_196_ [2]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o128  (
    .I0(N1811),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I5(\VexRiscv/_zz_196_ [3]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o127  (
    .I0(N183),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I5(\VexRiscv/_zz_196_ [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o126  (
    .I0(N185),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I5(\VexRiscv/_zz_196_ [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o120  (
    .I0(N187),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I5(\VexRiscv/_zz_196_ [11]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o111  (
    .I0(N189),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I5(\VexRiscv/_zz_196_ [20]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o18  (
    .I0(N191),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I5(\VexRiscv/_zz_196_ [23]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o114  (
    .I0(N193),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I5(\VexRiscv/_zz_196_ [17]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o112  (
    .I0(N195),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I5(\VexRiscv/_zz_196_ [19]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o113  (
    .I0(N197),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I5(\VexRiscv/_zz_196_ [18]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o19  (
    .I0(N199),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I5(\VexRiscv/_zz_196_ [22]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o110  (
    .I0(N2011),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I5(\VexRiscv/_zz_196_ [21]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o115  (
    .I0(N203),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I5(\VexRiscv/_zz_196_ [16]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o116  (
    .I0(N205),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I5(\VexRiscv/_zz_196_ [15]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o117  (
    .I0(N207),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I5(\VexRiscv/_zz_196_ [14]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o118  (
    .I0(N209),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I5(\VexRiscv/_zz_196_ [13]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o119  (
    .I0(N2111),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I5(\VexRiscv/_zz_196_ [12]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o17  (
    .I0(N2131),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I5(\VexRiscv/_zz_196_ [24]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o16  (
    .I0(N2151),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I5(\VexRiscv/_zz_196_ [25]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o15  (
    .I0(N2171),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I5(\VexRiscv/_zz_196_ [26]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o11  (
    .I0(N2191),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I5(\VexRiscv/_zz_196_ [30]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o135  (
    .I0(N2211),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I5(\VexRiscv/_zz_196_ [31]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o13  (
    .I0(N2231),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I5(\VexRiscv/_zz_196_ [28]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o125  (
    .I0(N2251),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I5(\VexRiscv/_zz_196_ [6]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o124  (
    .I0(N2271),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I5(\VexRiscv/_zz_196_ [7]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o121  (
    .I0(N2291),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I5(\VexRiscv/_zz_196_ [10]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o130  (
    .I0(N2311),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I5(\VexRiscv/_zz_196_ [1]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o122  (
    .I0(N2331),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I5(\VexRiscv/_zz_196_ [9]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o131  (
    .I0(N2351),
    .I1(\VexRiscv/_zz_220_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/_zz_196_ [32]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .I5(\VexRiscv/_zz_196_ [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2214_o )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8155<0>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [0]),
    .I3(\VexRiscv/CsrPlugin_mtval [0]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [0]),
    .O(N2371)
  );
  LUT6 #(
    .INIT ( 64'hFFFF880888088808 ))
  \VexRiscv/_n8155<0>  (
    .I0(\VexRiscv/_zz_201_ [0]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/externalInterruptArray_regNext [0]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I5(N2371),
    .O(\VexRiscv/_n8155 [0])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8155<1>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [1]),
    .I3(\VexRiscv/CsrPlugin_mtval [1]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [1]),
    .O(N2391)
  );
  LUT6 #(
    .INIT ( 64'hFFFF880888088808 ))
  \VexRiscv/_n8155<1>  (
    .I0(\VexRiscv/_zz_201_ [1]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/externalInterruptArray_regNext [1]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I5(N2391),
    .O(\VexRiscv/_n8155 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_12_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .O(N2411)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_23_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .O(N2431)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_26_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .O(N245)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_27_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .O(N247)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_10_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .O(N249)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_9_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .O(N251)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_8_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .O(N253)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_14_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .O(N255)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_15_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .O(N257)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_13_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .O(N259)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_11_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .O(N2611)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_7_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .O(N263)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_6_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .O(N265)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_5_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .O(N267)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_4_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .O(N269)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_3_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .O(N271)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_2_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .O(N273)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_16_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .O(N2751)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_17_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .O(N2771)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_18_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .O(N2791)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_22_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .O(N2811)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_24_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .O(N2831)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_25_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(N2851)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_19_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .O(N2871)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_20_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .O(N2891)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_21_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .O(N2911)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_28_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .O(N2931)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_30_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .O(N2951)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_31_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .O(N2971)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_32_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .O(N2991)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_1_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .O(N3011)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_29_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .O(N3031)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8155<2>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [2]),
    .I3(\VexRiscv/CsrPlugin_mtval [2]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [2]),
    .O(N3051)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8147<31>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [31]),
    .I3(\VexRiscv/CsrPlugin_mtval [31]),
    .I4(\VexRiscv/CsrPlugin_mcause_interrupt_8370 ),
    .O(N307)
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o5_SW0  (
    .I0(\VexRiscv/_zz_163_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/_zz_163_ [1]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/_zz_163_ [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N311)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o5  (
    .I0(N311),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/_zz_163_ [3]),
    .I3(\VexRiscv/_zz_163_ [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o5_SW0  (
    .I0(\VexRiscv/_zz_163_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I2(\VexRiscv/_zz_163_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(\VexRiscv/_zz_163_ [1]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(N313)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o5  (
    .I0(N313),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I2(\VexRiscv/_zz_163_ [2]),
    .I3(\VexRiscv/_zz_163_ [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_170_5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .O(N315)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_170_5  (
    .I0(N315),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_170_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_169_5_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .O(N317)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_169_5  (
    .I0(N317),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_169_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_168_5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I3(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .O(N319)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_168_5  (
    .I0(N319),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I3(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_168_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_167_5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I5(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .O(N3211)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_167_5  (
    .I0(N3211),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_167_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_166_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N323)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_166_5  (
    .I0(N323),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_166_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_165_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(N325)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_165_5  (
    .I0(N325),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_165_ )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/decode_SRC_USE_SUB_LESS_INV_506_o_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(N327)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10115555 ))
  \VexRiscv/decode_SRC_USE_SUB_LESS_INV_506_o  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(N327),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/decode_SRC_USE_SUB_LESS_INV_506_o_6772 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS191  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [17]),
    .I4(\VexRiscv/_zz_216_ [17]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS19 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS181  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [16]),
    .I4(\VexRiscv/_zz_216_ [16]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS18 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS171  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [15]),
    .I4(\VexRiscv/_zz_216_ [15]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS17 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS161  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [14]),
    .I4(\VexRiscv/_zz_216_ [14]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS16 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS151  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [13]),
    .I4(\VexRiscv/_zz_216_ [13]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS15 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS141  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [12]),
    .I4(\VexRiscv/_zz_216_ [12]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS14 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1321  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [9]),
    .I4(\VexRiscv/_zz_216_ [9]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS132 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1311  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [8]),
    .I4(\VexRiscv/_zz_216_ [8]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS131_9736 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1301  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [7]),
    .I4(\VexRiscv/_zz_216_ [7]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS130 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS131  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [11]),
    .I4(\VexRiscv/_zz_216_ [11]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS13 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1291  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [6]),
    .I4(\VexRiscv/_zz_216_ [6]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS129 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1281  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [5]),
    .I4(\VexRiscv/_zz_216_ [5]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS128 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1271  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [4]),
    .I4(\VexRiscv/_zz_216_ [4]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS127 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1261  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [3]),
    .I4(\VexRiscv/_zz_216_ [3]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS126 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1251  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [31]),
    .I4(\VexRiscv/_zz_216_ [31]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS125 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1241  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [30]),
    .I4(\VexRiscv/_zz_216_ [30]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS124 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1231  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [2]),
    .I4(\VexRiscv/_zz_216_ [2]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS123_9745 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1221  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [29]),
    .I4(\VexRiscv/_zz_216_ [29]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS122 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1211  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [28]),
    .I4(\VexRiscv/_zz_216_ [28]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS121_9747 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1201  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [27]),
    .I4(\VexRiscv/_zz_216_ [27]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS120 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS121  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [10]),
    .I4(\VexRiscv/_zz_216_ [10]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS12 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1191  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [26]),
    .I4(\VexRiscv/_zz_216_ [26]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS119 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1181  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [25]),
    .I4(\VexRiscv/_zz_216_ [25]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS118 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1171  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [24]),
    .I4(\VexRiscv/_zz_216_ [24]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS117 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1161  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [23]),
    .I4(\VexRiscv/_zz_216_ [23]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS116 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1151  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [22]),
    .I4(\VexRiscv/_zz_216_ [22]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS115 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11431  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [0]),
    .I4(\VexRiscv/_zz_216_ [0]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS1143_9755 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11411  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [9]),
    .I4(\VexRiscv/_zz_217_ [9]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1141_9756 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11401  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [8]),
    .I4(\VexRiscv/_zz_217_ [8]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1140 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1141  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [21]),
    .I4(\VexRiscv/_zz_216_ [21]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS114 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11391  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [7]),
    .I4(\VexRiscv/_zz_217_ [7]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1139 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11381  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [6]),
    .I4(\VexRiscv/_zz_217_ [6]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1138 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11371  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [5]),
    .I4(\VexRiscv/_zz_217_ [5]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1137 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11361  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [4]),
    .I4(\VexRiscv/_zz_217_ [4]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1136 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11351  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [3]),
    .I4(\VexRiscv/_zz_217_ [3]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1135 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11341  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [31]),
    .I4(\VexRiscv/_zz_217_ [31]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1134 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11331  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [30]),
    .I4(\VexRiscv/_zz_217_ [30]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1133_9765 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11321  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [2]),
    .I4(\VexRiscv/_zz_217_ [2]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1132 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11311  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [29]),
    .I4(\VexRiscv/_zz_217_ [29]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1131_9767 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11301  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [28]),
    .I4(\VexRiscv/_zz_217_ [28]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1130 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1131  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [20]),
    .I4(\VexRiscv/_zz_216_ [20]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS113 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11291  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [27]),
    .I4(\VexRiscv/_zz_217_ [27]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1129 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11281  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [26]),
    .I4(\VexRiscv/_zz_217_ [26]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1128 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11271  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [25]),
    .I4(\VexRiscv/_zz_217_ [25]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1127 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11261  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [24]),
    .I4(\VexRiscv/_zz_217_ [24]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1126 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11251  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [23]),
    .I4(\VexRiscv/_zz_217_ [23]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1125 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11241  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [22]),
    .I4(\VexRiscv/_zz_217_ [22]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1124 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11231  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [21]),
    .I4(\VexRiscv/_zz_217_ [21]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1123_9776 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11221  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [20]),
    .I4(\VexRiscv/_zz_217_ [20]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1122 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11211  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [1]),
    .I4(\VexRiscv/_zz_217_ [1]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1121_9778 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11201  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [19]),
    .I4(\VexRiscv/_zz_217_ [19]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1120 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1121  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [1]),
    .I4(\VexRiscv/_zz_216_ [1]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS112 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11191  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [18]),
    .I4(\VexRiscv/_zz_217_ [18]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1119 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11181  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [17]),
    .I4(\VexRiscv/_zz_217_ [17]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1118 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11171  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [16]),
    .I4(\VexRiscv/_zz_217_ [16]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1117 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11161  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [15]),
    .I4(\VexRiscv/_zz_217_ [15]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1116 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11151  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [14]),
    .I4(\VexRiscv/_zz_217_ [14]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1115 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11141  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [13]),
    .I4(\VexRiscv/_zz_217_ [13]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1114 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11131  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [12]),
    .I4(\VexRiscv/_zz_217_ [12]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1113_9787 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11121  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [11]),
    .I4(\VexRiscv/_zz_217_ [11]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1112 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11111  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [10]),
    .I4(\VexRiscv/_zz_217_ [10]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1111_9789 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS11101  (
    .I0(\VexRiscv/_zz_161_110 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [0]),
    .I4(\VexRiscv/_zz_217_ [0]),
    .I5(\VexRiscv/_zz_162_110 ),
    .O(\VexRiscv/Mmux_decode_RS1110 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1111  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [19]),
    .I4(\VexRiscv/_zz_216_ [19]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS111 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \VexRiscv/Mmux_decode_RS1101  (
    .I0(\VexRiscv/_zz_161_261 ),
    .I1(\VexRiscv/zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o ),
    .I2(\VexRiscv/_zz_162__8569 ),
    .I3(\VexRiscv/_zz_164_ [18]),
    .I4(\VexRiscv/_zz_216_ [18]),
    .I5(\VexRiscv/_zz_162_261 ),
    .O(\VexRiscv/Mmux_decode_RS110 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT9  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10172 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10173 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10174 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT8  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10175 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10176 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10177 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT7  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10178 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10179 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10180 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT6  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10181 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10182 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10183 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT5  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10184 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10185 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10186 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT4  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10187 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10188 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10189 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT32  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10196 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10197 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10198 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT31  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10199 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10200 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10201 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT30  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10202 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10203 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10204 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT3  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10190 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10191 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10192 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT29  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10205 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10206 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10207 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT28  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10208 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10209 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10210 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT27  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10211 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10212 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10213 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT26  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10214 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10215 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10216 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT25  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10129 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10131 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10132 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT24  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10133 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10134 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10135 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT23  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10217 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10218 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10219 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT22  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10136 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10137 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10138 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT21  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10139 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10140 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10141 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT20  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10142 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10143 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10144 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT2  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10193 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10194 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10195 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT19  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10145 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10146 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10147 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT18  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10148 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10149 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10150 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT17  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10151 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10152 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10153 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT16  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10154 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10155 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10156 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT15  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10157 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10158 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10159 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT14  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10160 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10161 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10162 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT13  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10163 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10164 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10165 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10166 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10167 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10168 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT10  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10169 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10170 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10171 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [18]),
    .I1(\VexRiscv/decode_to_execute_RS2 [19]),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .I3(\VexRiscv/decode_to_execute_RS2 [17]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .I5(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o1_9823 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o2  (
    .I0(\VexRiscv/decode_to_execute_RS2 [24]),
    .I1(\VexRiscv/decode_to_execute_RS2 [25]),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .I3(\VexRiscv/decode_to_execute_RS2 [23]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .I5(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o2_9824 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o3  (
    .I0(\VexRiscv/decode_to_execute_RS2 [4]),
    .I1(\VexRiscv/decode_to_execute_RS2 [5]),
    .I2(\VexRiscv/decode_to_execute_RS2 [2]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .I4(\VexRiscv/decode_to_execute_RS2 [0]),
    .I5(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o3_9825 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o4  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_RS2 [13]),
    .I2(\VexRiscv/decode_to_execute_RS2 [10]),
    .I3(\VexRiscv/decode_to_execute_RS2 [11]),
    .I4(\VexRiscv/decode_to_execute_RS2 [6]),
    .I5(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o4_9826 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o5  (
    .I0(\VexRiscv/decode_to_execute_RS2 [30]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_RS2 [28]),
    .I3(\VexRiscv/decode_to_execute_RS2 [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .I5(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o5_9827 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o6  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [9]),
    .I2(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o6_9828 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o7  (
    .I0(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o5_9827 ),
    .I1(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o6_9828 ),
    .I2(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o1_9823 ),
    .I3(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o2_9824 ),
    .I4(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o3_9825 ),
    .I5(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o4_9826 ),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o7_9829 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \VexRiscv/_zz_225__SW0  (
    .I0(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .O(N389)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \VexRiscv/_zz_225_  (
    .I0(N389),
    .I1(\VexRiscv/_zz_157_ [2]),
    .I2(\VexRiscv/_zz_157_ [3]),
    .I3(\VexRiscv/_zz_157_ [4]),
    .I4(\VexRiscv/_zz_157_ [0]),
    .I5(\VexRiscv/_zz_157_ [1]),
    .O(\VexRiscv/_zz_225__7427 )
  );
  LUT6 #(
    .INIT ( 64'h888088808880888A ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1891_o1  (
    .I0(\VexRiscv/_n5130 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/decode_arbitration_isStuck ),
    .I5(N391),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1891_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_12_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1]),
    .O(N395)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_23_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2]),
    .O(N397)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_26_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3]),
    .O(N399)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_27_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4]),
    .O(N4011)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_28_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5]),
    .O(N4031)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_29_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6]),
    .O(N4051)
  );
  LUT6 #(
    .INIT ( 64'h20AA22A888028A00 ))
  \VexRiscv/_zz_173_1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/execute_BranchPlugin_eq ),
    .I5(\VexRiscv/execute_SrcPlugin_less ),
    .O(\VexRiscv/_zz_173_1_9838 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \VexRiscv/_zz_236__SW0  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8567 ),
    .O(N4091)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00004000 ))
  \VexRiscv/_zz_236_  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(N4091),
    .I2(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8570 ),
    .I3(\VexRiscv/CsrPlugin_interrupt_valid_8450 ),
    .I4(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I5(\VexRiscv/CsrPlugin_hadException_8564 ),
    .O(\VexRiscv/_zz_236__7819 )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N4131),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N4141),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N4151),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N4161),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N4171),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N4181),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_225),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_226),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_227),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_211),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_212),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_213),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_214),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_215),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_216),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_217),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_218),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_219),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_220),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_221),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_222),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_223),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_224),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2289),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3071),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_3052),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3713),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3714),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_9882),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1285)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .I1(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_9882)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_9883),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2286)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_9885),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2287)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_glue_ce_9884),
    .I1(opsis_i2c_data_drv_en),
    .O(opsis_i2c_data_drv_glue_set_9885)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_9886),
    .R(sys_rst),
    .Q(suart_tx_busy_2288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_9887),
    .R(sys_rst),
    .Q(suart_tx_pending_2291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_9888),
    .R(sys_rst),
    .Q(suart_rx_busy_2290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_9889),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_9890),
    .R(sys_rst),
    .Q(suart_rx_pending_2292)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_9891),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_9892),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2295)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_9893),
    .S(sys_rst),
    .Q(spiflash_cs_n_2296)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9894),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2299)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9895),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2301)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9896),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2302)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9897),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2306)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9898),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2304)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9899),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9900),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9901),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2311)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9902),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2314)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9903),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2312)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9904),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2316)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9905),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9906),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9907),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2321)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9908),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9909),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2327)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9910),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2324)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9911),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2326)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9912),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2331)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9913),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2329)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9914),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2332)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9915),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2334)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9916),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2336)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_9917),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2347)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9918),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2337)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_9919),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2346)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_9920),
    .R(sys_rst),
    .Q(basesoc_grant_2348)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_9921),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_9922),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1284)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_10119),
    .I1(half_rate_phy_record0_odt_BRB1_10120),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_10121),
    .I1(half_rate_phy_record0_odt_BRB1_10120),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_10122),
    .I1(half_rate_phy_record0_odt_BRB1_10120),
    .O(half_rate_phy_record0_cke)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_9923),
    .S(sys_rst),
    .Q(suart_tx_2289)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_9924),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_9925),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_9926),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_9927),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_9928),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_9929),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_9930),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_9931),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2333)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9932),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9933),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9934),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9935),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9936),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9937),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9938),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9939),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9940),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9941),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9942),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9943),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9944),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9945),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_9946),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2345)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9947),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9948),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_9949),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_9950),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_9951),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_9952),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_9953),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_9954),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_9955),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_9956),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_9957),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<2> ),
    .R(\VexRiscv/_n4993 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<1> ),
    .R(\VexRiscv/_n4993 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<0> ),
    .R(\VexRiscv/_n4993 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_done  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9958 ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_784_o ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9958 )
  );
  FDR   \VexRiscv/CsrPlugin_interrupt_valid  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_valid_glue_set_9959 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/CsrPlugin_interrupt_valid_8450 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_decodeRemoved  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9960 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_7873 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9961 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7874 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8824 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9963 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 )
  );
  FDS   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9964 ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8875 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6117_cy<3>_rt_9966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6117_cy<6>_rt_9967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6117_cy<8>_rt_9968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6117_cy<16>_rt_9969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6117_cy<19>_rt_9970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6117_cy<21>_rt_9971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6117_cy<22>_rt_9972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6117_cy<24>_rt_9973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6117_cy<25>_rt_9974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6117_cy<26>_rt_9975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6117_cy<27>_rt_9976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6117_cy<28>_rt_9977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6117_cy<29>_rt_9978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6117_cy<30>_rt_9979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6117_cy<31>_rt_9980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6121_cy<3>_rt_9981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6121_cy<6>_rt_9982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6121_cy<8>_rt_9983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6121_cy<16>_rt_9984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6121_cy<19>_rt_9985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6121_cy<21>_rt_9986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6121_cy<22>_rt_9987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6121_cy<24>_rt_9988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6121_cy<25>_rt_9989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6121_cy<26>_rt_9990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6121_cy<27>_rt_9991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6121_cy<28>_rt_9992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6121_cy<29>_rt_9993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6121_cy<30>_rt_9994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6121_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6121_cy<31>_rt_9995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<1>_rt  (
    .I0(spiflash_clk_5512),
    .O(\Madd_n6193_cy<1>_rt_9996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5513),
    .O(\Madd_n6193_cy<2>_rt_9997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2400),
    .O(\Madd_n6193_cy<3>_rt_9998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2399),
    .O(\Madd_n6193_cy<4>_rt_9999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2398),
    .O(\Madd_n6193_cy<5>_rt_10000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2397),
    .O(\Madd_n6193_cy<6>_rt_10001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2396),
    .O(\Madd_n6193_cy<7>_rt_10002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2395),
    .O(\Madd_n6193_cy<8>_rt_10003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2394),
    .O(\Madd_n6193_cy<9>_rt_10004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2393),
    .O(\Madd_n6193_cy<10>_rt_10005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2392),
    .O(\Madd_n6193_cy<11>_rt_10006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2391),
    .O(\Madd_n6193_cy<12>_rt_10007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2390),
    .O(\Madd_n6193_cy<13>_rt_10008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2389),
    .O(\Madd_n6193_cy<14>_rt_10009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2388),
    .O(\Madd_n6193_cy<15>_rt_10010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2387),
    .O(\Madd_n6193_cy<16>_rt_10011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2386),
    .O(\Madd_n6193_cy<17>_rt_10012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2385),
    .O(\Madd_n6193_cy<18>_rt_10013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2384),
    .O(\Madd_n6193_cy<19>_rt_10014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2383),
    .O(\Madd_n6193_cy<20>_rt_10015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2382),
    .O(\Madd_n6193_cy<21>_rt_10016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2381),
    .O(\Madd_n6193_cy<22>_rt_10017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6193_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2380),
    .O(\Madd_n6193_cy<23>_rt_10018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_10019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_10020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_10021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_10022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_10023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_10024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_10025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_10026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10037 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10039 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<30>_rt_10050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<29>_rt_10051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<28>_rt_10052 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<27>_rt_10053 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<26>_rt_10054 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<25>_rt_10055 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<24>_rt_10056 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<23>_rt_10057 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<22>_rt_10058 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<21>_rt_10059 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<20>_rt_10060 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<19>_rt_10061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<18>_rt_10062 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<17>_rt_10063 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<16>_rt_10064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<15>_rt_10065 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<14>_rt_10066 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<13>_rt_10067 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<12>_rt_10068 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<11>_rt_10069 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<10>_rt_10070 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<9>_rt_10071 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<8>_rt_10072 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<7>_rt_10073 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<6>_rt_10074 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<5>_rt_10075 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<4>_rt_10076 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_cy<3>_rt_10077 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10078 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<31>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT_xor<31>_rt_10079 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_10080),
    .R(sys_rst),
    .Q(spiflash_clk_5512)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_10081),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1377)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank3_fx2_reset_out0_re),
    .I1(opsis_i2c_fx2_reset_storage_full_2183),
    .I2(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_10082)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_10082),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2183)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsisi2c_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank3_mux_sel0_re),
    .I1(opsisi2c_storage_full_2199),
    .I2(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_10083)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_10083),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2199)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_10084),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2269)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2268),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_10085)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_10085),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_10086),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2270)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1479),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_10087)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_10087),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1479)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_10088),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1480)
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10089 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7919 )
  );
  FDR   \VexRiscv/memory_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/memory_arbitration_isValid_rstpot_10090 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/memory_arbitration_isValid_7879 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/execute_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/_n5204_inv ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/execute_arbitration_isValid_rstpot_10091 )
  );
  FDR   \VexRiscv/execute_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/execute_arbitration_isValid_rstpot_10091 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/execute_arbitration_isValid_7880 )
  );
  FDR   \VexRiscv/execute_LightShifterPlugin_isActive  (
    .C(sys_clk),
    .D(\VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10092 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/execute_LightShifterPlugin_isActive_7918 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_10093),
    .Q(basesoc_sram_bus_ack_872)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_10094),
    .Q(opsis_i2c_slave_addr_re_1246)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10095),
    .Q(basesoc_interface_we_1292)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sel (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_sel_rstpot_10096),
    .Q(half_rate_phy_phase_sel_238)
  );
  FD   \VexRiscv/CsrPlugin_mip_MSIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_10097 ),
    .Q(\VexRiscv/CsrPlugin_mip_MSIP_8517 )
  );
  FD   \VexRiscv/CsrPlugin_mip_MEIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MEIP_rstpot ),
    .Q(\VexRiscv/CsrPlugin_mip_MEIP_8609 )
  );
  FD   \VexRiscv/CsrPlugin_interrupt_code_3  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10099 ),
    .Q(\VexRiscv/CsrPlugin_interrupt_code [3])
  );
  FD   \VexRiscv/_zz_204_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_204__rstpot_10100 ),
    .Q(\VexRiscv/_zz_204__8518 )
  );
  FD   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10101 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 )
  );
  FD   \VexRiscv/_zz_162_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_162__rstpot_10102 ),
    .Q(\VexRiscv/_zz_162__8569 )
  );
  FD   \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10103 ),
    .Q(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_en111_FRB (
    .C(sys_clk),
    .D(N442),
    .R(sys_rst),
    .Q(half_rate_phy_rddata_en111_FRB_6096)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record0_ras_n_BRB5_10264),
    .I2(half_rate_phy_record0_ras_n_BRB6_10265),
    .O(N465)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB4_10247),
    .I2(ddram_ras_n_BRB4_10255),
    .I3(ddram_ras_n_BRB5_10256),
    .I4(ddram_cas_n_BRB7_10250),
    .O(N502)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record0_cas_n_BRB1_10266),
    .I2(half_rate_phy_record0_cas_n_BRB4_10267),
    .O(N4701)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record0_we_n_BRB1_10268),
    .I2(half_rate_phy_record0_we_n_BRB4_10269),
    .O(N4751)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB4_10247),
    .I2(ddram_we_n_BRB4_10259),
    .I3(ddram_we_n_BRB5_10260),
    .I4(ddram_cas_n_BRB7_10250),
    .O(N505)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re11 (
    .I0(half_rate_phy_rddata_en111_FRB_1_10450),
    .I1(basesoc_interface_we_1_10448),
    .I2(basesoc_interface_adr_5_1_10449),
    .I3(basesoc_interface_adr_2_1_10441),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record1_cas_n_BRB4_10270),
    .I2(half_rate_phy_record1_cas_n_BRB9_10271),
    .O(N4801)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record1_ras_n_BRB1_10272),
    .I2(half_rate_phy_record1_ras_n_BRB4_10273),
    .O(N4851)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB8_10251),
    .I2(ddram_ras_n_BRB8_10257),
    .I3(ddram_ras_n_BRB9_10258),
    .I4(ddram_cas_n_BRB11_10254),
    .O(N503)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10120),
    .I1(half_rate_phy_record1_we_n_BRB1_10274),
    .I2(half_rate_phy_record1_we_n_BRB4_10275),
    .O(N4901)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB8_10251),
    .I2(ddram_we_n_BRB8_10261),
    .I3(ddram_we_n_BRB9_10262),
    .I4(ddram_cas_n_BRB11_10254),
    .O(N506)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_2_2_10454),
    .I1(basesoc_interface_adr_0_1_10455),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .I3(half_rate_phy_rddata_en111_FRB_6096),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1292),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB  (
    .C(sys_clk),
    .D(N458),
    .R(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB  (
    .C(sys_clk),
    .D(N459),
    .R(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n100472_FRB (
    .C(sys_clk),
    .D(N460),
    .R(sys_rst),
    .Q(_n100472_FRB_9397)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_10108)
  );
  FD   half_rate_phy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_ras_n_BRB1_10109)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_10114)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_10119)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_3_10463),
    .Q(half_rate_phy_record0_odt_BRB1_10120)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_10121)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_10122)
  );
  FD   ddram_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_sel_238),
    .Q(ddram_cas_n_BRB0_10123)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_n4991 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10128 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [31]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10129 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10130 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10131 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3571),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10132 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [30]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10133 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10134 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3591),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10135 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [29]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10136 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10137 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3631),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10138 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [28]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10139 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10140 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3651),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10141 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [27]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10142 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10143 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3671),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10144 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [26]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10145 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10146 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N371),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10147 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [25]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10148 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10149 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N373),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10150 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [24]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10151 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10152 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N375),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10153 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [23]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10154 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10155 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N377),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10156 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [22]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10157 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10158 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N379),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10159 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [21]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10160 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10161 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3811),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10162 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [20]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10163 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10164 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N383),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10165 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [19]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10166 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10167 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N385),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10168 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [18]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10169 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10170 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N387),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10171 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [17]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10172 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10173 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N329),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10174 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [16]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10175 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10176 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N331),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10177 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [15]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10178 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10179 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N333),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10180 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [14]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10181 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10182 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N335),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10183 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [13]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10184 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10185 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N337),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10186 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [12]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10187 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10188 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3391),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10189 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [11]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10190 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10191 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3471),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10192 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [10]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10193 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10194 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3691),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10195 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [9]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10196 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10197 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3411),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10198 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [8]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10199 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10200 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3431),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10201 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [7]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10202 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10203 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3451),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10204 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [6]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10205 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10206 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3491),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10207 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [5]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10208 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10209 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3511),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10210 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [4]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10211 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10212 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3531),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10213 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [3]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10214 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10215 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3551),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10216 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_zz_117_ [2]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10217 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10218 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(N3611),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10219 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10220 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10221 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10222 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .R(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_10223)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(refresher_state_FSM_FFd2_1298),
    .Q(new_master_wdata_ready0_BRB1_10224)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o4_9004),
    .Q(new_master_wdata_ready0_BRB2_10225)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o12),
    .Q(new_master_wdata_ready0_BRB3_10226)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896),
    .Q(new_master_wdata_ready0_BRB4_10227)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o3_9003),
    .Q(new_master_wdata_ready0_BRB5_10228)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/_n50001 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10229 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10230 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10231 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5026_inv ),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10232 )
  );
  LUT5 #(
    .INIT ( 32'h888A8880 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot  (
    .I0(\VexRiscv/_n5000 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7919 ),
    .I2(\VexRiscv/execute_arbitration_haltItself ),
    .I3(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I4(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10089 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFFFFFFFFFFFFF ))
  half_rate_phy_dfi_p1_wrdata_en1_SW0 (
    .I0(basesoc_interface_adr_4_1_10452),
    .I1(basesoc_interface_adr_5_2_10453),
    .I2(basesoc_interface_adr_2_1_10441),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .I5(half_rate_phy_rddata_en111_FRB_2_10462),
    .O(N6861)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAEAAAEFAAEA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_254),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_1203),
    .I2(basesoc_sdram_storage_full_0_2_10458),
    .I3(phase_sel_3_10460),
    .I4(basesoc_interface_we_2_10464),
    .I5(N6861),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \VexRiscv/decode_arbitration_isStuck10  (
    .I0(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 ),
    .I1(N6881),
    .I2(\VexRiscv/_zz_225__7427 ),
    .I3(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .I4(\VexRiscv/decode_arbitration_isStuck9_9482 ),
    .I5(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .O(\VexRiscv/decode_arbitration_isStuck )
  );
  LUT4 #(
    .INIT ( 16'hF8FF ))
  \VexRiscv/_n5120_inv1  (
    .I0(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I1(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I3(\VexRiscv/_n50002 ),
    .O(\VexRiscv/_n5120_inv )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_vexriscv_dbus_ack2_SW0 (
    .I0(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I1(\VexRiscv/execute_to_memory_MEMORY_STORE_8232 ),
    .O(N690)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_wait11_SW0 (
    .I0(basesoc_sram_bus_ack_872),
    .I1(basesoc_rom_bus_ack_871),
    .I2(basesoc_bus_wishbone_ack_1377),
    .O(N692)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFEFEFEFEFEFE ))
  basesoc_vexriscv_dbus_ack11 (
    .I0(basesoc_done),
    .I1(spiflash_bus_ack_2297),
    .I2(N692),
    .I3(cache_state_FSM_FFd2_5116),
    .I4(cache_state_FSM_FFd3_5115),
    .I5(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(basesoc_vexriscv_dbus_ack1)
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_10237 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 )
  );
  FDR   \VexRiscv/_zz_116_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_116__rstpot_10238 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_116__7921 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA0008FFFFFFFF ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_samplePcNext11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I1(\VexRiscv/_zz_108__8611 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ),
    .I3(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I4(\VexRiscv/_zz_114__7875 ),
    .I5(\VexRiscv/_n5000 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_samplePcNext )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid11  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/_n50001 ),
    .I2(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/_n5023 ),
    .I5(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 )
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_cas_n_BRB5 (
    .C(sdram_half_clk),
    .D(phase_sel_252),
    .Q(half_rate_phy_record1_cas_n_BRB5_10239)
  );
  FD   half_rate_phy_record1_cas_n_BRB6 (
    .C(sdram_half_clk),
    .D(\basesoc_interface_adr[4] ),
    .Q(half_rate_phy_record1_cas_n_BRB6_10240)
  );
  FD   half_rate_phy_record1_cas_n_BRB7 (
    .C(sdram_half_clk),
    .D(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1_6099),
    .Q(half_rate_phy_record1_cas_n_BRB7_10241)
  );
  FD   half_rate_phy_record1_cas_n_BRB8 (
    .C(sdram_half_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .Q(half_rate_phy_record1_cas_n_BRB8_10242)
  );
  FD   half_rate_phy_record0_ras_n_BRB7 (
    .C(sdram_half_clk),
    .D(\basesoc_interface_adr[3] ),
    .Q(half_rate_phy_record0_ras_n_BRB7_10243)
  );
  FD   half_rate_phy_record0_ras_n_BRB9 (
    .C(sdram_half_clk),
    .D(_n100472_FRB_9397),
    .Q(half_rate_phy_record0_ras_n_BRB9_10244)
  );
  FD   half_rate_phy_record0_ras_n_BRB10 (
    .C(sdram_half_clk),
    .D(_n100471_9396),
    .Q(half_rate_phy_record0_ras_n_BRB10_10245)
  );
  FD   ddram_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_ras_n_BRB1_10109),
    .Q(ddram_cas_n_BRB4_10247)
  );
  FD   ddram_cas_n_BRB6 (
    .C(sdram_half_clk),
    .D(N4701),
    .Q(ddram_cas_n_BRB6_10249)
  );
  FD   ddram_cas_n_BRB7 (
    .C(sdram_half_clk),
    .D(N4661),
    .Q(ddram_cas_n_BRB7_10250)
  );
  FD   ddram_cas_n_BRB8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_cas_n_BRB1_10114),
    .Q(ddram_cas_n_BRB8_10251)
  );
  FD   ddram_cas_n_BRB10 (
    .C(sdram_half_clk),
    .D(N4801),
    .Q(ddram_cas_n_BRB10_10253)
  );
  FD   ddram_cas_n_BRB11 (
    .C(sdram_half_clk),
    .D(N4811),
    .Q(ddram_cas_n_BRB11_10254)
  );
  FD   ddram_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(N465),
    .Q(ddram_ras_n_BRB5_10256)
  );
  FD   ddram_ras_n_BRB9 (
    .C(sdram_half_clk),
    .D(N4851),
    .Q(ddram_ras_n_BRB9_10258)
  );
  FD   ddram_we_n_BRB5 (
    .C(sdram_half_clk),
    .D(N4751),
    .Q(ddram_we_n_BRB5_10260)
  );
  FD   ddram_we_n_BRB9 (
    .C(sdram_half_clk),
    .D(N4901),
    .Q(ddram_we_n_BRB9_10262)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_10223),
    .R(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_10263)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB5_10264)
  );
  FD   half_rate_phy_record0_ras_n_BRB6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_ras_n_1278),
    .Q(half_rate_phy_record0_ras_n_BRB6_10265)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB1_10266)
  );
  FD   half_rate_phy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_cas_n_1277),
    .Q(half_rate_phy_record0_cas_n_BRB4_10267)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record0_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB1_10268)
  );
  FD   half_rate_phy_record0_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_we_n_1279),
    .Q(half_rate_phy_record0_we_n_BRB4_10269)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .Q(half_rate_phy_record1_cas_n_BRB4_10270)
  );
  FD   half_rate_phy_record1_cas_n_BRB9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_cas_n_1280),
    .Q(half_rate_phy_record1_cas_n_BRB9_10271)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .Q(half_rate_phy_record1_ras_n_BRB1_10272)
  );
  FD   half_rate_phy_record1_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_ras_n_1281),
    .Q(half_rate_phy_record1_ras_n_BRB4_10273)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .Q(half_rate_phy_record1_we_n_BRB1_10274)
  );
  FD   half_rate_phy_record1_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_we_n_1282),
    .Q(half_rate_phy_record1_we_n_BRB4_10275)
  );
  FD   half_rate_phy_rddata_sr_5_BRB10 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_en1_6071),
    .Q(half_rate_phy_rddata_sr_5_BRB10_10276)
  );
  FD   new_master_rdata_valid0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o11),
    .Q(new_master_rdata_valid0_BRB3_10277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_10263),
    .R(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_10278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_10278),
    .R(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_10285)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N7921),
    .Q(new_master_rdata_valid3_BRB2_10287)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N7951),
    .Q(new_master_rdata_valid3_BRB5_10290)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N8001),
    .Q(new_master_rdata_valid2_BRB6_10291)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N8011),
    .Q(new_master_rdata_valid2_BRB7_10292)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N8131),
    .Q(half_rate_phy_rddata_sr_1_BRB4_10300)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N8141),
    .Q(half_rate_phy_rddata_sr_1_BRB5_10301)
  );
  FD   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .D(N8521),
    .Q(half_rate_phy_rddata_sr_2_BRB5_10312)
  );
  FDR   \VexRiscv/_zz_114_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_114__rstpot_10334 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .Q(\VexRiscv/_zz_114__7875 )
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_10335),
    .Q(wr_data_en_d_254)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_7819 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100001 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(sys_rst),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n10000)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100061 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(sys_rst),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n10006)
  );
  LUT6 #(
    .INIT ( 64'hAAAAD959AAAA9919 ))
  _n10253_inv3 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(_n10253_inv2_9197),
    .I4(n0594),
    .I5(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(_n10253_inv)
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(n0594),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h20FF ))
  _n10278_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2312),
    .O(_n10278_inv)
  );
  LUT4 #(
    .INIT ( 16'h20FF ))
  _n10296_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .O(_n10296_inv)
  );
  LUT5 #(
    .INIT ( 32'h5DDDA222 ))
  _n10235_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(_n10235_inv)
  );
  LUT6 #(
    .INIT ( 64'hCCCCC8CC00000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready111 (
    .I0(basesoc_sdram_trrdcon_ready_2346),
    .I1(_n6660),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I5(rhs_array_muxed0),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_ready11)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_SW0 (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .I2(bankmachine3_state_FSM_FFd1_1303),
    .I3(Mmux_array_muxed12111_6052),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .O(N900)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFBFA ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we10 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(N900),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8_9424),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9422),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I3(\bankmachine6_state_FSM_FFd1-In2 ),
    .I4(bankmachine6_state_FSM_FFd3_5150),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9418)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce_3668),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce_3695),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'hDDDDD0DD88888088 ))
  \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1  (
    .I0(\VexRiscv/execute_arbitration_isStuck_inv ),
    .I1(\VexRiscv/_zz_453_ ),
    .I2(\VexRiscv/execute_arbitration_haltItself ),
    .I3(\VexRiscv/_n5023<1>113 ),
    .I4(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I5(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7878 ),
    .O(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10103 )
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(_n10724_inv),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9894)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(_n10734_inv),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9898)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(_n10744_inv),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9900)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(_n10754_inv),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9902)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(_n10764_inv),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9906)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(_n10774_inv),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9910)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(_n10784_inv),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9913)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(_n10794_inv),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(sys_rst),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9915)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n10806_inv),
    .I1(_n6660),
    .I2(rhs_array_muxed10),
    .I3(sys_rst),
    .I4(rhs_array_muxed6),
    .I5(basesoc_sdram_twtrcon_ready_2347),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_9917)
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \VexRiscv/execute_LightShifterPlugin_isActive_rstpot  (
    .I0(\VexRiscv/_n5130 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I2(\VexRiscv/_zz_225__7427 ),
    .I3(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I4(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 ),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10092 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_286_o),
    .I1(basesoc_zero_old_trigger_930),
    .I2(basesoc_zero_pending_2286),
    .I3(basesoc_zero_clear),
    .O(basesoc_zero_pending_glue_set_9883)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_old_trigger_998),
    .I1(suart_tx_fifo_wrport_we1),
    .I2(suart_tx_pending_2291),
    .I3(suart_tx_clear),
    .O(suart_tx_pending_glue_set_9887)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_999),
    .I1(suart_rx_fifo_readable_2294),
    .I2(suart_rx_pending_2292),
    .I3(suart_rx_clear),
    .O(suart_rx_pending_glue_set_9890)
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \VexRiscv/CsrPlugin_interrupt_valid_glue_set  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MIE_7917 ),
    .I1(\VexRiscv/CsrPlugin_mie_MEIE_7915 ),
    .I2(\VexRiscv/CsrPlugin_mip_MEIP_8609 ),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_7913 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_8517 ),
    .O(\VexRiscv/CsrPlugin_interrupt_valid_glue_set_9959 )
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1294),
    .I1(opsisi2c_state_FSM_FFd4_1296),
    .I2(opsisi2c_state_FSM_FFd3_1295),
    .I3(opsisi2c_state_FSM_FFd1_1293),
    .I4(opsis_i2c_data_bit_1480),
    .I5(opsis_i2c_data_drv_2287),
    .O(opsis_i2c_sda_drv_reg_glue_set_9922)
  );
  LUT6 #(
    .INIT ( 64'hFFAA2AAA2AAA2AAA ))
  \VexRiscv/CsrPlugin_interrupt_code_3_rstpot  (
    .I0(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .I1(\VexRiscv/CsrPlugin_mie_MSIE_7913 ),
    .I2(\VexRiscv/CsrPlugin_mip_MSIP_8517 ),
    .I3(\VexRiscv/CsrPlugin_mstatus_MIE_7917 ),
    .I4(\VexRiscv/CsrPlugin_mip_MEIP_8609 ),
    .I5(\VexRiscv/CsrPlugin_mie_MEIE_7915 ),
    .O(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10099 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_31__SW1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .O(N902)
  );
  LUT6 #(
    .INIT ( 64'h7DFF28FF7DAA7DAA ))
  \VexRiscv/_zz_31_  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(N902),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I5(\VexRiscv/_zz_173_1_9838 ),
    .O(\VexRiscv/_zz_31__7206 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/_zz_204__rstpot  (
    .I0(basesoc_vexriscv_ibus_cyc),
    .I1(basesoc_grant_2348),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .I3(basesoc_vexriscv_dbus_ack1),
    .O(\VexRiscv/_zz_204__rstpot_10100 )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  suart_rx_fifo_readable_glue_set (
    .I0(suart_rx_clear),
    .I1(suart_rx_fifo_readable_2294),
    .I2(_n101982),
    .O(suart_rx_fifo_readable_glue_set_9889)
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<11>  (
    .I0(\VexRiscv/_zz_157_ [11]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h0000776E00000000 ))
  opsis_i2c_data_drv_glue_ce (
    .I0(opsisi2c_state_FSM_FFd1_1293),
    .I1(opsisi2c_state_FSM_FFd2_1294),
    .I2(opsisi2c_state_FSM_FFd4_1296),
    .I3(opsisi2c_state_FSM_FFd3_1295),
    .I4(Mmux_opsis_i2c_data_drv_stop11),
    .I5(opsis_i2c_data_drv_2287),
    .O(opsis_i2c_data_drv_glue_ce_9884)
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  spiflash_bus_ack_glue_set (
    .I0(_n100841),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_bus_ack_2297),
    .I4(\spiflash_counter[7]_PWR_1_o_equal_1715_o ),
    .O(spiflash_bus_ack_glue_set_9891)
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<5>  (
    .I0(\VexRiscv/_zz_157_ [5]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<6>  (
    .I0(\VexRiscv/_zz_157_ [6]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<7>  (
    .I0(\VexRiscv/_zz_157_ [7]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<8>  (
    .I0(\VexRiscv/_zz_157_ [8]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<9>  (
    .I0(\VexRiscv/_zz_157_ [9]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_290__Madd_lut<10>  (
    .I0(\VexRiscv/_zz_157_ [10]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [10])
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .I1(\VexRiscv/_zz_116__7921 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9963 )
  );
  LUT6 #(
    .INIT ( 64'h08807DF5088028A0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_RS1 [1]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I2(sys_rst),
    .I3(basesoc_grant_2348),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_10095)
  );
  LUT5 #(
    .INIT ( 32'hD5558000 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot  (
    .I0(\VexRiscv/_n5120_inv ),
    .I1(\VexRiscv/_n5000 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7874 ),
    .I4(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_10237 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_116__rstpot  (
    .I0(\VexRiscv/_n5120_inv ),
    .I1(\VexRiscv/_zz_116__7921 ),
    .I2(\VexRiscv/_n5000 ),
    .I3(\VexRiscv/_zz_114__7875 ),
    .O(\VexRiscv/_zz_116__rstpot_10238 )
  );
  LUT6 #(
    .INIT ( 64'h555D555500080000 ))
  \VexRiscv/memory_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/_n5207_inv ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/_n5130 ),
    .I5(\VexRiscv/memory_arbitration_isValid_7879 ),
    .O(\VexRiscv/memory_arbitration_isValid_rstpot_10090 )
  );
  LUT5 #(
    .INIT ( 32'h96996669 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_wrport_we),
    .I2(Mcount_suart_rx_fifo_level0_lut[3]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(\Mcount_suart_rx_fifo_level0_xor<4>12 ),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<2>  (
    .I0(\VexRiscv/_zz_117_ [2]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<3>  (
    .I0(\VexRiscv/_zz_117_ [3]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<4>  (
    .I0(\VexRiscv/_zz_117_ [4]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<11>  (
    .I0(\VexRiscv/_zz_117_ [11]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<12>  (
    .I0(\VexRiscv/_zz_117_ [12]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<13>  (
    .I0(\VexRiscv/_zz_117_ [13]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<14>  (
    .I0(\VexRiscv/_zz_117_ [14]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<15>  (
    .I0(\VexRiscv/_zz_117_ [15]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<16>  (
    .I0(\VexRiscv/_zz_117_ [16]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<17>  (
    .I0(\VexRiscv/_zz_117_ [17]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<18>  (
    .I0(\VexRiscv/_zz_117_ [18]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<19>  (
    .I0(\VexRiscv/_zz_117_ [19]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_408_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<0>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__1_7837 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .O(\VexRiscv/Madd__zz_315__lut [0])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<1>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__2_7838 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .O(\VexRiscv/Madd__zz_315__lut [1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<2>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__3_7839 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .O(\VexRiscv/Madd__zz_315__lut [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<3>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__4_7840 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .O(\VexRiscv/Madd__zz_315__lut [3])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<4>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__5_7841 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .O(\VexRiscv/Madd__zz_315__lut [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<5>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__6_7842 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .O(\VexRiscv/Madd__zz_315__lut [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<6>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__7_7843 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .O(\VexRiscv/Madd__zz_315__lut [6])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<7>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__8_7844 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .O(\VexRiscv/Madd__zz_315__lut [7])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<8>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__9_7845 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .O(\VexRiscv/Madd__zz_315__lut [8])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<9>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__10_7846 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .O(\VexRiscv/Madd__zz_315__lut [9])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<10>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__11_7847 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .O(\VexRiscv/Madd__zz_315__lut [10])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<11>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__12_7848 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .O(\VexRiscv/Madd__zz_315__lut [11])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<12>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__13_7849 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .O(\VexRiscv/Madd__zz_315__lut [12])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<13>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__14_7850 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .O(\VexRiscv/Madd__zz_315__lut [13])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<14>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__15_7851 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .O(\VexRiscv/Madd__zz_315__lut [14])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<15>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__16_7852 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .O(\VexRiscv/Madd__zz_315__lut [15])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<16>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__17_7853 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .O(\VexRiscv/Madd__zz_315__lut [16])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<17>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__18_7854 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .O(\VexRiscv/Madd__zz_315__lut [17])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<18>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__19_7855 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .O(\VexRiscv/Madd__zz_315__lut [18])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<19>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__20_7856 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .O(\VexRiscv/Madd__zz_315__lut [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<20>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__21_7857 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .O(\VexRiscv/Madd__zz_315__lut [20])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2269),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_interface_we_1292),
    .I3(basesoc_zero_clear1_6072),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_10084)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2270),
    .I1(basesoc_csrbankarray_csrbank6_ev_enable0_re1),
    .I2(basesoc_interface_we_1292),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT121 ),
    .I4(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_10086)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_zz_162__rstpot  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8604 ),
    .I1(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .I2(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .O(\VexRiscv/_zz_162__rstpot_10102 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<21>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__22_7858 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .O(\VexRiscv/Madd__zz_315__lut [21])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<22>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__23_7859 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .O(\VexRiscv/Madd__zz_315__lut [22])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<23>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__24_7860 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .O(\VexRiscv/Madd__zz_315__lut [23])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<24>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__25_7861 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .O(\VexRiscv/Madd__zz_315__lut [24])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<25>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__26_7862 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .O(\VexRiscv/Madd__zz_315__lut [25])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<26>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__27_7863 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .O(\VexRiscv/Madd__zz_315__lut [26])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<27>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__28_7864 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .O(\VexRiscv/Madd__zz_315__lut [27])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<28>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__29_7865 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .O(\VexRiscv/Madd__zz_315__lut [28])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<29>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__30_7866 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .O(\VexRiscv/Madd__zz_315__lut [29])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<30>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_324__31_7867 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .O(\VexRiscv/Madd__zz_315__lut [30])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<31>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7868 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .O(\VexRiscv/Madd__zz_315__lut [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Madd__zz_329__Madd_lut<0>  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/_zz_324__1_7837 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .O(\VexRiscv/Madd__zz_329__Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \VexRiscv/CsrPlugin_mip_MEIP_rstpot1  (
    .I0(\VexRiscv/_zz_201_ [1]),
    .I1(\VexRiscv/externalInterruptArray_regNext [1]),
    .I2(\VexRiscv/_zz_201_ [0]),
    .I3(\VexRiscv/externalInterruptArray_regNext [0]),
    .O(\VexRiscv/CsrPlugin_mip_MEIP_rstpot )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n9966),
    .I4(opsis_i2c_data_bit_1480),
    .O(opsis_i2c_data_bit_rstpot_10088)
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras6_SW0 (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .O(N910)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0888 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras6 (
    .I0(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I4(N910),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9354),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h1010111000000100 ))
  wr_data_en_d_rstpot (
    .I0(phase_sel_252),
    .I1(sys2x_rst),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .I4(N912),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1203),
    .O(wr_data_en_d_rstpot_10335)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n9988),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I2(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trccon_count[0]),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9895)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n9988),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I2(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trascon_count[0]),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9896)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n9994),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I2(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trccon_count[0]),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9897)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n9994),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2307),
    .I2(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trascon_count[0]),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9899)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10000),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I2(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trccon_count[0]),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9901)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10000),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2312),
    .I2(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trascon_count[0]),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9903)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10006),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I2(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trccon_count[0]),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9904)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10006),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I2(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trascon_count[0]),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9905)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10012),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I2(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trccon_count[0]),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9907)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10012),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2322),
    .I2(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trascon_count[0]),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9908)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10018),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2327),
    .I2(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trascon_count[0]),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9909)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10018),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I2(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trccon_count[0]),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9911)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10024),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I2(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trccon_count[0]),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9912)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10024),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2332),
    .I2(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trascon_count[0]),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9914)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10030),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I2(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trccon_count[0]),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9916)
  );
  LUT4 #(
    .INIT ( 16'h4544 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10030),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2337),
    .I2(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trascon_count[0]),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9918)
  );
  LUT6 #(
    .INIT ( 64'h555D555500080000 ))
  \VexRiscv/_zz_114__rstpot  (
    .I0(\VexRiscv/_n5120_inv ),
    .I1(\VexRiscv/_zz_108__8611 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ),
    .I3(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I5(\VexRiscv/_zz_114__7875 ),
    .O(\VexRiscv/_zz_114__rstpot_10334 )
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_phase_half_182),
    .I2(half_rate_phy_phase_sys_320),
    .O(half_rate_phy_phase_sel_rstpot_10096)
  );
  LUT6 #(
    .INIT ( 64'h55565556999A559A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<2>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h6AAA59596AAA6A6A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<3>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h6AAA59596AAA6A6A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<4>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<12>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<13>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<14>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<15>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<16>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<17>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<18>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18])
  );
  LUT6 #(
    .INIT ( 64'h6AAA5A566AAA5A9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<19>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19])
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  suart_tx_fifo_readable_glue_set (
    .I0(suart_sink_ready_934),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_tx_fifo_do_read_3829),
    .O(suart_tx_fifo_readable_glue_set_9921)
  );
  LUT6 #(
    .INIT ( 64'hFFFDAAA8AAA8AAA8 ))
  \VexRiscv/Mmux_dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1922_o1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I1(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I2(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I3(N9141),
    .I4(basesoc_grant_2348),
    .I5(basesoc_vexriscv_dbus_ack1),
    .O(\VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1922_o )
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a23 (
    .I0(bankmachine0_state_FSM_FFd1_1300),
    .I1(bankmachine0_state_FSM_FFd2_5126),
    .I2(N9161),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I4(bankmachine0_state_FSM_FFd3_5125),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a23 (
    .I0(bankmachine1_state_FSM_FFd1_1301),
    .I1(bankmachine1_state_FSM_FFd2_5121),
    .I2(N9181),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I4(bankmachine1_state_FSM_FFd3_5120),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a23 (
    .I0(bankmachine2_state_FSM_FFd1_1302),
    .I1(bankmachine2_state_FSM_FFd2_5131),
    .I2(N9201),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I4(bankmachine2_state_FSM_FFd3_5130),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a23 (
    .I0(bankmachine3_state_FSM_FFd1_1303),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(N9221),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I4(bankmachine3_state_FSM_FFd3_5135),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a23 (
    .I0(bankmachine4_state_FSM_FFd1_1304),
    .I1(bankmachine4_state_FSM_FFd2_5141),
    .I2(N9241),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I4(bankmachine4_state_FSM_FFd3_5140),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a23 (
    .I0(bankmachine7_state_FSM_FFd1_1307),
    .I1(bankmachine7_state_FSM_FFd2_5156),
    .I2(N9261),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I4(bankmachine7_state_FSM_FFd3_5155),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a23 (
    .I0(bankmachine5_state_FSM_FFd1_1305),
    .I1(bankmachine5_state_FSM_FFd2_5146),
    .I2(N9281),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I4(bankmachine5_state_FSM_FFd3_5145),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h1B0B01010A0B0101 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a23 (
    .I0(bankmachine6_state_FSM_FFd1_1306),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .I2(N9301),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I4(bankmachine6_state_FSM_FFd3_5150),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'hF454F454F45FF454 ))
  \bankmachine1_state_FSM_FFd3-In3  (
    .I0(bankmachine1_state_FSM_FFd1_1301),
    .I1(\bankmachine1_state_FSM_FFd1-In3 ),
    .I2(bankmachine1_state_FSM_FFd3_5120),
    .I3(bankmachine1_state_FSM_FFd2_5121),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I5(N9321),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hF454F454F45FF454 ))
  \bankmachine2_state_FSM_FFd3-In3  (
    .I0(bankmachine2_state_FSM_FFd1_1302),
    .I1(\bankmachine2_state_FSM_FFd1-In3 ),
    .I2(bankmachine2_state_FSM_FFd3_5130),
    .I3(bankmachine2_state_FSM_FFd2_5131),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I5(N9341),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hF454F454F45FF454 ))
  \bankmachine4_state_FSM_FFd3-In3  (
    .I0(bankmachine4_state_FSM_FFd1_1304),
    .I1(\bankmachine4_state_FSM_FFd1-In3 ),
    .I2(bankmachine4_state_FSM_FFd3_5140),
    .I3(bankmachine4_state_FSM_FFd2_5141),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I5(N9361),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hF454F454F45FF454 ))
  \bankmachine5_state_FSM_FFd3-In3  (
    .I0(bankmachine5_state_FSM_FFd1_1305),
    .I1(\bankmachine5_state_FSM_FFd1-In3 ),
    .I2(bankmachine5_state_FSM_FFd3_5145),
    .I3(bankmachine5_state_FSM_FFd2_5146),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I5(N9381),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hFFA2FFA2FFA7FFA2 ))
  \bankmachine6_state_FSM_FFd3-In3  (
    .I0(bankmachine6_state_FSM_FFd3_5150),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(\bankmachine6_state_FSM_FFd1-In2 ),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .I5(N9401),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hFFA2FFA2FFA7FFA2 ))
  \bankmachine7_state_FSM_FFd3-In3  (
    .I0(bankmachine7_state_FSM_FFd3_5155),
    .I1(bankmachine7_state_FSM_FFd1_1307),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(\bankmachine7_state_FSM_FFd1-In2 ),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I5(N9421),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h9F9B9B9B8E8A8A8A ))
  \bankmachine0_state_FSM_FFd3-In3  (
    .I0(bankmachine0_state_FSM_FFd3_5125),
    .I1(bankmachine0_state_FSM_FFd2_5126),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I5(N9441),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h9F9B9B9B8E8A8A8A ))
  \bankmachine3_state_FSM_FFd3-In3  (
    .I0(bankmachine3_state_FSM_FFd3_5135),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd1_1303),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2317),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I5(N946),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hF70808F7 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready722_6154),
    .I1(basesoc_port_cmd_ready9),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>25 )
  );
  LUT6 #(
    .INIT ( 64'h22220222AAAA0AAA ))
  \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I2(\VexRiscv/_n5130 ),
    .I3(\VexRiscv/_n5023 ),
    .I4(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_7873 ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9960 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281111  (
    .I0(\VexRiscv/memory_to_writeBack_PC [10]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .O(\VexRiscv/_n4375 [10])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281210  (
    .I0(\VexRiscv/memory_to_writeBack_PC [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .O(\VexRiscv/_n4375 [11])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128132  (
    .I0(\VexRiscv/memory_to_writeBack_PC [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .O(\VexRiscv/_n4375 [12])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .O(\VexRiscv/_n4375 [13])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .O(\VexRiscv/_n4375 [14])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .O(\VexRiscv/_n4375 [15])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .O(\VexRiscv/_n4375 [16])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .O(\VexRiscv/_n4375 [17])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux128191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .O(\VexRiscv/_n4375 [18])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281101  (
    .I0(\VexRiscv/memory_to_writeBack_PC [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .O(\VexRiscv/_n4375 [19])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281121  (
    .I0(\VexRiscv/memory_to_writeBack_PC [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .O(\VexRiscv/_n4375 [20])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281131  (
    .I0(\VexRiscv/memory_to_writeBack_PC [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .O(\VexRiscv/_n4375 [21])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .O(\VexRiscv/_n4375 [22])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .O(\VexRiscv/_n4375 [23])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .O(\VexRiscv/_n4375 [24])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .O(\VexRiscv/_n4375 [25])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .O(\VexRiscv/_n4375 [26])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .O(\VexRiscv/_n4375 [27])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281201  (
    .I0(\VexRiscv/memory_to_writeBack_PC [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .O(\VexRiscv/_n4375 [28])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281211  (
    .I0(\VexRiscv/memory_to_writeBack_PC [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .O(\VexRiscv/_n4375 [29])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281221  (
    .I0(\VexRiscv/memory_to_writeBack_PC [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .O(\VexRiscv/_n4375 [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281231  (
    .I0(\VexRiscv/memory_to_writeBack_PC [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .O(\VexRiscv/_n4375 [30])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281241  (
    .I0(\VexRiscv/memory_to_writeBack_PC [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .O(\VexRiscv/_n4375 [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281251  (
    .I0(\VexRiscv/memory_to_writeBack_PC [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .O(\VexRiscv/_n4375 [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281261  (
    .I0(\VexRiscv/memory_to_writeBack_PC [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .O(\VexRiscv/_n4375 [4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281271  (
    .I0(\VexRiscv/memory_to_writeBack_PC [5]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .O(\VexRiscv/_n4375 [5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281281  (
    .I0(\VexRiscv/memory_to_writeBack_PC [6]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .O(\VexRiscv/_n4375 [6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281291  (
    .I0(\VexRiscv/memory_to_writeBack_PC [7]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .O(\VexRiscv/_n4375 [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281301  (
    .I0(\VexRiscv/memory_to_writeBack_PC [8]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .O(\VexRiscv/_n4375 [8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/mux1281311  (
    .I0(\VexRiscv/memory_to_writeBack_PC [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .O(\VexRiscv/_n4375 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11433_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [0]),
    .I4(\VexRiscv/Mmux_decode_RS1143_9755 ),
    .I5(\VexRiscv/_zz_35_ [0]),
    .O(N948)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11103_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [0]),
    .I4(\VexRiscv/Mmux_decode_RS1110 ),
    .I5(\VexRiscv/_zz_35_ [0]),
    .O(N950)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1253_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [31]),
    .I4(\VexRiscv/Mmux_decode_RS125 ),
    .I5(\VexRiscv/_zz_35_ [31]),
    .O(N952)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11343_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [31]),
    .I4(\VexRiscv/Mmux_decode_RS1134 ),
    .I5(\VexRiscv/_zz_35_ [31]),
    .O(N954)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1243_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [30]),
    .I4(\VexRiscv/Mmux_decode_RS124 ),
    .I5(\VexRiscv/_zz_35_ [30]),
    .O(N956)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11333_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [30]),
    .I4(\VexRiscv/Mmux_decode_RS1133_9765 ),
    .I5(\VexRiscv/_zz_35_ [30]),
    .O(N958)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1223_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [29]),
    .I4(\VexRiscv/Mmux_decode_RS122 ),
    .I5(\VexRiscv/_zz_35_ [29]),
    .O(N960)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11313_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [29]),
    .I4(\VexRiscv/Mmux_decode_RS1131_9767 ),
    .I5(\VexRiscv/_zz_35_ [29]),
    .O(N962)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1213_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [28]),
    .I4(\VexRiscv/Mmux_decode_RS121_9747 ),
    .I5(\VexRiscv/_zz_35_ [28]),
    .O(N964)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11303_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [28]),
    .I4(\VexRiscv/Mmux_decode_RS1130 ),
    .I5(\VexRiscv/_zz_35_ [28]),
    .O(N966)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1203_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [27]),
    .I4(\VexRiscv/Mmux_decode_RS120 ),
    .I5(\VexRiscv/_zz_35_ [27]),
    .O(N968)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11293_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [27]),
    .I4(\VexRiscv/Mmux_decode_RS1129 ),
    .I5(\VexRiscv/_zz_35_ [27]),
    .O(N970)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1193_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [26]),
    .I4(\VexRiscv/Mmux_decode_RS119 ),
    .I5(\VexRiscv/_zz_35_ [26]),
    .O(N972)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11283_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [26]),
    .I4(\VexRiscv/Mmux_decode_RS1128 ),
    .I5(\VexRiscv/_zz_35_ [26]),
    .O(N974)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1183_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [25]),
    .I4(\VexRiscv/Mmux_decode_RS118 ),
    .I5(\VexRiscv/_zz_35_ [25]),
    .O(N976)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11273_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [25]),
    .I4(\VexRiscv/Mmux_decode_RS1127 ),
    .I5(\VexRiscv/_zz_35_ [25]),
    .O(N9781)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1173_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [24]),
    .I4(\VexRiscv/Mmux_decode_RS117 ),
    .I5(\VexRiscv/_zz_35_ [24]),
    .O(N9801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11263_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [24]),
    .I4(\VexRiscv/Mmux_decode_RS1126 ),
    .I5(\VexRiscv/_zz_35_ [24]),
    .O(N9821)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1163_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [23]),
    .I4(\VexRiscv/Mmux_decode_RS116 ),
    .I5(\VexRiscv/_zz_35_ [23]),
    .O(N9841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11253_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [23]),
    .I4(\VexRiscv/Mmux_decode_RS1125 ),
    .I5(\VexRiscv/_zz_35_ [23]),
    .O(N9861)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1153_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [22]),
    .I4(\VexRiscv/Mmux_decode_RS115 ),
    .I5(\VexRiscv/_zz_35_ [22]),
    .O(N9881)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11243_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [22]),
    .I4(\VexRiscv/Mmux_decode_RS1124 ),
    .I5(\VexRiscv/_zz_35_ [22]),
    .O(N9901)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1143_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [21]),
    .I4(\VexRiscv/Mmux_decode_RS114 ),
    .I5(\VexRiscv/_zz_35_ [21]),
    .O(N9921)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11233_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [21]),
    .I4(\VexRiscv/Mmux_decode_RS1123_9776 ),
    .I5(\VexRiscv/_zz_35_ [21]),
    .O(N9941)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1133_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [20]),
    .I4(\VexRiscv/Mmux_decode_RS113 ),
    .I5(\VexRiscv/_zz_35_ [20]),
    .O(N9961)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11223_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [20]),
    .I4(\VexRiscv/Mmux_decode_RS1122 ),
    .I5(\VexRiscv/_zz_35_ [20]),
    .O(N9981)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11203_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [19]),
    .I4(\VexRiscv/Mmux_decode_RS1120 ),
    .I5(\VexRiscv/_zz_35_ [19]),
    .O(N10001)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1113_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [19]),
    .I4(\VexRiscv/Mmux_decode_RS111 ),
    .I5(\VexRiscv/_zz_35_ [19]),
    .O(N10021)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11193_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [18]),
    .I4(\VexRiscv/Mmux_decode_RS1119 ),
    .I5(\VexRiscv/_zz_35_ [18]),
    .O(N10041)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1103_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [18]),
    .I4(\VexRiscv/Mmux_decode_RS110 ),
    .I5(\VexRiscv/_zz_35_ [18]),
    .O(N10061)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS193_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [17]),
    .I4(\VexRiscv/Mmux_decode_RS19 ),
    .I5(\VexRiscv/_zz_35_ [17]),
    .O(N10081)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11183_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [17]),
    .I4(\VexRiscv/Mmux_decode_RS1118 ),
    .I5(\VexRiscv/_zz_35_ [17]),
    .O(N10101)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS183_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [16]),
    .I4(\VexRiscv/Mmux_decode_RS18 ),
    .I5(\VexRiscv/_zz_35_ [16]),
    .O(N1012)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11173_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [16]),
    .I4(\VexRiscv/Mmux_decode_RS1117 ),
    .I5(\VexRiscv/_zz_35_ [16]),
    .O(N1014)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS173_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [15]),
    .I4(\VexRiscv/Mmux_decode_RS17 ),
    .I5(\VexRiscv/_zz_35_ [15]),
    .O(N1016)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11163_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [15]),
    .I4(\VexRiscv/Mmux_decode_RS1116 ),
    .I5(\VexRiscv/_zz_35_ [15]),
    .O(N1018)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS163_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [14]),
    .I4(\VexRiscv/Mmux_decode_RS16 ),
    .I5(\VexRiscv/_zz_35_ [14]),
    .O(N1020)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11153_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [14]),
    .I4(\VexRiscv/Mmux_decode_RS1115 ),
    .I5(\VexRiscv/_zz_35_ [14]),
    .O(N1022)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS153_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [13]),
    .I4(\VexRiscv/Mmux_decode_RS15 ),
    .I5(\VexRiscv/_zz_35_ [13]),
    .O(N1024)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11143_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [13]),
    .I4(\VexRiscv/Mmux_decode_RS1114 ),
    .I5(\VexRiscv/_zz_35_ [13]),
    .O(N1026)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS143_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [12]),
    .I4(\VexRiscv/Mmux_decode_RS14 ),
    .I5(\VexRiscv/_zz_35_ [12]),
    .O(N1028)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11133_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [12]),
    .I4(\VexRiscv/Mmux_decode_RS1113_9787 ),
    .I5(\VexRiscv/_zz_35_ [12]),
    .O(N1030)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS133_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [11]),
    .I4(\VexRiscv/Mmux_decode_RS13 ),
    .I5(\VexRiscv/_zz_35_ [11]),
    .O(N1032)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11123_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [11]),
    .I4(\VexRiscv/Mmux_decode_RS1112 ),
    .I5(\VexRiscv/_zz_35_ [11]),
    .O(N1034)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS123_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [10]),
    .I4(\VexRiscv/Mmux_decode_RS12 ),
    .I5(\VexRiscv/_zz_35_ [10]),
    .O(N1036)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11113_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [10]),
    .I4(\VexRiscv/Mmux_decode_RS1111_9789 ),
    .I5(\VexRiscv/_zz_35_ [10]),
    .O(N1038)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1323_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [9]),
    .I4(\VexRiscv/Mmux_decode_RS132 ),
    .I5(\VexRiscv/_zz_35_ [9]),
    .O(N1040)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11413_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [9]),
    .I4(\VexRiscv/Mmux_decode_RS1141_9756 ),
    .I5(\VexRiscv/_zz_35_ [9]),
    .O(N1042)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDDDDD000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In211  (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1313_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [8]),
    .I4(\VexRiscv/Mmux_decode_RS131_9736 ),
    .I5(\VexRiscv/_zz_35_ [8]),
    .O(N1044)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11403_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [8]),
    .I4(\VexRiscv/Mmux_decode_RS1140 ),
    .I5(\VexRiscv/_zz_35_ [8]),
    .O(N1046)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1303_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [7]),
    .I4(\VexRiscv/Mmux_decode_RS130 ),
    .I5(\VexRiscv/_zz_35_ [7]),
    .O(N1048)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11393_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [7]),
    .I4(\VexRiscv/Mmux_decode_RS1139 ),
    .I5(\VexRiscv/_zz_35_ [7]),
    .O(N1050)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1293_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [6]),
    .I4(\VexRiscv/Mmux_decode_RS129 ),
    .I5(\VexRiscv/_zz_35_ [6]),
    .O(N1052)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11383_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [6]),
    .I4(\VexRiscv/Mmux_decode_RS1138 ),
    .I5(\VexRiscv/_zz_35_ [6]),
    .O(N1054)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1283_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [5]),
    .I4(\VexRiscv/Mmux_decode_RS128 ),
    .I5(\VexRiscv/_zz_35_ [5]),
    .O(N1056)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11373_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [5]),
    .I4(\VexRiscv/Mmux_decode_RS1137 ),
    .I5(\VexRiscv/_zz_35_ [5]),
    .O(N1058)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1273_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [4]),
    .I4(\VexRiscv/Mmux_decode_RS127 ),
    .I5(\VexRiscv/_zz_35_ [4]),
    .O(N1060)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11363_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [4]),
    .I4(\VexRiscv/Mmux_decode_RS1136 ),
    .I5(\VexRiscv/_zz_35_ [4]),
    .O(N1062)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1263_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [3]),
    .I4(\VexRiscv/Mmux_decode_RS126 ),
    .I5(\VexRiscv/_zz_35_ [3]),
    .O(N1064)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11353_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [3]),
    .I4(\VexRiscv/Mmux_decode_RS1135 ),
    .I5(\VexRiscv/_zz_35_ [3]),
    .O(N1066)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1233_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [2]),
    .I4(\VexRiscv/Mmux_decode_RS123_9745 ),
    .I5(\VexRiscv/_zz_35_ [2]),
    .O(N1068)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11323_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [2]),
    .I4(\VexRiscv/Mmux_decode_RS1132 ),
    .I5(\VexRiscv/_zz_35_ [2]),
    .O(N1070)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11213_SW0  (
    .I0(\VexRiscv/_zz_244_110 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_166_ ),
    .I3(\VexRiscv/_zz_79_ [1]),
    .I4(\VexRiscv/Mmux_decode_RS1121_9778 ),
    .I5(\VexRiscv/_zz_35_ [1]),
    .O(N1072)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1123_SW0  (
    .I0(\VexRiscv/_zz_244_261 ),
    .I1(\VexRiscv/_zz_161_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [1]),
    .I4(\VexRiscv/Mmux_decode_RS112 ),
    .I5(\VexRiscv/_zz_35_ [1]),
    .O(N1074)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  Mmux_basesoc_tag_di_dirty11 (
    .I0(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I1(basesoc_grant_2348),
    .I2(cache_state_FSM_FFd2_5116),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(cache_state_FSM_FFd3_5115),
    .O(basesoc_tag_di_dirty)
  );
  LUT5 #(
    .INIT ( 32'hCCD4AAB2 ))
  \VexRiscv/Mmux_execute_SrcPlugin_less11  (
    .I0(\VexRiscv/_zz_152_ [31]),
    .I1(\VexRiscv/_zz_157_ [31]),
    .I2(\VexRiscv/_zz_290_ [31]),
    .I3(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I4(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8236 ),
    .O(\VexRiscv/execute_SrcPlugin_less )
  );
  LUT6 #(
    .INIT ( 64'h1E1F1F1EFEFFFFFE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 )
  );
  LUT6 #(
    .INIT ( 64'hD5D500D500000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51  (
    .I0(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I1(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>30 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>24 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>24 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>18 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>19 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA7DFFFFFF7D ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I1(multiplexer_state_FSM_FFd3_1326),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[2]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .I2(\VexRiscv/_zz_116__7921 ),
    .I3(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I4(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .I5(\VexRiscv/_n4991 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h4544CFCCEFEECFCC ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1111  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/_zz_236__7819 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/_n50001 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I5(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o123_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .O(N1731)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o12_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .O(N1751)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o14_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .O(N1771)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o129_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .O(N179)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o128_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .O(N1811)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o127_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .O(N183)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o126_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .O(N185)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o120_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .O(N187)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o111_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .O(N189)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o18_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .O(N191)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o114_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .O(N193)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o112_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .O(N195)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o113_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .O(N197)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o19_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .O(N199)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o110_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .O(N2011)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o115_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .O(N203)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o116_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .O(N205)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o117_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .O(N207)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o118_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .O(N209)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o119_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .O(N2111)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o17_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .O(N2131)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o16_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .O(N2151)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o15_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .O(N2171)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o11_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(N2191)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o13_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .O(N2231)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o125_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .O(N2251)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o124_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .O(N2271)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o121_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .O(N2291)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o130_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .O(N2311)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o122_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .O(N2331)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o131_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .O(N2351)
  );
  LUT6 #(
    .INIT ( 64'h44444F4444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1166),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \VexRiscv/execute_arbitration_isStuck_inv261  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .I2(\VexRiscv/_zz_225__7427 ),
    .I3(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1889_o11_9473 ),
    .O(\VexRiscv/execute_arbitration_isStuck_inv )
  );
  LUT6 #(
    .INIT ( 64'h33008484FF000000 ))
  \basesoc_sdram_choose_req_valids<4>1  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9362 )
  );
  LUT6 #(
    .INIT ( 64'h7870707808000008 ))
  \basesoc_sdram_choose_req_valids<0>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00808080 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1312),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9456)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9450)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In31  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1323),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 )
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  _n1003421 (
    .I0(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I1(rhs_array_muxed0),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(basesoc_sdram_trrdcon_ready_2346),
    .I5(_n6660),
    .O(basesoc_sdram_trrdcon_valid)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2FFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n6660),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I2(basesoc_sdram_trrdcon_ready_2346),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A00002A0000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1879_o111  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I2(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .I3(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I4(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7919 ),
    .I5(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8571 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1881_o )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1879_o11  (
    .I0(\VexRiscv/_n50002 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8571 ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1879_o )
  );
  LUT5 #(
    .INIT ( 32'h00808080 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9458)
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_31  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [11]),
    .I4(\VexRiscv/decode_to_execute_RS2 [11]),
    .O(\VexRiscv/_zz_157_ [11])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [12]),
    .I4(\VexRiscv/decode_to_execute_RS2 [12]),
    .O(\VexRiscv/_zz_157_ [12])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [13]),
    .I4(\VexRiscv/decode_to_execute_RS2 [13]),
    .O(\VexRiscv/_zz_157_ [13])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [14]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .O(\VexRiscv/_zz_157_ [14])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [15]),
    .I4(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/_zz_157_ [15])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [16]),
    .I4(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/_zz_157_ [16])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [17]),
    .I4(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/_zz_157_ [17])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [18]),
    .I4(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/_zz_157_ [18])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [19]),
    .I4(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/_zz_157_ [19])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [20]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/_zz_157_ [20])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [21]),
    .I4(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/_zz_157_ [21])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [22]),
    .I4(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/_zz_157_ [22])
  );
  LUT6 #(
    .INIT ( 64'h9DD95555BFFBFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 )
  );
  LUT6 #(
    .INIT ( 64'h9DD95555BFFBFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 )
  );
  LUT6 #(
    .INIT ( 64'h9DD95555BFFBFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'h9DD95555BFFBFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'h8080800080008000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1311),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9411 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  Mmux_array_muxed20111 (
    .I0(rhs_array_muxed0),
    .I1(basesoc_sdram_choose_req_want_reads_inv),
    .I2(basesoc_sdram_trrdcon_ready_2346),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(Mmux_array_muxed2011)
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [23]),
    .I4(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/_zz_157_ [23])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [24]),
    .I4(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/_zz_157_ [24])
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \VexRiscv/_n5201_inv1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o ),
    .I1(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8058 ),
    .I5(\VexRiscv/_zz_226_ ),
    .O(\VexRiscv/_n5201_inv )
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_181  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [25]),
    .I4(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/_zz_157_ [25])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [26]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/_zz_157_ [26])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [27]),
    .I4(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/_zz_157_ [27])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [28]),
    .I4(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/_zz_157_ [28])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/_zz_157_ [29])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [30]),
    .I4(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/_zz_157_ [30])
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras131 (
    .I0(bankmachine1_state_FSM_FFd1_1301),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2307),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras161 (
    .I0(bankmachine4_state_FSM_FFd1_1304),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2322),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16)
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_157_251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/_zz_157_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88080808 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1121  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In41 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In112_5157 )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In31  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In721  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In72 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151),
    .I3(bankmachine7_state_FSM_FFd3_5155),
    .I4(bankmachine7_state_FSM_FFd1_1307),
    .I5(bankmachine7_state_FSM_FFd2_5156),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd1_1307),
    .I3(bankmachine7_state_FSM_FFd2_5156),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed32 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed31_8891)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8977)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF51510051 ))
  array_muxed19_INV_393_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9388),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I5(basesoc_sdram_choose_req_want_reads_inv),
    .O(array_muxed19_INV_393_o2_9107)
  );
  LUT6 #(
    .INIT ( 64'h5555577757775777 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(\multiplexer_state_FSM_FFd1-In1 ),
    .I1(basesoc_sdram_write_available3_8886),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'h5151005100000000 ))
  \VexRiscv/_n5019_inv1  (
    .I0(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I1(\VexRiscv/_zz_219_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I5(\VexRiscv/_zz_225__7427 ),
    .O(\VexRiscv/_n5019_inv )
  );
  LUT6 #(
    .INIT ( 64'h5151005100000000 ))
  \VexRiscv/mux21611  (
    .I0(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I1(\VexRiscv/_zz_219_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I5(\VexRiscv/execute_RS2[31]__zz_335_[31]_add_794_OUT<31> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_798_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA0808AA08 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext11  (
    .I0(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_lut<0> ),
    .I1(\VexRiscv/_zz_219_ ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/_zz_220_ ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I5(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<5>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/_zz_152_<5>_mand1_6338 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid121 (
    .I0(bankmachine2_state_FSM_FFd1_1302),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2309),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2312),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_valid12)
  );
  LUT6 #(
    .INIT ( 64'hDFFFDFFFFFFFDFFF ))
  Mmux_array_muxed12111_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2313),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_generator_done_1166),
    .O(N1411)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<6>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/_zz_152_<6>_mand1_6335 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<7>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/_zz_152_<7>_mand1_6332 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<8>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/_zz_152_<8>_mand1_6329 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<9>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/_zz_152_<9>_mand1_6326 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<10>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/_zz_152_<10>_mand1_6323 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_152_<11>_mand1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/_zz_152_<11>_mand1_6320 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/_n5023<1>10  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/_n5023<1>9_9493 )
  );
  LUT6 #(
    .INIT ( 64'h6226400040004000 ))
  Mmux_array_muxed1211313 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(\bankmachine6_state_FSM_FFd1-In2 ),
    .I5(bankmachine6_state_FSM_FFd3_5150),
    .O(Mmux_array_muxed1211313_9427)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8934)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .O(Mmux_array_muxed2111_9440)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_n5211_inv1  (
    .I0(basesoc_vexriscv_ibus_cyc),
    .I1(basesoc_grant_2348),
    .I2(basesoc_vexriscv_dbus_ack1),
    .O(\VexRiscv/_n5211_inv )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras151 (
    .I0(bankmachine5_state_FSM_FFd1_1305),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2327),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  suart_tx_fifo_wrport_we2 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(suart_tx_fifo_wrport_we1),
    .I5(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1000000011111111 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1891_o1_SW0  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8568 ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I4(\VexRiscv/_n5023<1>12_9496 ),
    .I5(\VexRiscv/decode_arbitration_isValid ),
    .O(N391)
  );
  LUT6 #(
    .INIT ( 64'hFFFF2AAAFFFFFFFF ))
  \VexRiscv/_n5026_inv1  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I3(\VexRiscv/_n5023<1>12_9496 ),
    .I4(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I5(\VexRiscv/_n4991 ),
    .O(\VexRiscv/_n5026_inv )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_261  (
    .I0(\VexRiscv/_zz_157_ [31]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_152_ [31]),
    .O(\VexRiscv/Mmux__zz_36_26 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_627_o )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \VexRiscv/_zz_199_1  (
    .I0(\VexRiscv/decode_to_execute_IS_MUL_8029 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I3(\VexRiscv/decode_to_execute_IS_DIV_8072 ),
    .I4(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_8025 ),
    .I5(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/_zz_199_ )
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  \VexRiscv/Mmux__zz_79_10111  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15]),
    .I4(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .O(\VexRiscv/Mmux__zz_79_1011 )
  );
  LUT5 #(
    .INIT ( 32'hAA2EAA2A ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o125  (
    .I0(N441),
    .I1(_n100841),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[7]),
    .I4(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_GND_1_o_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o110  (
    .I0(N461),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[17]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o111  (
    .I0(N4810),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[18]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o112  (
    .I0(N50),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[19]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o113  (
    .I0(N52),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[1]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o114  (
    .I0(N54),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[20]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o115  (
    .I0(N56),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[21]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o116  (
    .I0(N58),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[2]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o117  (
    .I0(N60),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[3]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o118  (
    .I0(N62),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[4]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o119  (
    .I0(N64),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[5]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o12  (
    .I0(N66),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[0]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o121  (
    .I0(N68),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[7]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o122  (
    .I0(N70),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[8]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o123  (
    .I0(N72),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[9]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o13  (
    .I0(N74),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[10]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o14  (
    .I0(N76),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[11]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o15  (
    .I0(N78),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[12]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o16  (
    .I0(N80),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[13]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o17  (
    .I0(N821),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[14]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o18  (
    .I0(N841),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[15]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o )
  );
  LUT6 #(
    .INIT ( 64'hBBAA8BAABAAA8AAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o19  (
    .I0(N8610),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(_n100841),
    .I4(rhs_array_muxed44[16]),
    .I5(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o )
  );
  LUT6 #(
    .INIT ( 64'hB8BAAAAA888AAAAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o120  (
    .I0(N127),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .I4(_n100841),
    .I5(rhs_array_muxed44[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o )
  );
  LUT5 #(
    .INIT ( 32'h888AAAAA ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o11  (
    .I0(N129),
    .I1(spiflash_counter[7]),
    .I2(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .I3(spiflash_counter[5]),
    .I4(_n100841),
    .O(\spiflash_sr[31]_GND_1_o_MUX_789_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In121  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_161_2611  (
    .I0(N325),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I5(\VexRiscv/_zz_161_ ),
    .O(\VexRiscv/_zz_161_261 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_161_1101  (
    .I0(N323),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I5(\VexRiscv/_zz_161_ ),
    .O(\VexRiscv/_zz_161_110 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_162_2611  (
    .I0(N313),
    .I1(\VexRiscv/_zz_163_ [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/_zz_163_ [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I5(\VexRiscv/_zz_162__8569 ),
    .O(\VexRiscv/_zz_162_261 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_162_1101  (
    .I0(N311),
    .I1(\VexRiscv/_zz_163_ [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/_zz_163_ [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I5(\VexRiscv/_zz_162__8569 ),
    .O(\VexRiscv/_zz_162_110 )
  );
  LUT6 #(
    .INIT ( 64'hEBABEAAA41014000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1110  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/decode_to_execute_RS1 [1]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hEAFFEAEE40554044 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1210  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [2]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude133  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude141  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_RS1 [12]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude151  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/decode_to_execute_RS1 [13]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude161  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I4(\VexRiscv/decode_to_execute_RS1 [14]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude171  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/decode_to_execute_RS1 [15]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude181  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/decode_to_execute_RS1 [16]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude191  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/decode_to_execute_RS1 [17]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1101  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/decode_to_execute_RS1 [18]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1111  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/decode_to_execute_RS1 [19]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1121  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/decode_to_execute_RS1 [20]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 )
  );
  LUT6 #(
    .INIT ( 64'hEBABEAAA41014000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1131  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/decode_to_execute_RS1 [3]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1141  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_RS1 [21]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1151  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/decode_to_execute_RS1 [22]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1161  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/decode_to_execute_RS1 [23]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1171  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/decode_to_execute_RS1 [24]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1181  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_RS1 [25]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1191  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/decode_to_execute_RS1 [26]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1201  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/decode_to_execute_RS1 [27]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1211  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/decode_to_execute_RS1 [28]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1221  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/decode_to_execute_RS1 [29]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1231  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/decode_to_execute_RS1 [30]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 )
  );
  LUT6 #(
    .INIT ( 64'hEBABEAAA41014000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1241  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/decode_to_execute_RS1 [4]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out3 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1251  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1261  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1271  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1281  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1291  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 )
  );
  LUT5 #(
    .INIT ( 32'h888D8888 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1301  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1311  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS1 [31]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/execute_LightShifterPlugin_shiftInput [31])
  );
  LUT5 #(
    .INIT ( 32'hFEFEFFFE ))
  \VexRiscv/_zz_249_1  (
    .I0(\VexRiscv/_zz_203_ [1]),
    .I1(\VexRiscv/_zz_203_ [0]),
    .I2(\VexRiscv/_zz_203_ [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8824 ),
    .O(basesoc_vexriscv_ibus_cyc)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \basesoc_sram_we<3>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(basesoc_grant_2348),
    .I2(\cache_state_FSM_FFd3-In3_6112 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I4(basesoc_vexriscv_dbus_sel[3]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_sram_we[3])
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \basesoc_sram_we<2>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(basesoc_grant_2348),
    .I2(\cache_state_FSM_FFd3-In3_6112 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I4(basesoc_vexriscv_dbus_sel[2]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_sram_we[2])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \cache_state_FSM_FFd3-In31  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .O(\cache_state_FSM_FFd3-In3_6112 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \basesoc_sram_we<0>2  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(basesoc_grant_2348),
    .I2(\cache_state_FSM_FFd3-In3_6112 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I4(basesoc_vexriscv_dbus_sel[0]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_sram_we[0])
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \basesoc_sram_we<1>1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(basesoc_grant_2348),
    .I2(\cache_state_FSM_FFd3-In3_6112 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I4(basesoc_vexriscv_dbus_sel[1]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_5125),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(bankmachine0_state_FSM_FFd1_1300),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_5120),
    .I2(bankmachine1_state_FSM_FFd2_5121),
    .I3(bankmachine1_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_5130),
    .I2(bankmachine2_state_FSM_FFd2_5131),
    .I3(bankmachine2_state_FSM_FFd1_1302),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd2_5136),
    .I3(bankmachine3_state_FSM_FFd1_1303),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_5140),
    .I2(bankmachine4_state_FSM_FFd2_5141),
    .I3(bankmachine4_state_FSM_FFd1_1304),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd2_5156),
    .I3(bankmachine7_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  suart_rx_clear2 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_dat_w[1]),
    .I5(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .O(suart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  basesoc_zero_clear11 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_interface_adr[11] ),
    .O(basesoc_zero_clear1_6072)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n10127_inv11 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .O(_n10127_inv1_6166)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  suart_tx_clear1 (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_dat_w[0]),
    .I5(basesoc_interface_we_1292),
    .O(suart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1221  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_6063 )
  );
  LUT5 #(
    .INIT ( 32'hF7FFA2AA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT21  (
    .I0(\VexRiscv/_n4991 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .I2(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I3(\VexRiscv/_zz_227_ ),
    .I4(\VexRiscv/execute_to_memory_MEMORY_STORE_8232 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566121  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/n2566 [1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566231  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/n2566 [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1231  (
    .I0(\VexRiscv/decode_to_execute_PC [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566261  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/n2566 [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1261  (
    .I0(\VexRiscv/decode_to_execute_PC [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [3])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566271  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/n2566 [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1271  (
    .I0(\VexRiscv/decode_to_execute_PC [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566281  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/n2566 [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566291  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/n2566 [6])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566301  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/n2566 [7])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566311  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/n2566 [8])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566321  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [9]),
    .O(\VexRiscv/n2566 [9])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256625  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [10]),
    .O(\VexRiscv/n2566 [10])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256633  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [11]),
    .O(\VexRiscv/n2566 [11])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256641  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [12]),
    .O(\VexRiscv/n2566 [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src141  (
    .I0(\VexRiscv/decode_to_execute_PC [12]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [12])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256651  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [13]),
    .O(\VexRiscv/n2566 [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src151  (
    .I0(\VexRiscv/decode_to_execute_PC [13]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [13])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256661  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [14]),
    .O(\VexRiscv/n2566 [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src161  (
    .I0(\VexRiscv/decode_to_execute_PC [14]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [14])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256671  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/n2566 [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src171  (
    .I0(\VexRiscv/decode_to_execute_PC [15]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [15])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256681  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/n2566 [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src181  (
    .I0(\VexRiscv/decode_to_execute_PC [16]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [16])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n256691  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/n2566 [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src191  (
    .I0(\VexRiscv/decode_to_execute_PC [17]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [17])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566101  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/n2566 [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1101  (
    .I0(\VexRiscv/decode_to_execute_PC [18]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [18])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<4>11  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_time0[3]),
    .O(\Result<4>5 )
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_suart_rx_fifo_level0_lut<3>1  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_966),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_cy<3>11  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I4(\VexRiscv/_zz_220_ ),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_5145),
    .I2(bankmachine5_state_FSM_FFd2_5146),
    .I3(bankmachine5_state_FSM_FFd1_1305),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_5150),
    .I2(bankmachine6_state_FSM_FFd2_5151),
    .I3(bankmachine6_state_FSM_FFd1_1306),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT16  (
    .I0(basesoc_load_storage_full_24_2569),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_9131 )
  );
  LUT6 #(
    .INIT ( 64'h5151555551510051 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(bankmachine1_state_FSM_FFd2_5121),
    .I4(bankmachine1_state_FSM_FFd1_1301),
    .I5(\bankmachine1_state_FSM_FFd1-In3 ),
    .O(\bankmachine1_state_FSM_FFd1-In1_9198 )
  );
  LUT6 #(
    .INIT ( 64'h5151555551510051 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(bankmachine2_state_FSM_FFd3_5130),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(bankmachine2_state_FSM_FFd2_5131),
    .I4(bankmachine2_state_FSM_FFd1_1302),
    .I5(\bankmachine2_state_FSM_FFd1-In3 ),
    .O(\bankmachine2_state_FSM_FFd1-In1_9199 )
  );
  LUT6 #(
    .INIT ( 64'h5151555551510051 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(bankmachine4_state_FSM_FFd2_5141),
    .I4(bankmachine4_state_FSM_FFd1_1304),
    .I5(\bankmachine4_state_FSM_FFd1-In3 ),
    .O(\bankmachine4_state_FSM_FFd1-In1_9200 )
  );
  LUT6 #(
    .INIT ( 64'h5151555551510051 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(bankmachine5_state_FSM_FFd3_5145),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(bankmachine5_state_FSM_FFd2_5146),
    .I4(bankmachine5_state_FSM_FFd1_1305),
    .I5(\bankmachine5_state_FSM_FFd1-In3 ),
    .O(\bankmachine5_state_FSM_FFd1-In1_9201 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566111  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/n2566 [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1111  (
    .I0(\VexRiscv/decode_to_execute_PC [19]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566131  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/n2566 [20])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566141  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/n2566 [21])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566151  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/n2566 [22])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566161  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/n2566 [23])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566171  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/n2566 [24])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566181  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/n2566 [25])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566191  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/n2566 [26])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566201  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/n2566 [27])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566211  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/n2566 [28])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566221  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/n2566 [29])
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<0>1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<32>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7869 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .O(\VexRiscv/Madd__zz_315__lut [32])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566241  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/n2566 [30])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6278 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6275 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re11 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(basesoc_interface_we_1292),
    .I3(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116)
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_basesoc_data_port_we<0>111  (
    .I0(cache_state_FSM_FFd1_1327),
    .I1(litedramwishbone2native_state_FSM_FFd2_3040),
    .I2(new_master_rdata_valid4_1211),
    .I3(litedramwishbone2native_state_FSM_FFd1_1328),
    .I4(new_master_wdata_ready1_1209),
    .O(\Mmux_basesoc_data_port_we<0>11_6059 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_315__lut<33>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7869 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .O(\VexRiscv/Madd__zz_315__lut [33])
  );
  LUT5 #(
    .INIT ( 32'hD78282D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_xor<1>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .I3(\VexRiscv/_zz_157_ [0]),
    .I4(\VexRiscv/_zz_157_ [1]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_286_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_286_o<31>1_8878 ),
    .I2(\basesoc_zero_trigger_INV_286_o<31>2_8879 ),
    .I3(\basesoc_zero_trigger_INV_286_o<31>3_8880 ),
    .I4(\basesoc_zero_trigger_INV_286_o<31>4_8881 ),
    .I5(\basesoc_zero_trigger_INV_286_o<31>5_8882 ),
    .O(basesoc_zero_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT101  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[7]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT91  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[6]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT81  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[5]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT71  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[4]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT61  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[3]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT51  (
    .I0(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .I1(memdat_3[2]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT_xor<0>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I1(\VexRiscv/_zz_157_ [0]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_748_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5555555540444040 ))
  \VexRiscv/_zz_136_<29>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(N327),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_136_ [29])
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10158_inv1 (
    .I0(suart_tx_busy_2288),
    .I1(suart_sink_ready_934),
    .I2(suart_tx_fifo_readable_2293),
    .I3(suart_uart_clk_txen_965),
    .O(_n10158_inv)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10163_inv1 (
    .I0(suart_rx_busy_2290),
    .I1(xilinxmultiregimpl2_regs1_10),
    .I2(suart_rx_r_23),
    .I3(suart_uart_clk_rxen_997),
    .O(_n10163_inv)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  _n10143_inv1 (
    .I0(opsis_i2c_scl_i_1469),
    .I1(opsis_i2c_scl_r_932),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[1]),
    .I5(opsis_i2c_counter[3]),
    .O(_n10143_inv)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(half_rate_phy_rddata_en111_FRB_6096),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_interface_we_1292),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1292),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131_FRB_6101 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \VexRiscv/Mmux_lastStageRegFileWrite_valid11  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8604 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/_zz_150__8610 ),
    .O(\VexRiscv/lastStageRegFileWrite_valid )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5511),
    .I1(spiflash_clk_5512),
    .O(spiflash_clk_rstpot_10080)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_tx_busy_2288),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_fifo_readable_2293),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT81  (
    .I0(suart_tx_fifo_readable_2293),
    .I1(suart_sink_ready_934),
    .I2(suart_tx_busy_2288),
    .I3(memdat_1[7]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_fifo_readable_2293),
    .I2(suart_sink_ready_934),
    .I3(suart_tx_busy_2288),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>2 )
  );
  LUT6 #(
    .INIT ( 64'h00FDFD00FD00FD00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_tx_fifo_readable_2293),
    .I1(suart_sink_ready_934),
    .I2(suart_tx_busy_2288),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h00FDFD00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_tx_fifo_readable_2293),
    .I1(suart_sink_ready_934),
    .I2(suart_tx_busy_2288),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[3]),
    .O(\Result<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT51  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[4]),
    .I5(dna_cnt[3]),
    .O(\Result<5>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEF ))
  \VexRiscv/_zz_28_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_28_ )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<5>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [5])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<4>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [4])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>12  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [3])
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT9_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(N329)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT8_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(N331)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT7_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(N333)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT6_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(N335)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT5_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(N337)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT4_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(N3391)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT32_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .O(N3411)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT31_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .O(N3431)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT30_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .O(N3451)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT3_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .O(N3471)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT29_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(N3491)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT28_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(N3511)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT27_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(N3531)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT26_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(N3551)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT25_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(N3571)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT24_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(N3591)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT23_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(N3611)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT22_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(N3631)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT21_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(N3651)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT20_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(N3671)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT2_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(N3691)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT19_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(N371)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT18_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(N373)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT17_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(N375)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT16_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(N377)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT15_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(N379)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT14_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(N3811)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT13_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(N383)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT11_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(N385)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_762_OUT10_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(N387)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1377),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_10081)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3041),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/_zz_203_ [2]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT6 #(
    .INIT ( 64'h6666666644400400 ))
  \VexRiscv/execute_DBusSimplePlugin_skipCmd1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I3(\VexRiscv/_zz_290_ [1]),
    .I4(\VexRiscv/_zz_152_ [1]),
    .I5(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .O(\VexRiscv/execute_DBusSimplePlugin_skipCmd )
  );
  LUT6 #(
    .INIT ( 64'h0000E0F00000F0F0 ))
  \VexRiscv/Mmux_execute_arbitration_isStuckByOthers11  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(basesoc_grant_2348),
    .I4(N690),
    .I5(basesoc_vexriscv_dbus_ack1),
    .O(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00808080 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I4(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9456),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9457)
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1308),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras12),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1)
  );
  LUT6 #(
    .INIT ( 64'hFF40404040404040 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1314),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1309),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras10),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9353)
  );
  LUT5 #(
    .INIT ( 32'h20200020 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce11 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2333),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_bankmachine7_row_hit),
    .I3(refresher_state_FSM_FFd1_1299),
    .I4(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151)
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D0D0D00 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(refresher_state_FSM_FFd1_1299),
    .I1(basesoc_sdram_generator_done_1166),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9458),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9455),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9457),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'h202E202220222022 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(Mmux_array_muxed12112),
    .I1(bankmachine3_state_FSM_FFd3_5135),
    .I2(bankmachine3_state_FSM_FFd1_1303),
    .I3(bankmachine3_state_FSM_FFd2_5136),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .O(\bankmachine3_state_FSM_FFd1-In1_9432 )
  );
  LUT6 #(
    .INIT ( 64'hD850D850D8500000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_6065 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9327 ),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9326 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9328 )
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAAAAA ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o3 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_536_o1_9001),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I5(roundrobin0_grant_roundrobin7_grant_OR_536_o2_9002),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o3_9003)
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_5125),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine0_state_FSM_FFd2-In2_9110 ),
    .I4(bankmachine0_state_FSM_FFd2_5126),
    .I5(bankmachine0_state_FSM_FFd1_1300),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine1_state_FSM_FFd2-In2_9112 ),
    .I4(bankmachine1_state_FSM_FFd2_5121),
    .I5(bankmachine1_state_FSM_FFd1_1301),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_5130),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine2_state_FSM_FFd2-In2_9114 ),
    .I4(bankmachine2_state_FSM_FFd2_5131),
    .I5(bankmachine2_state_FSM_FFd1_1302),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_5135),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine3_state_FSM_FFd2-In2_9116 ),
    .I4(bankmachine3_state_FSM_FFd2_5136),
    .I5(bankmachine3_state_FSM_FFd1_1303),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine4_state_FSM_FFd2-In2_9118 ),
    .I4(bankmachine4_state_FSM_FFd2_5141),
    .I5(bankmachine4_state_FSM_FFd1_1304),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(bankmachine5_state_FSM_FFd3_5145),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine5_state_FSM_FFd2-In2_9120 ),
    .I4(bankmachine5_state_FSM_FFd2_5146),
    .I5(bankmachine5_state_FSM_FFd1_1305),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(bankmachine6_state_FSM_FFd3_5150),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine6_state_FSM_FFd2-In2_9122 ),
    .I4(bankmachine6_state_FSM_FFd2_5151),
    .I5(bankmachine6_state_FSM_FFd1_1306),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h55515551FFFF5551 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(bankmachine7_state_FSM_FFd3_5155),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(\bankmachine7_state_FSM_FFd2-In2_9124 ),
    .I4(bankmachine7_state_FSM_FFd2_5156),
    .I5(bankmachine7_state_FSM_FFd1_1307),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_6051 ),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9359 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In4 )
  );
  LUT6 #(
    .INIT ( 64'h1010100010001000 ))
  _n99941 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I5(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .O(_n9994)
  );
  LUT6 #(
    .INIT ( 64'h1010100010001000 ))
  _n100181 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I5(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .O(_n10018)
  );
  LUT5 #(
    .INIT ( 32'h10101000 ))
  _n100241 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(_n10024)
  );
  LUT5 #(
    .INIT ( 32'h10001010 ))
  _n100301 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .O(_n10030)
  );
  LUT6 #(
    .INIT ( 64'h1010100010001000 ))
  _n100121 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .O(_n10012)
  );
  LUT6 #(
    .INIT ( 64'h1010100010001000 ))
  _n99881 (
    .I0(sys_rst),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .O(_n9988)
  );
  LUT4 #(
    .INIT ( 16'h1511 ))
  \VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/_zz_116__7921 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ )
  );
  LUT6 #(
    .INIT ( 64'h1511FFFF15111511 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/_zz_116__7921 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .I4(\VexRiscv/_zz_210_ ),
    .I5(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7874 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9961 )
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  _n10294_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2314),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(_n10294_inv)
  );
  LUT6 #(
    .INIT ( 64'h88888000FFFFFFFF ))
  _n10330_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2324),
    .O(_n10330_inv)
  );
  LUT5 #(
    .INIT ( 32'h8808FFFF ))
  _n10366_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .O(_n10366_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAA222022202220 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed64 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 ),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o211),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed63_9406)
  );
  LUT6 #(
    .INIT ( 64'h22222222A2222222 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h22222222A2222222 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h22202020FFFFFFFF ))
  _n10260_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I4(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I5(basesoc_sdram_bankmachine1_trascon_ready_2307),
    .O(_n10260_inv)
  );
  LUT6 #(
    .INIT ( 64'h22202020FFFFFFFF ))
  _n10332_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I4(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I5(basesoc_sdram_bankmachine5_trascon_ready_2327),
    .O(_n10332_inv)
  );
  LUT5 #(
    .INIT ( 32'h2220FFFF ))
  _n10350_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I3(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2332),
    .O(_n10350_inv)
  );
  LUT5 #(
    .INIT ( 32'h2022FFFF ))
  _n10368_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2337),
    .O(_n10368_inv)
  );
  LUT6 #(
    .INIT ( 64'h22202020FFFFFFFF ))
  _n10314_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I5(basesoc_sdram_bankmachine4_trascon_ready_2322),
    .O(_n10314_inv)
  );
  LUT6 #(
    .INIT ( 64'h22202020FFFFFFFF ))
  _n10242_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I5(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .O(_n10242_inv)
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub110  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [0]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_290_ [0]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [0])
  );
  LUT4 #(
    .INIT ( 16'h2A88 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In711  (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In71 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF008000800080 ))
  Mmux_array_muxed2012 (
    .I0(rhs_array_muxed9),
    .I1(multiplexer_state_FSM_FFd3_1326),
    .I2(rhs_array_muxed6),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I4(Mmux_array_muxed2011),
    .I5(rhs_array_muxed3),
    .O(array_muxed20)
  );
  LUT6 #(
    .INIT ( 64'h5555011155555555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I4(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h5555011155555555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I3(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I4(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h5555011155555555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras16),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I4(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'h55015555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I3(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h5555011155555555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I3(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I4(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'h55045555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I3(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_391_o1 (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(rhs_array_muxed0),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .I4(multiplexer_state_FSM_FFd2_1325),
    .I5(multiplexer_state_FSM_FFd1_1324),
    .O(array_muxed17_INV_391_o)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA7DFFFFFF7D ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .I5(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT5 #(
    .INIT ( 32'h15555555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT6 #(
    .INIT ( 64'h0999999999999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'h0111555555555555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h11515555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT6 #(
    .INIT ( 64'h0999099999990999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1111),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'h00A200A200A20000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9 (
    .I0(rhs_array_muxed6),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(refresher_state_FSM_FFd2_1298),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9_9453),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9448),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o)
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \VexRiscv/_n5158_inv1  (
    .I0(\VexRiscv/_zz_236__7819 ),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I5(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .O(\VexRiscv/_n5158_inv )
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  \VexRiscv/_n5045_inv1  (
    .I0(\VexRiscv/_zz_236__7819 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5045_inv )
  );
  LUT6 #(
    .INIT ( 64'h80DFDFDFDFDFDFDF ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o121  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I1(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .I2(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I5(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .O(\VexRiscv/_n4420 [0])
  );
  LUT6 #(
    .INIT ( 64'h80DFDFDFDFDFDFDF ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1917_o131  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I1(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .I2(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I5(\VexRiscv/zz_238_[1]_PWR_25_o_equal_702_o ),
    .O(\VexRiscv/_n4420 [1])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \VexRiscv/mux12811  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [0]),
    .O(\VexRiscv/_n4375 [0])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \VexRiscv/mux1281112  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [1]),
    .O(\VexRiscv/_n4375 [1])
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n10370_inv1 (
    .I0(rhs_array_muxed6),
    .I1(rhs_array_muxed10),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(basesoc_sdram_twtrcon_ready_2347),
    .O(_n10370_inv)
  );
  LUT6 #(
    .INIT ( 64'h1544555555555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(rhs_array_muxed10),
    .I5(rhs_array_muxed6),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'hAAA2AAA2AAAAAAA2 ))
  array_muxed12_INV_390_o3 (
    .I0(array_muxed12_INV_390_o1_9213),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I4(array_muxed12_INV_390_o2_9214),
    .I5(Mmux_array_muxed121131),
    .O(array_muxed12_INV_390_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEFFFFF ))
  basesoc_wait_inv (
    .I0(N1131),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I2(basesoc_grant_2348),
    .I3(basesoc_vexriscv_ibus_cyc),
    .I4(basesoc_wait1),
    .I5(spiflash_bus_ack_2297),
    .O(basesoc_wait_inv_4447)
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext21  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I4(\VexRiscv/_zz_220_ ),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [1])
  );
  LUT6 #(
    .INIT ( 64'h1000000010001000 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1890_o11  (
    .I0(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I1(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I2(\VexRiscv/_n50001 ),
    .I3(\VexRiscv/decode_arbitration_isStuck ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8568 ),
    .I5(\VexRiscv/_n5023 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1890_o )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I5(\VexRiscv/_zz_290_ [30]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [30])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I5(\VexRiscv/_zz_290_ [29]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [29])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I5(\VexRiscv/_zz_290_ [28]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [28])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I5(\VexRiscv/_zz_290_ [27]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [27])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I5(\VexRiscv/_zz_290_ [26]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [26])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub181  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I5(\VexRiscv/_zz_290_ [25]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [25])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I5(\VexRiscv/_zz_290_ [24]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [24])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I5(\VexRiscv/_zz_290_ [23]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [23])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I5(\VexRiscv/_zz_290_ [22]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [22])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/_zz_290_ [21]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [21])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/_zz_290_ [20]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [20])
  );
  LUT6 #(
    .INIT ( 64'h8000000080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9294 )
  );
  LUT6 #(
    .INIT ( 64'h8000000080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1_5163 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I4(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9368 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5_6113 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9415 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_290_ [19]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [19])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_290_ [18]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [18])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_290_ [16]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [16])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_290_ [15]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [15])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I5(\VexRiscv/_zz_290_ [14]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF02AA ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(\Mmux_basesoc_data_port_we<0>14 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF02AA ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(\Mmux_basesoc_data_port_we<10>11 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFF02AA ))
  \Mmux_basesoc_data_port_we<4>12  (
    .I0(\Mmux_basesoc_data_port_we<4>11 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF02AA ))
  \Mmux_basesoc_data_port_we<12>12  (
    .I0(\Mmux_basesoc_data_port_we<12>11 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .I4(\Mmux_basesoc_data_port_we<0>11_6059 ),
    .O(basesoc_data_port_we[12])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_zz_290_ [13]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [13])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/_zz_290_ [12]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [12])
  );
  LUT5 #(
    .INIT ( 32'h5955A6AA ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready9),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_port_cmd_ready722_6154),
    .I4(\Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>15 )
  );
  LUT6 #(
    .INIT ( 64'h55595555AAA6AAAA ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready9),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(basesoc_port_cmd_ready5111_6192),
    .I5(\Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'h55595555AAA6AAAA ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready9),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(basesoc_port_cmd_ready7211_6171),
    .I5(\Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'h655555559AAAAAAA ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(litedramwishbone2native_state_FSM_FFd3_3041),
    .I3(basesoc_port_cmd_ready82),
    .I4(basesoc_port_cmd_ready71),
    .I5(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>10 )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub33  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/_zz_290_ [11]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [11])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData261  (
    .I0(\VexRiscv/_zz_152_ [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8154 ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [3])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub210  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/_zz_290_ [10]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [10])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub321  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/_zz_290_ [9]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [9])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub311  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/_zz_290_ [8]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [8])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[10]),
    .I4(rhs_array_muxed1[10]),
    .O(array_muxed16[10])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub301  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/_zz_290_ [7]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [7])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub291  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/_zz_290_ [6]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [6])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub281  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/_zz_290_ [5]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [5])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub271  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_290_ [4]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [4])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub261  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_290_ [3]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [3])
  );
  LUT6 #(
    .INIT ( 64'hDF5FDD5D8A0A8808 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub231  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/decode_to_execute_RS1 [2]),
    .I5(\VexRiscv/_zz_290_ [2]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [2])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData61  (
    .I0(\VexRiscv/_zz_152_ [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [14]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [14])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData71  (
    .I0(\VexRiscv/_zz_152_ [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [15]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [15])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData81  (
    .I0(\VexRiscv/_zz_152_ [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [16]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [16])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData91  (
    .I0(\VexRiscv/_zz_152_ [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [17]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [17])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData101  (
    .I0(\VexRiscv/_zz_152_ [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [18]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [18])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData112  (
    .I0(\VexRiscv/_zz_152_ [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [19]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [19])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData131  (
    .I0(\VexRiscv/_zz_152_ [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [20]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [20])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData141  (
    .I0(\VexRiscv/_zz_152_ [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [21]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [21])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData151  (
    .I0(\VexRiscv/_zz_152_ [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [22]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [22])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData161  (
    .I0(\VexRiscv/_zz_152_ [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [23]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [23])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData171  (
    .I0(\VexRiscv/_zz_152_ [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [24]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [24])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData181  (
    .I0(\VexRiscv/_zz_152_ [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [25]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [25])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData191  (
    .I0(\VexRiscv/_zz_152_ [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [26]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [26])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData201  (
    .I0(\VexRiscv/_zz_152_ [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [27]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [27])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData211  (
    .I0(\VexRiscv/_zz_152_ [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [28]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [28])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData221  (
    .I0(\VexRiscv/_zz_152_ [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [29]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [29])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData241  (
    .I0(\VexRiscv/_zz_152_ [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [30]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [30])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData271  (
    .I0(\VexRiscv/_zz_152_ [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8153 [4]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [4])
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd1_1300),
    .I1
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine0_state_FSM_FFd2-In1_9109 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(bankmachine1_state_FSM_FFd1_1301),
    .I1
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(\bankmachine1_state_FSM_FFd2-In1_9111 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd1_1302),
    .I1
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine2_state_FSM_FFd2-In1_9113 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd1_1303),
    .I1
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine3_state_FSM_FFd2-In1_9115 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine4_state_FSM_FFd2-In1  (
    .I0(bankmachine4_state_FSM_FFd1_1304),
    .I1
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\bankmachine4_state_FSM_FFd2-In1_9117 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine5_state_FSM_FFd2-In1  (
    .I0(bankmachine5_state_FSM_FFd1_1305),
    .I1
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine5_state_FSM_FFd2-In1_9119 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine6_state_FSM_FFd2-In1  (
    .I0(bankmachine6_state_FSM_FFd1_1306),
    .I1
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine6_state_FSM_FFd2-In1_9121 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \bankmachine7_state_FSM_FFd2-In1  (
    .I0(bankmachine7_state_FSM_FFd1_1307),
    .I1
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\bankmachine7_state_FSM_FFd2-In1_9123 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_5115),
    .I1(cache_state_FSM_FFd2_5116),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_487 ),
    .O(basesoc_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'h2222F22222222222 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1328),
    .I1(new_master_wdata_ready1_1209),
    .I2(basesoc_port_cmd_ready),
    .I3(cache_state_FSM_FFd2_5116),
    .I4(cache_state_FSM_FFd3_5115),
    .I5(litedramwishbone2native_state_FSM_FFd3_3041),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hABFF541000105410 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_n8150 [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [12])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData111  (
    .I0(\VexRiscv/_zz_152_ [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8155 [0]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [0])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData121  (
    .I0(\VexRiscv/_zz_152_ [1]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8155 [1]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [1])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData231  (
    .I0(\VexRiscv/_zz_152_ [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8155 [2]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [2])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData251  (
    .I0(\VexRiscv/_zz_152_ [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8147 [31]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_81  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/_zz_79_ [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_91  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/_zz_79_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_101  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/_zz_79_ [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_111  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/_zz_79_ [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_131  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/_zz_79_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_141  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/_zz_79_ [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_151  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/_zz_79_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_161  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/_zz_79_ [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_171  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/_zz_79_ [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_181  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/_zz_79_ [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_191  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/_zz_79_ [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_201  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/_zz_79_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_211  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/_zz_79_ [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_221  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/_zz_79_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_241  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/_zz_79_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_251  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/_zz_79_ [31])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_port_cmd_ready2 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12_6165),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready2_9255)
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_31  (
    .I0(\VexRiscv/_zz_157_ [11]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [11]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_3 )
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  \VexRiscv/_n8155<2>  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(N3051),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/_zz_201_ [2]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .O(\VexRiscv/_n8155 [2])
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  \VexRiscv/_n8147<31>  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I1(N307),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/_zz_201_ [31]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .O(\VexRiscv/_n8147 [31])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed9[5])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux27101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed9[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF008000800080 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I2(\cache_state_FSM_FFd3-In3_6112 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I4(basesoc_vexriscv_ibus_cyc),
    .I5(\cache_state_FSM_FFd3-In2_9317 ),
    .O(\cache_state_FSM_FFd3-In4_9318 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_331  (
    .I0(\VexRiscv/_zz_157_ [9]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [9]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_33_9579 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_321  (
    .I0(\VexRiscv/_zz_157_ [8]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [8]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_32_9582 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_311  (
    .I0(\VexRiscv/_zz_157_ [7]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [7]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_31_9585 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_301  (
    .I0(\VexRiscv/_zz_157_ [6]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [6]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_30 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_291  (
    .I0(\VexRiscv/_zz_157_ [5]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [5]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_29 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_21  (
    .I0(\VexRiscv/_zz_157_ [10]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [10]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_2 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601  (
    .I0(\VexRiscv/_zz_117_ [9]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581  (
    .I0(\VexRiscv/_zz_117_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561  (
    .I0(\VexRiscv/_zz_117_ [7]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541  (
    .I0(\VexRiscv/_zz_117_ [6]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521  (
    .I0(\VexRiscv/_zz_117_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501  (
    .I0(\VexRiscv/_zz_117_ [4]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481  (
    .I0(\VexRiscv/_zz_117_ [3]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421  (
    .I0(\VexRiscv/_zz_117_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42_9524 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21  (
    .I0(\VexRiscv/_zz_117_ [10]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[7]),
    .I4(opsis_i2c_din[7]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[6]),
    .I4(opsis_i2c_din[6]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[5]),
    .I4(opsis_i2c_din[5]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[4]),
    .I4(opsis_i2c_din[4]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[3]),
    .I4(opsis_i2c_din[3]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(opsis_i2c_din[1]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[2]),
    .I4(opsis_i2c_din[2]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I1(basesoc_interface_we_1292),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(opsis_i2c_din[0]),
    .I5(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux3161 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux21001 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux3171 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed16[2])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed9[2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_301  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .O(\VexRiscv/_zz_79_ [7])
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81  (
    .I0(\VexRiscv/_zz_117_ [13]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61  (
    .I0(\VexRiscv/_zz_117_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461  (
    .I0(\VexRiscv/_zz_117_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441  (
    .I0(\VexRiscv/_zz_117_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401  (
    .I0(\VexRiscv/_zz_117_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41  (
    .I0(\VexRiscv/_zz_117_ [11]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381  (
    .I0(\VexRiscv/_zz_117_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361  (
    .I0(\VexRiscv/_zz_117_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341  (
    .I0(\VexRiscv/_zz_117_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321  (
    .I0(\VexRiscv/_zz_117_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301  (
    .I0(\VexRiscv/_zz_117_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281  (
    .I0(\VexRiscv/_zz_117_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261  (
    .I0(\VexRiscv/_zz_117_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241  (
    .I0(\VexRiscv/_zz_117_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221  (
    .I0(\VexRiscv/_zz_117_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22_9546 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201  (
    .I0(\VexRiscv/_zz_117_ [19]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181  (
    .I0(\VexRiscv/_zz_117_ [18]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161  (
    .I0(\VexRiscv/_zz_117_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141  (
    .I0(\VexRiscv/_zz_117_ [16]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc121  (
    .I0(\VexRiscv/_zz_117_ [15]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc101  (
    .I0(\VexRiscv/_zz_117_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_12  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N395),
    .O(\VexRiscv/_zz_79_ [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_23  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N397),
    .O(\VexRiscv/_zz_79_ [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_26  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N399),
    .O(\VexRiscv/_zz_79_ [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_27  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N4011),
    .O(\VexRiscv/_zz_79_ [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_28  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N4031),
    .O(\VexRiscv/_zz_79_ [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_29  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I3(N4051),
    .O(\VexRiscv/_zz_79_ [6])
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6116),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(basesoc_zero_clear1_6072),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1292),
    .I5(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_zero_clear1_6072),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_19_2574),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_9225 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_9226 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_9227 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_20_2573),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_9230 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_9231 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_9232 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_21_2572),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_9235 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_9236 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_9237 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_22_2571),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_9240 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_9241 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_9242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_23_2570),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_9245 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_9246 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_9247 )
  );
  LUT6 #(
    .INIT ( 64'hAAA2FFF7AAA2AAA2 ))
  \refresher_state_FSM_FFd2-In2  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_timer_done),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT23  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_9009 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA4888 ))
  \VexRiscv/zz_199__execute_RS2[31]_AND_1242_o8  (
    .I0(\VexRiscv/_zz_199_ ),
    .I1(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o7_9829 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [31]),
    .I3(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/zz_199__execute_RS2[31]_AND_1242_o )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_1292),
    .I4(basesoc_csrbankarray_csrbank7_ev_enable0_re2),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT11 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_csrbankarray_csrbank0_scratch3_re1_6102),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1292),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(basesoc_interface_we_1292),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1292),
    .I5(basesoc_csrbankarray_csrbank0_scratch0_re1_6114),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT221 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank0_scratch3_re1_6102),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1292),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_interface_we_1292),
    .I5(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(half_rate_phy_rddata_en211),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1292),
    .I4(half_rate_phy_rddata_en111_FRB_6096),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \VexRiscv/_n5062_inv1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_784_o ),
    .O(\VexRiscv/_n5062_inv )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[5]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[4]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<0>112  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[0]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[6]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[7]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[8]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[9]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[10]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[11]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[10]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[12]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[13]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[14]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[15]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[16]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[17]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[18]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[19]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[22]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[20]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[21]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[23]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[11]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[24]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[25]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[26]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[27]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[30]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[28]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[29]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[31]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[12]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[15]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[13]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[14]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[16]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[17]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[1]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[18]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[19]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[20]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[21]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[22]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[23]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[24]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[25]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[28]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[26]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[27]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[29]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[2]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[0]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[30]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[31]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[1]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[2]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[5]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[3]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[4]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[6]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[7]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[3]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[8]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[9]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[10]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[13]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[12]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[11]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[14]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[15]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[4]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[16]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[17]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[18]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[19]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[22]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[20]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[21]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[23]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[24]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[25]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[26]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[27]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[5]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[30]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[28]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[29]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p1_rddata[31]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[0]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[1]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[2]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[3]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[4]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[6]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[5]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[6]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[7]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[8]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[9]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[10]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[11]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[12]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[15]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[13]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[14]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[7]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[16]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[19]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[17]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[18]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[20]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[21]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[24]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[22]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[23]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[25]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[8]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[26]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[27]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[28]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[29]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[0]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[30]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p2_rddata[31]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[1]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[2]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p3_rddata[3]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>112_6070 ),
    .I1(dfi_dfi_p0_rddata[9]),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111 ),
    .I3(basesoc_grant_2348),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT6 #(
    .INIT ( 64'hDA8A8A8A8A8A8A8A ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT83  (
    .I0(spiflash_counter[7]),
    .I1(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8 ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT81_9258 ),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1511_6045),
    .I4(Mmux_array_muxed1512),
    .O(array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1512),
    .I4(Mmux_array_muxed1511_6045),
    .O(array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1521_6044),
    .I4(Mmux_array_muxed1522),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1522),
    .I4(Mmux_array_muxed1521_6044),
    .O(array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1531_6046),
    .I4(Mmux_array_muxed1532),
    .O(array_muxed15[0])
  );
  LUT5 #(
    .INIT ( 32'h11011000 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(Mmux_array_muxed1532),
    .I4(Mmux_array_muxed1531_6046),
    .O(array_muxed8[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(N81),
    .I4(\basesoc_interface_adr[13] ),
    .I5(\basesoc_interface_adr[11] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT32  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT42  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT52  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT62  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT72  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_6086 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5179 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1320),
    .O(N1078)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_6180 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I5(N1078),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In4_9357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5176 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5180 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1321),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5175 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In412 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In211 ),
    .O(N1080)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF00088888000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I3(N1080),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras13),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'h55575555FFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(basesoc_port_cmd_ready71),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_port_cmd_ready9),
    .O(N1082)
  );
  LUT6 #(
    .INIT ( 64'h0001000100014445 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1 (
    .I0(N1082),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h8F888888 ))
  \VexRiscv/_n8150<12>_SW1  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MPP [1]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_711_o ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/_zz_201_ [12]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_622_o<11>1_6203 ),
    .O(N1084)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88800800 ))
  \VexRiscv/_n8150<12>  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>2 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [12]),
    .I4(\VexRiscv/CsrPlugin_mtval [12]),
    .I5(N1084),
    .O(\VexRiscv/_n8150 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  basesoc_port_cmd_ready812_SW1 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine3_req_lock),
    .O(N1086)
  );
  LUT6 #(
    .INIT ( 64'h0100454401000100 ))
  basesoc_port_cmd_ready812 (
    .I0(N1086),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(basesoc_port_cmd_ready812_6153)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  basesoc_port_cmd_ready8111_SW1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o),
    .O(N1088)
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  basesoc_port_cmd_ready8111 (
    .I0(N1088),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(basesoc_port_cmd_ready8111_6174)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o_SW1 (
    .I0(basesoc_vexriscv_ibus_cyc),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .O(N1090)
  );
  LUT6 #(
    .INIT ( 64'h0004000011151111 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o (
    .I0(basesoc_rom_bus_ack_871),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I4(\cache_state_FSM_FFd3-In3_6112 ),
    .I5(N1090),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o_3271)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEF ))
  \VexRiscv/_n5023<1>4_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I2(\VexRiscv/_n5023<1>2 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(N1092)
  );
  LUT6 #(
    .INIT ( 64'h0010011155555555 ))
  \VexRiscv/_n5023<1>4  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(N1092),
    .O(\VexRiscv/_n5023<1>3_9487 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12_SW1 (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .O(N1094)
  );
  LUT6 #(
    .INIT ( 64'h0100454401000100 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12 (
    .I0(N1094),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we12_6165)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  basesoc_port_cmd_ready722_SW1 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_req_lock),
    .O(N1096)
  );
  LUT6 #(
    .INIT ( 64'h0100454401000100 ))
  basesoc_port_cmd_ready722 (
    .I0(N1096),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(basesoc_port_cmd_ready722_6154)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  basesoc_port_cmd_ready5111_SW1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .O(N1098)
  );
  LUT6 #(
    .INIT ( 64'h0100454401000100 ))
  basesoc_port_cmd_ready5111 (
    .I0(N1098),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(basesoc_port_cmd_ready5111_6192)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  basesoc_port_cmd_ready7211_SW1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine6_req_lock),
    .O(N1100)
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  basesoc_port_cmd_ready7211 (
    .I0(N1100),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(basesoc_port_cmd_ready7211_6171)
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT3 #(
    .INIT ( 8'h2B ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_2348),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I2(basesoc_vexriscv_ibus_cyc),
    .O(basesoc_grant_glue_set_9920)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAAB ))
  spiflash_cs_n_glue_rst_SW1 (
    .I0(sys_rst),
    .I1(\Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31_6049 ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .O(N1102)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFAAAAAA8AAA ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2296),
    .I1(N1102),
    .I2(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .I3(_n100841),
    .I4(spiflash_counter[5]),
    .I5(spiflash_counter[7]),
    .O(spiflash_cs_n_glue_rst_9893)
  );
  LUT3 #(
    .INIT ( 8'hEB ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_trrdcon_valid),
    .I1(basesoc_sdram_trrdcon_count_2345),
    .I2(basesoc_sdram_trrdcon_ready_2346),
    .O(basesoc_sdram_trrdcon_count_glue_set_9946)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o223 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd6_1322),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_6058 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras18),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o223_9408)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2566110  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/n2566 [0])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  Mmux_array_muxed1311_SW1 (
    .I0(rhs_array_muxed3),
    .I1(basesoc_sdram_trrdcon_ready_2346),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(N1104)
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  Mmux_array_muxed1311 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I1(multiplexer_state_FSM_FFd3_1326),
    .I2(rhs_array_muxed9),
    .I3(rhs_array_muxed6),
    .I4(N1104),
    .I5(rhs_array_muxed0),
    .O(array_muxed13)
  );
  LUT4 #(
    .INIT ( 16'hCF8A ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2346),
    .I1(sys_rst),
    .I2(basesoc_sdram_trrdcon_valid),
    .I3(basesoc_sdram_trrdcon_count_2345),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_9919)
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2290),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_747_o1_6149),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_9888)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA6 ))
  basesoc_sdram_time0_2_glue_set (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time0_2_glue_set_9955)
  );
  LUT6 #(
    .INIT ( 64'h808580888A8F8A88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData51  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8147 [13]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [13]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [13])
  );
  LUT6 #(
    .INIT ( 64'hF7F7F70080808000 ))
  suart_tx_glue_rst (
    .I0(suart_uart_clk_txen_965),
    .I1(suart_tx_busy_2288),
    .I2(\suart_tx_reg[0]_PWR_1_o_MUX_728_o ),
    .I3(\Mcount_suart_tx_bitcount_xor<3>11_6031 ),
    .I4(sys_rst),
    .I5(suart_tx_2289),
    .O(suart_tx_glue_rst_9923)
  );
  LUT6 #(
    .INIT ( 64'h44444F4444444444 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1713_o ),
    .I1(spiflash_dq_oe_2295),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_bus_cyc_spiflash_i1[1]_AND_1003_o ),
    .I4(spiflash_counter[7]),
    .I5(_n100841),
    .O(spiflash_dq_oe_glue_set_9892)
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  opsis_i2c_slave_addr_re_rstpot_SW1 (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(sys_rst),
    .I3(\basesoc_interface_adr[9] ),
    .I4(basesoc_interface_we_1292),
    .O(N1106)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(N1106),
    .O(opsis_i2c_slave_addr_re_rstpot_10094)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_264  (
    .I0(\VexRiscv/Mmux__zz_36_262 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [31]),
    .O(\VexRiscv/_zz_36_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1_6151),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(bankmachine7_state_FSM_FFd1_1307),
    .I3(bankmachine7_state_FSM_FFd2_5156),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h8000800080808000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9447)
  );
  LUT6 #(
    .INIT ( 64'h22222222A2222222 ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I5(refresher_state_FSM_FFd2_1298),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT6 #(
    .INIT ( 64'h7000000078888888 ))
  \VexRiscv/Mmux_n2563261  (
    .I0(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_8025 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_MUL_8029 ),
    .I3(\VexRiscv/decode_to_execute_RS2 [31]),
    .I4(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_8063 ),
    .I5(\VexRiscv/decode_to_execute_IS_DIV_8072 ),
    .O(\VexRiscv/n2563 [32])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_94  (
    .I0(\VexRiscv/Mmux__zz_36_92 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [17]),
    .O(\VexRiscv/_zz_36_ [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_134  (
    .I0(\VexRiscv/Mmux__zz_36_132 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8155 [1]),
    .O(\VexRiscv/_zz_36_ [1])
  );
  LUT6 #(
    .INIT ( 64'h0001010111111111 ))
  \VexRiscv/_n51301  (
    .I0(\VexRiscv/_zz_236__7819 ),
    .I1(\VexRiscv/_zz_237_ ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I5(\VexRiscv/memory_arbitration_isValid_7879 ),
    .O(\VexRiscv/_n5130 )
  );
  LUT6 #(
    .INIT ( 64'h1111111110111010 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory11  (
    .I0(\VexRiscv/_zz_236__7819 ),
    .I1(\VexRiscv/_zz_237_ ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 ),
    .I3(\VexRiscv/_n50001 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I5(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>3  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o<11>1_6204 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_624_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1281  (
    .I0(\VexRiscv/decode_to_execute_PC [5]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1291  (
    .I0(\VexRiscv/decode_to_execute_PC [6]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1301  (
    .I0(\VexRiscv/decode_to_execute_PC [7]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1311  (
    .I0(\VexRiscv/decode_to_execute_PC [8]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1321  (
    .I0(\VexRiscv/decode_to_execute_PC [9]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1210  (
    .I0(\VexRiscv/decode_to_execute_PC [10]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src133  (
    .I0(\VexRiscv/decode_to_execute_PC [11]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [11])
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  basesoc_sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .O(basesoc_sdram_choose_req_want_writes_inv)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  Mmux_array_muxed121121 (
    .I0(basesoc_sdram_generator_done_1166),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(refresher_state_FSM_FFd2_1298),
    .O(Mmux_array_muxed12112)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1211  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_lut<0>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT_lut<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1131  (
    .I0(\VexRiscv/decode_to_execute_PC [20]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1141  (
    .I0(\VexRiscv/decode_to_execute_PC [21]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1151  (
    .I0(\VexRiscv/decode_to_execute_PC [22]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1161  (
    .I0(\VexRiscv/decode_to_execute_PC [23]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1171  (
    .I0(\VexRiscv/decode_to_execute_PC [24]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1181  (
    .I0(\VexRiscv/decode_to_execute_PC [25]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1191  (
    .I0(\VexRiscv/decode_to_execute_PC [26]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1201  (
    .I0(\VexRiscv/decode_to_execute_PC [27]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1211  (
    .I0(\VexRiscv/decode_to_execute_PC [28]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1221  (
    .I0(\VexRiscv/decode_to_execute_PC [29]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1241  (
    .I0(\VexRiscv/decode_to_execute_PC [30]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [30])
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100881 (
    .I0(bankmachine0_state_FSM_FFd3_5125),
    .I1(bankmachine0_state_FSM_FFd2_5126),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .O(_n10088)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100901 (
    .I0(bankmachine1_state_FSM_FFd3_5120),
    .I1(bankmachine1_state_FSM_FFd2_5121),
    .I2(bankmachine1_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .O(_n10090)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100921 (
    .I0(bankmachine2_state_FSM_FFd3_5130),
    .I1(bankmachine2_state_FSM_FFd2_5131),
    .I2(bankmachine2_state_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .O(_n10092)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100941 (
    .I0(bankmachine3_state_FSM_FFd3_5135),
    .I1(bankmachine3_state_FSM_FFd2_5136),
    .I2(bankmachine3_state_FSM_FFd1_1303),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .O(_n10094)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100961 (
    .I0(bankmachine4_state_FSM_FFd3_5140),
    .I1(bankmachine4_state_FSM_FFd2_5141),
    .I2(bankmachine4_state_FSM_FFd1_1304),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .O(_n10096)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n100981 (
    .I0(bankmachine5_state_FSM_FFd3_5145),
    .I1(bankmachine5_state_FSM_FFd2_5146),
    .I2(bankmachine5_state_FSM_FFd1_1305),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .O(_n10098)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n101001 (
    .I0(bankmachine6_state_FSM_FFd3_5150),
    .I1(bankmachine6_state_FSM_FFd2_5151),
    .I2(bankmachine6_state_FSM_FFd1_1306),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .O(_n10100)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  _n101021 (
    .I0(bankmachine7_state_FSM_FFd3_5155),
    .I1(bankmachine7_state_FSM_FFd2_5156),
    .I2(bankmachine7_state_FSM_FFd1_1307),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .O(_n10102)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \VexRiscv/_n50003  (
    .I0(\VexRiscv/_zz_237_ ),
    .I1(\VexRiscv/_zz_236__7819 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/_n50001 ),
    .I4(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_n5000 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub121  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [1]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_290_ [1]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  \VexRiscv/execute_CsrPlugin_writeEnable1  (
    .I0(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8058 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I5(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/execute_CsrPlugin_writeEnable )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFEFFFEFF ))
  \VexRiscv/_zz_210_1  (
    .I0(\VexRiscv/_zz_237_ ),
    .I1(\VexRiscv/_zz_236__7819 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/_n50001 ),
    .I4(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_zz_210_ )
  );
  LUT5 #(
    .INIT ( 32'h0201FCFC ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In21  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_6058 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I5(\VexRiscv/_zz_290_ [31]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [31])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_112  (
    .I0(\VexRiscv/Mmux__zz_36_12_9501 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8155 [0]),
    .O(\VexRiscv/_zz_36_ [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5177 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1317),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1316),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1318),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In31_6066 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_254  (
    .I0(\VexRiscv/Mmux__zz_36_252_9607 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [30]),
    .O(\VexRiscv/_zz_36_ [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_234  (
    .I0(\VexRiscv/Mmux__zz_36_232_9613 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [29]),
    .O(\VexRiscv/_zz_36_ [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_224  (
    .I0(\VexRiscv/Mmux__zz_36_222_9616 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [28]),
    .O(\VexRiscv/_zz_36_ [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_214  (
    .I0(\VexRiscv/Mmux__zz_36_212_9619 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [27]),
    .O(\VexRiscv/_zz_36_ [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_204  (
    .I0(\VexRiscv/Mmux__zz_36_202_9622 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [26]),
    .O(\VexRiscv/_zz_36_ [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_194  (
    .I0(\VexRiscv/Mmux__zz_36_192_9628 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [25]),
    .O(\VexRiscv/_zz_36_ [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_184  (
    .I0(\VexRiscv/Mmux__zz_36_182_9631 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [24]),
    .O(\VexRiscv/_zz_36_ [24])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8644 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7920 ),
    .I2(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I3(\VexRiscv/_zz_116__7921 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8873 ),
    .O(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_174  (
    .I0(\VexRiscv/Mmux__zz_36_172_9634 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [23]),
    .O(\VexRiscv/_zz_36_ [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_164  (
    .I0(\VexRiscv/Mmux__zz_36_162_9637 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [22]),
    .O(\VexRiscv/_zz_36_ [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_154  (
    .I0(\VexRiscv/Mmux__zz_36_152_9640 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [21]),
    .O(\VexRiscv/_zz_36_ [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_144  (
    .I0(\VexRiscv/Mmux__zz_36_142_9643 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [20]),
    .O(\VexRiscv/_zz_36_ [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_116  (
    .I0(\VexRiscv/Mmux__zz_36_113_9646 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [19]),
    .O(\VexRiscv/_zz_36_ [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_104  (
    .I0(\VexRiscv/Mmux__zz_36_102_9649 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [18]),
    .O(\VexRiscv/_zz_36_ [18])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I5(\VexRiscv/_zz_290_ [17]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_84  (
    .I0(\VexRiscv/Mmux__zz_36_82_9566 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [16]),
    .O(\VexRiscv/_zz_36_ [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_74  (
    .I0(\VexRiscv/Mmux__zz_36_72_9569 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [15]),
    .O(\VexRiscv/_zz_36_ [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_64  (
    .I0(\VexRiscv/Mmux__zz_36_62_9572 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [14]),
    .O(\VexRiscv/_zz_36_ [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_54  (
    .I0(\VexRiscv/Mmux__zz_36_52_9575 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8147 [13]),
    .O(\VexRiscv/_zz_36_ [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_44  (
    .I0(\VexRiscv/Mmux__zz_36_42_9578 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8150 [12]),
    .O(\VexRiscv/_zz_36_ [12])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_req_lock),
    .I1(litedramwishbone2native_state_FSM_FFd3_3041),
    .I2(basesoc_port_cmd_ready82),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(basesoc_sdram_bankmachine6_req_lock),
    .I5(basesoc_sdram_bankmachine7_req_lock),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_34  (
    .I0(\VexRiscv/Mmux__zz_36_35 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8150 [11]),
    .O(\VexRiscv/_zz_36_ [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_24  (
    .I0(\VexRiscv/Mmux__zz_36_213_9625 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8151 [10]),
    .O(\VexRiscv/_zz_36_ [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_334  (
    .I0(\VexRiscv/Mmux__zz_36_332_9581 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8151 [9]),
    .O(\VexRiscv/_zz_36_ [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_324  (
    .I0(\VexRiscv/Mmux__zz_36_322_9584 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8151 [8]),
    .O(\VexRiscv/_zz_36_ [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_314  (
    .I0(\VexRiscv/Mmux__zz_36_312_9587 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8152 ),
    .O(\VexRiscv/_zz_36_ [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_304  (
    .I0(\VexRiscv/Mmux__zz_36_302_9590 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8153 [6]),
    .O(\VexRiscv/_zz_36_ [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_294  (
    .I0(\VexRiscv/Mmux__zz_36_292_9596 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8153 [5]),
    .O(\VexRiscv/_zz_36_ [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_284  (
    .I0(\VexRiscv/Mmux__zz_36_282_9599 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8153 [4]),
    .O(\VexRiscv/_zz_36_ [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_274  (
    .I0(\VexRiscv/Mmux__zz_36_272_9602 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8154 ),
    .O(\VexRiscv/_zz_36_ [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_244  (
    .I0(\VexRiscv/Mmux__zz_36_242_9610 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I3(\VexRiscv/_n8155 [2]),
    .O(\VexRiscv/_zz_36_ [2])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re2 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1292),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1),
    .I4(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_lut<0>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_lut<0> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras17),
    .I1(bankmachine7_state_FSM_FFd3_5155),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1315),
    .I3(\bankmachine7_state_FSM_FFd1-In2 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7)
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[1]),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_source_valid_966),
    .O(\Result<2>10 )
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  _n10240_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I1(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .O(_n10240_inv)
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  _n10258_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2304),
    .I1(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .O(_n10258_inv)
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  _n10312_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2319),
    .I1(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .O(_n10312_inv)
  );
  LUT5 #(
    .INIT ( 32'h15555555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_valid11_6081),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h15555555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .I3(Mmux_basesoc_sdram_bankmachine1_cmd_valid11_6080),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h15555555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_valid11_6083),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT6 #(
    .INIT ( 64'h5A5A5A5AA5A7A5A5 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_source_valid_966),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(\Result<1>10 )
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n10348_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2329),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n10348_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I3(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT5 #(
    .INIT ( 32'h9A8ADACA ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2347),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFDAAA8 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8875 ),
    .I1(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I3(\VexRiscv/_zz_114__7875 ),
    .I4(\VexRiscv/_zz_206_ ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9964 )
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2288),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .I2(suart_tx_fifo_readable_2293),
    .I3(suart_sink_ready_934),
    .O(suart_tx_busy_glue_set_9886)
  );
  LUT5 #(
    .INIT ( 32'h00808080 ))
  \VexRiscv/_n49931  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .O(\VexRiscv/_n4993 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \VexRiscv/decode_arbitration_isStuck10_SW0  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .O(N6881)
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_10  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N249),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [18]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/_zz_35_ [18])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_9  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N251),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [17]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/_zz_35_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_8  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N253),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [16]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/_zz_35_ [16])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_14  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N255),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [21]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/_zz_35_ [21])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_15  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N257),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [22]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/_zz_35_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_13  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N259),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [20]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/_zz_35_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_11  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2611),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [19]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/_zz_35_ [19])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_6  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N265),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [14]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/_zz_35_ [14])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_5  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N267),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [13]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/_zz_35_ [13])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_4  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N269),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [12]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/_zz_35_ [12])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_3  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N271),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [11]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .O(\VexRiscv/_zz_35_ [11])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_2  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N273),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [10]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/_zz_35_ [10])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_16  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2751),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [23]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/_zz_35_ [23])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_17  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2771),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [24]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/_zz_35_ [24])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_18  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2791),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [25]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/_zz_35_ [25])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_22  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2811),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [29]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/_zz_35_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_24  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2831),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [30]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/_zz_35_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_25  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2851),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [31]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/_zz_35_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_19  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2871),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [26]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/_zz_35_ [26])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_20  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2891),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [27]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/_zz_35_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_21  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2911),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [28]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/_zz_35_ [28])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_31  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2971),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [8]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .O(\VexRiscv/_zz_35_ [8])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_32  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2991),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [9]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .O(\VexRiscv/_zz_35_ [9])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_12  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2411),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [1]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/_zz_35_ [1])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_23  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2431),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [2]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/_zz_35_ [2])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_26  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N245),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [3]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/_zz_35_ [3])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_27  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N247),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [4]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/_zz_35_ [4])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_7  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N263),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [15]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/_zz_35_ [15])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_28  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2931),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [5]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(\VexRiscv/_zz_35_ [5])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_30  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N2951),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [7]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .O(\VexRiscv/_zz_35_ [7])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N3011),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [0]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/_zz_35_ [0])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_29  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(N3031),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [6]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(\VexRiscv/_zz_35_ [6])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41131  (
    .I0(rhs_array_muxed44[3]),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/_zz_203_ [1]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .O(N458)
  );
  LUT6 #(
    .INIT ( 64'hA222800080008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211  (
    .I0(rhs_array_muxed44[0]),
    .I1(basesoc_grant_2348),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .I4(\VexRiscv/_zz_203_ [1]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .O(N459)
  );
  LUT6 #(
    .INIT ( 64'h0001000100000001 ))
  \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot  (
    .I0(\VexRiscv/_zz_237_ ),
    .I1(\VexRiscv/_zz_236__7819 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(sys_rst_basesoc_vexriscv_reset_OR_684_o),
    .I4(\VexRiscv/_n4991 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8566 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time0_4_glue_set_9957)
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<5>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/decode_to_execute_PC [5]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<6>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/decode_to_execute_PC [6]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<7>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/decode_to_execute_PC [7]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<8>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/decode_to_execute_PC [8]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<9>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/decode_to_execute_PC [9]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<10>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/decode_to_execute_PC [10]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_PC [31]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(multiplexer_state_FSM_FFd2_1325),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time1_3_glue_set_9952)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1325),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time0_3_glue_set_9956)
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_290__Madd_lut<0>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/_zz_157_ [0]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0220222000202020 ))
  \VexRiscv/CsrPlugin_mip_MSIP_rstpot  (
    .I0(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_626_o_inv ),
    .I2(\VexRiscv/_zz_152_ [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/_n8154 ),
    .O(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_10097 )
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_290__Madd_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/_zz_157_ [1]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<12>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/_zz_157_ [12]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<13>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/_zz_157_ [13]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<14>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I4(\VexRiscv/_zz_157_ [14]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<15>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/_zz_157_ [15]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<16>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/_zz_157_ [16]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<17>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/_zz_157_ [17]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [17])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<18>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/_zz_157_ [18]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [18])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<19>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/_zz_157_ [19]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [19])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_157_ [20]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/_zz_157_ [21]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [21])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/_zz_157_ [22]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [22])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/_zz_157_ [23]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [23])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/_zz_157_ [24]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [24])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/_zz_157_ [25]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [25])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/_zz_157_ [26]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [26])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/_zz_157_ [27]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [27])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/_zz_157_ [28]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [28])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/_zz_157_ [29]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/_zz_157_ [30]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [30])
  );
  LUT6 #(
    .INIT ( 64'hB3A24C5D4C5DB3A2 ))
  \VexRiscv/Madd__zz_290__Madd_lut<2>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .I4(\VexRiscv/_zz_157_ [2]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_290__Madd_lut<3>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/_zz_157_ [3]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_290__Madd_lut<4>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [4]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/_zz_157_ [4]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_290__Madd_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/_zz_157_ [31]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8064 ),
    .O(\VexRiscv/Madd__zz_290__Madd_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  wr_data_en_d_rstpot_SW0 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_interface_we_1292),
    .I2(half_rate_phy_rddata_en111_FRB_6096),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .O(N912)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFFFFFF ))
  \VexRiscv/Mmux_dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1922_o1_SW1  (
    .I0(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8062 ),
    .I4(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I5(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(N9141)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .O(N9161)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1711),
    .O(N9181)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .O(N9201)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .O(N9221)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1849),
    .O(N9241)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1987),
    .O(N9261)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .O(N9281)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a23_SW0 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I4
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1941),
    .O(N9301)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine1_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine1_row_opened_2303),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .O(N9321)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine2_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine2_row_opened_2308),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .O(N9341)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine4_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine4_row_opened_2318),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .O(N9361)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine5_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine5_row_opened_2323),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .O(N9381)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine6_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine6_row_opened_2328),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .O(N9401)
  );
  LUT5 #(
    .INIT ( 32'hFFAEAEAE ))
  \bankmachine7_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(refresher_state_FSM_FFd1_1299),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(basesoc_sdram_bankmachine7_row_opened_2333),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .O(N9421)
  );
  LUT6 #(
    .INIT ( 64'h00000D000D000D00 ))
  \bankmachine0_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd1_1299),
    .I1(basesoc_sdram_generator_done_1166),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1665),
    .I4(basesoc_sdram_bankmachine0_row_opened_2298),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(N9441)
  );
  LUT6 #(
    .INIT ( 64'h00000D000D000D00 ))
  \bankmachine3_state_FSM_FFd3-In3_SW0  (
    .I0(refresher_state_FSM_FFd1_1299),
    .I1(basesoc_sdram_generator_done_1166),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1803),
    .I4(basesoc_sdram_bankmachine3_row_opened_2313),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(N946)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1101  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11433  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_12_9501 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [0]),
    .I5(N948),
    .O(\VexRiscv/decode_RS1 [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11103  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_12_9501 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [0]),
    .I5(N950),
    .O(\VexRiscv/decode_RS2 [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1253  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_262 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [31]),
    .I5(N952),
    .O(\VexRiscv/decode_RS1 [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11343  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_262 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [31]),
    .I5(N954),
    .O(\VexRiscv/decode_RS2 [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1243  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_252_9607 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [30]),
    .I5(N956),
    .O(\VexRiscv/decode_RS1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11333  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_252_9607 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [30]),
    .I5(N958),
    .O(\VexRiscv/decode_RS2 [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1223  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_232_9613 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [29]),
    .I5(N960),
    .O(\VexRiscv/decode_RS1 [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11313  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_232_9613 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [29]),
    .I5(N962),
    .O(\VexRiscv/decode_RS2 [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1213  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_222_9616 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [28]),
    .I5(N964),
    .O(\VexRiscv/decode_RS1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11303  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_222_9616 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [28]),
    .I5(N966),
    .O(\VexRiscv/decode_RS2 [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1203  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_212_9619 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [27]),
    .I5(N968),
    .O(\VexRiscv/decode_RS1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11293  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_212_9619 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [27]),
    .I5(N970),
    .O(\VexRiscv/decode_RS2 [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1193  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_202_9622 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [26]),
    .I5(N972),
    .O(\VexRiscv/decode_RS1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11283  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_202_9622 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [26]),
    .I5(N974),
    .O(\VexRiscv/decode_RS2 [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1183  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_192_9628 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [25]),
    .I5(N976),
    .O(\VexRiscv/decode_RS1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11273  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_192_9628 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [25]),
    .I5(N9781),
    .O(\VexRiscv/decode_RS2 [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1173  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_182_9631 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [24]),
    .I5(N9801),
    .O(\VexRiscv/decode_RS1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11263  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_182_9631 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [24]),
    .I5(N9821),
    .O(\VexRiscv/decode_RS2 [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1163  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_172_9634 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [23]),
    .I5(N9841),
    .O(\VexRiscv/decode_RS1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11253  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_172_9634 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [23]),
    .I5(N9861),
    .O(\VexRiscv/decode_RS2 [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1153  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_162_9637 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [22]),
    .I5(N9881),
    .O(\VexRiscv/decode_RS1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11243  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_162_9637 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [22]),
    .I5(N9901),
    .O(\VexRiscv/decode_RS2 [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1143  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_152_9640 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [21]),
    .I5(N9921),
    .O(\VexRiscv/decode_RS1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11233  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_152_9640 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [21]),
    .I5(N9941),
    .O(\VexRiscv/decode_RS2 [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1133  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_142_9643 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [20]),
    .I5(N9961),
    .O(\VexRiscv/decode_RS1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11223  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_142_9643 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [20]),
    .I5(N9981),
    .O(\VexRiscv/decode_RS2 [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11203  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_113_9646 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [19]),
    .I5(N10001),
    .O(\VexRiscv/decode_RS2 [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1113  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_113_9646 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [19]),
    .I5(N10021),
    .O(\VexRiscv/decode_RS1 [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11193  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_102_9649 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [18]),
    .I5(N10041),
    .O(\VexRiscv/decode_RS2 [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1103  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_102_9649 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [18]),
    .I5(N10061),
    .O(\VexRiscv/decode_RS1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS193  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_92 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [17]),
    .I5(N10081),
    .O(\VexRiscv/decode_RS1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11183  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_92 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [17]),
    .I5(N10101),
    .O(\VexRiscv/decode_RS2 [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS183  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_82_9566 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [16]),
    .I5(N1012),
    .O(\VexRiscv/decode_RS1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11173  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_82_9566 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [16]),
    .I5(N1014),
    .O(\VexRiscv/decode_RS2 [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS173  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_72_9569 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [15]),
    .I5(N1016),
    .O(\VexRiscv/decode_RS1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11163  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_72_9569 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [15]),
    .I5(N1018),
    .O(\VexRiscv/decode_RS2 [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS163  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_62_9572 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [14]),
    .I5(N1020),
    .O(\VexRiscv/decode_RS1 [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11153  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_62_9572 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [14]),
    .I5(N1022),
    .O(\VexRiscv/decode_RS2 [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS153  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_52_9575 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [13]),
    .I5(N1024),
    .O(\VexRiscv/decode_RS1 [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11143  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_52_9575 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8147 [13]),
    .I5(N1026),
    .O(\VexRiscv/decode_RS2 [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS143  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_42_9578 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8150 [12]),
    .I5(N1028),
    .O(\VexRiscv/decode_RS1 [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11133  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_42_9578 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8150 [12]),
    .I5(N1030),
    .O(\VexRiscv/decode_RS2 [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS133  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_35 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8150 [11]),
    .I5(N1032),
    .O(\VexRiscv/decode_RS1 [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11123  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_35 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8150 [11]),
    .I5(N1034),
    .O(\VexRiscv/decode_RS2 [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS123  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_213_9625 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [10]),
    .I5(N1036),
    .O(\VexRiscv/decode_RS1 [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11113  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_213_9625 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [10]),
    .I5(N1038),
    .O(\VexRiscv/decode_RS2 [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1323  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_332_9581 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [9]),
    .I5(N1040),
    .O(\VexRiscv/decode_RS1 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11413  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_332_9581 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [9]),
    .I5(N1042),
    .O(\VexRiscv/decode_RS2 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1313  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_322_9584 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [8]),
    .I5(N1044),
    .O(\VexRiscv/decode_RS1 [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11403  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_322_9584 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8151 [8]),
    .I5(N1046),
    .O(\VexRiscv/decode_RS2 [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1303  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_312_9587 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8152 ),
    .I5(N1048),
    .O(\VexRiscv/decode_RS1 [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11393  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_312_9587 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8152 ),
    .I5(N1050),
    .O(\VexRiscv/decode_RS2 [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1293  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_302_9590 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [6]),
    .I5(N1052),
    .O(\VexRiscv/decode_RS1 [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11383  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_302_9590 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [6]),
    .I5(N1054),
    .O(\VexRiscv/decode_RS2 [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1283  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_292_9596 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [5]),
    .I5(N1056),
    .O(\VexRiscv/decode_RS1 [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11373  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_292_9596 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [5]),
    .I5(N1058),
    .O(\VexRiscv/decode_RS2 [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1273  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_282_9599 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [4]),
    .I5(N1060),
    .O(\VexRiscv/decode_RS1 [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11363  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_282_9599 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8153 [4]),
    .I5(N1062),
    .O(\VexRiscv/decode_RS2 [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1263  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_272_9602 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8154 ),
    .I5(N1064),
    .O(\VexRiscv/decode_RS1 [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11353  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_272_9602 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8154 ),
    .I5(N1066),
    .O(\VexRiscv/decode_RS2 [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1233  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_242_9610 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [2]),
    .I5(N1068),
    .O(\VexRiscv/decode_RS1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11323  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_242_9610 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [2]),
    .I5(N1070),
    .O(\VexRiscv/decode_RS2 [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11213  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6213 ),
    .I1(\VexRiscv/Mmux__zz_36_132 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [1]),
    .I5(N1072),
    .O(\VexRiscv/decode_RS2 [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1123  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_132 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I4(\VexRiscv/_n8155 [1]),
    .I5(N1074),
    .O(\VexRiscv/decode_RS1 [1])
  );
  LUT6 #(
    .INIT ( 64'hDFFFFF20200000DF ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_port_cmd_ready722_6154),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>25 )
  );
  LUT6 #(
    .INIT ( 64'hFDFF02000200FDFF ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_port_cmd_ready5111_6192),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>30 )
  );
  LUT6 #(
    .INIT ( 64'hFDFF02000200FDFF ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_sdram_bankmachine4_req_lock),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_port_cmd_ready7211_6171),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_PC [20]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_PC [21]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_PC [22]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_PC [23]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_PC [24]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .I4(\VexRiscv/decode_to_execute_PC [25]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_PC [26]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_PC [27]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_PC [28]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_PC [29]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_PC [30]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8057 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30])
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'hFFFF44404440FFFF ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I4(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I5(basesoc_sdram_bankmachine6_trascon_count[1]),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid11 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(refresher_state_FSM_FFd1_1299),
    .I4(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h1000000010001000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I4(basesoc_sdram_generator_done_1166),
    .I5(refresher_state_FSM_FFd1_1299),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h1000000010001000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1896),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I4(basesoc_sdram_generator_done_1166),
    .I5(refresher_state_FSM_FFd1_1299),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h5666A666 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<11>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src2 [11]),
    .I1(\VexRiscv/decode_to_execute_PC [11]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h55DF555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(basesoc_sdram_generator_done_1166),
    .I2(refresher_state_FSM_FFd1_1299),
    .I3(refresher_state_FSM_FFd2_1298),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h55DF555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(basesoc_sdram_generator_done_1166),
    .I2(refresher_state_FSM_FFd1_1299),
    .I3(refresher_state_FSM_FFd2_1298),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF80FFFFFFFF ))
  \VexRiscv/_n5207_inv1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I5(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/_n5207_inv )
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6953 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I5(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [0])
  );
  LUT6 #(
    .INIT ( 64'h0000100010001000 ))
  \VexRiscv/Mmux_writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1910_o11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_236__7819 ),
    .I2(\VexRiscv/_n4991 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I5(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .O(\VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1910_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000080008000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_6089 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5162 ),
    .I4(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9370 )
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData210  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8151 [10]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [10])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData33  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8150 [11]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [11])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData281  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8153 [5]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [5])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData291  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8153 [6]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [6])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData311  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8151 [8]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [8])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData321  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8151 [9]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [9])
  );
  LUT6 #(
    .INIT ( 64'h8888858888888F88 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData301  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8152 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [7])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT651  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [33]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<64> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT641  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [32]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<63> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT631  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [31]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<62> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT621  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [30]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT611  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [29]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT601  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [28]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT591  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [27]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT581  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [26]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<57> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT571  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [25]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT561  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [24]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT551  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [23]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT541  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [22]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT531  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [21]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT521  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [20]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o135_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [0]),
    .O(N2211)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT511  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [19]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT501  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [18]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT491  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [17]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT481  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [16]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT471  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [15]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT461  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [14]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT451  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [13]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT441  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [12]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT431  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [11]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT421  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [10]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT411  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [9]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT401  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [8]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT391  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [7]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT381  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [6]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT371  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT361  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT351  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [3]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT341  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [2]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT331  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/_zz_315_ [1]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_782_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>14 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT6 #(
    .INIT ( 64'h00080808080808FF ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(basesoc_port_cmd_ready9),
    .I1(basesoc_port_cmd_ready722_6154),
    .I2(basesoc_sdram_bankmachine4_req_lock),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  Mmux_array_muxed2115_SW0 (
    .I0(Mmux_array_muxed2011),
    .I1(Mmux_array_muxed2112_9441),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1310),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1313),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00004000 ))
  Mmux_array_muxed2115 (
    .I0(multiplexer_state_FSM_FFd1_1324),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(rhs_array_muxed10),
    .I4(multiplexer_state_FSM_FFd2_1325),
    .I5(N1110),
    .O(array_muxed21)
  );
  LUT5 #(
    .INIT ( 32'h557F7F7F ))
  \VexRiscv/_n4991<1>1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I4(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .O(\VexRiscv/_n4991 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_sdram_choose_req_want_reads_inv1 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_choose_req_want_reads_inv)
  );
  LUT4 #(
    .INIT ( 16'h4044 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid111 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(refresher_state_FSM_FFd1_1299),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_valid11_6084)
  );
  LUT4 #(
    .INIT ( 16'h4044 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid111 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(refresher_state_FSM_FFd1_1299),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_valid11_6082)
  );
  LUT4 #(
    .INIT ( 16'h4044 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid111 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I2(basesoc_sdram_generator_done_1166),
    .I3(refresher_state_FSM_FFd1_1299),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_valid11_6141)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \VexRiscv/CsrPlugin_jumpInterface_valid1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .I2(\VexRiscv/_zz_236__7819 ),
    .O(\VexRiscv/CsrPlugin_jumpInterface_valid )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2AFF7FFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(bankmachine7_state_FSM_FFd2_5156),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2334),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2337),
    .I3(bankmachine7_state_FSM_FFd3_5155),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I5(bankmachine7_state_FSM_FFd1_1307),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5160 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd3_1326),
    .I4(basesoc_sdram_time1[3]),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .O(basesoc_sdram_time1_2_glue_set_9951)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_2298),
    .I1(bankmachine0_state_FSM_FFd1_1300),
    .I2(bankmachine0_state_FSM_FFd3_5125),
    .I3(bankmachine0_state_FSM_FFd2_5126),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_9924)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_2303),
    .I1(bankmachine1_state_FSM_FFd1_1301),
    .I2(bankmachine1_state_FSM_FFd3_5120),
    .I3(bankmachine1_state_FSM_FFd2_5121),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_9925)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_2308),
    .I1(bankmachine2_state_FSM_FFd1_1302),
    .I2(bankmachine2_state_FSM_FFd3_5130),
    .I3(bankmachine2_state_FSM_FFd2_5131),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_9926)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_2313),
    .I1(bankmachine3_state_FSM_FFd1_1303),
    .I2(bankmachine3_state_FSM_FFd3_5135),
    .I3(bankmachine3_state_FSM_FFd2_5136),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_9927)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine4_row_opened_2318),
    .I1(bankmachine4_state_FSM_FFd1_1304),
    .I2(bankmachine4_state_FSM_FFd3_5140),
    .I3(bankmachine4_state_FSM_FFd2_5141),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_9928)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine5_row_opened_2323),
    .I1(bankmachine5_state_FSM_FFd1_1305),
    .I2(bankmachine5_state_FSM_FFd3_5145),
    .I3(bankmachine5_state_FSM_FFd2_5146),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_9929)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine6_row_opened_2328),
    .I1(bankmachine6_state_FSM_FFd1_1306),
    .I2(bankmachine6_state_FSM_FFd3_5150),
    .I3(bankmachine6_state_FSM_FFd2_5151),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_9930)
  );
  LUT5 #(
    .INIT ( 32'h80B280A2 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine7_row_opened_2333),
    .I1(bankmachine7_state_FSM_FFd1_1307),
    .I2(bankmachine7_state_FSM_FFd3_5155),
    .I3(bankmachine7_state_FSM_FFd2_5156),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_9931)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .O(basesoc_sdram_time1_1_glue_set_9950)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[0]),
    .I4(suart_tx_fifo_level0[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAA9 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(suart_tx_fifo_level0[3]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .I5(suart_tx_fifo_level0[2]),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1 ),
    .I5(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time1_0_glue_set_9949)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20AA2020 ))
  \VexRiscv/Mmux_execute_arbitration_isStuckByOthers12  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I4(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I5(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .O(\VexRiscv/execute_arbitration_isStuckByOthers )
  );
  LUT6 #(
    .INIT ( 64'h5515551511115515 ))
  \VexRiscv/execute_arbitration_isStuckByOthers_inv1  (
    .I0(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I4(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .O(\VexRiscv/execute_arbitration_isStuckByOthers_inv )
  );
  LUT6 #(
    .INIT ( 64'h5155FF5551555155 ))
  \VexRiscv/_n5055_inv1  (
    .I0(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_8071 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8449 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .O(\VexRiscv/_n5055_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid11 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I3(refresher_state_FSM_FFd1_1299),
    .I4(basesoc_sdram_generator_done_1166),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h20002020FFFFFFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I3(basesoc_sdram_generator_done_1166),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_6050 )
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9932)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .I3(Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101_6035),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9933)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9934)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2306),
    .I3(Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101_6036),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9935)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9936)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2316),
    .I3(Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101_6038),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9937)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9938)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2311),
    .I3(Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101_6037),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9939)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9940)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2326),
    .I3(Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101_6040),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9941)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9942)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2321),
    .I3(Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101_6039),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9943)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I3(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9945)
  );
  LUT5 #(
    .INIT ( 32'h99F99999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9947)
  );
  LUT6 #(
    .INIT ( 64'hA9FFA9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2336),
    .I3(Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101_6042),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9948)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(multiplexer_state_FSM_FFd1_1324),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .O(basesoc_sdram_time0_0_glue_set_9953)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  basesoc_sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(multiplexer_state_FSM_FFd3_1326),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[1]),
    .I5(basesoc_sdram_time0[0]),
    .O(basesoc_sdram_time0_1_glue_set_9954)
  );
  LUT6 #(
    .INIT ( 64'h20002020FFFFFFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1757),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas13),
    .I3(basesoc_sdram_generator_done_1166),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_valid12),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_6028 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid11 (
    .I0(refresher_state_FSM_FFd2_1298),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1895),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas12),
    .I3(refresher_state_FSM_FFd1_1299),
    .I4(basesoc_sdram_generator_done_1166),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras15),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'h10001010 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I3(basesoc_sdram_generator_done_1166),
    .I4(refresher_state_FSM_FFd1_1299),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h20200020 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .I1(refresher_state_FSM_FFd2_1298),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I3(refresher_state_FSM_FFd1_1299),
    .I4(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_cy<3>11  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I4(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h2888888888888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext31  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [2])
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext21  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_8028 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [1])
  );
  LUT6 #(
    .INIT ( 64'h5654545602000002 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I1(multiplexer_state_FSM_FFd2_1325),
    .I2(multiplexer_state_FSM_FFd1_1324),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .I4(multiplexer_state_FSM_FFd3_1326),
    .I5(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In3_9126 )
  );
  LUT6 #(
    .INIT ( 64'h8808880888888808 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o43 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1319),
    .I1(Mmux_basesoc_sdram_bankmachine3_cmd_valid12),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .I3(refresher_state_FSM_FFd2_1298),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(basesoc_sdram_generator_done_1166),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o43_9437)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(opsis_i2c_samp_count_1_5513),
    .I1(spiflash_clk_5512),
    .I2(N434),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5511),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_suart_rx_fifo_level0_xor<4>122  (
    .I0(suart_source_valid_966),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(\Mcount_suart_rx_fifo_level0_xor<4>12 )
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_suart_rx_fifo_level0_lut[3]),
    .I1(suart_source_valid_966),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT31  (
    .I0(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8065 ),
    .I2(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8061 ),
    .I3(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_761_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000700070007 ))
  \VexRiscv/_n500021  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_8068 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I2(\VexRiscv/_zz_236__7819 ),
    .I3(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I5(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8606 ),
    .O(\VexRiscv/_n50002 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF44404440FFFF ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101_6041),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we12_6188),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras14),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2331),
    .I5(basesoc_sdram_bankmachine6_trccon_count[0]),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9944)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(opsis_i2c_samp_count_1_5513),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(basesoc_sdram_timer_count[3]),
    .I3(N434),
    .I4(opsis_i2c_samp_carry_5511),
    .I5(spiflash_clk_5512),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<0>  (
    .I0(opsis_i2c_samp_carry_5511),
    .I1(opsis_i2c_samp_count_1_5513),
    .I2(N434),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(spiflash_clk_5512),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(spiflash_clk_5512),
    .I1(opsis_i2c_samp_count_1_5513),
    .I2(N434),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5511),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'h08AA5DFF5DFF5DFF ))
  array_muxed11_INV_389_o_SW1 (
    .I0(multiplexer_state_FSM_FFd2_1325),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_6027),
    .I2(refresher_state_FSM_FFd2_1298),
    .I3(basesoc_sdram_cmd_payload_ras_1285),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4),
    .I5(rhs_array_muxed6),
    .O(N1112)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDA8 ))
  array_muxed11_INV_389_o (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(array_muxed18_INV_392_o1_6182),
    .I2(multiplexer_state_FSM_FFd2_1325),
    .I3(N1112),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .O(array_muxed11_INV_389_o_3453)
  );
  LUT5 #(
    .INIT ( 32'h44445444 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8824 ),
    .I2(basesoc_vexriscv_dbus_ack1),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8872 ),
    .I4(basesoc_grant_2348),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .O(\VexRiscv/Madd_zz_200_[32]__zz_333_[32]_add_791_OUT_cy<0>_rt_10438 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_335_[31]_add_794_OUT_cy<0>_rt_10439 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_10440)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_10441)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_10442),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_10443),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_10444),
    .Q(half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_10445),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_10446),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_10447),
    .Q(half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record0_bank_0_rstpot_10442)
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record0_bank_1_rstpot_10443)
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[2]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record0_bank_2_rstpot_10444)
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record1_bank_0_rstpot_10445)
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record1_bank_1_rstpot_10446)
  );
  LUT6 #(
    .INIT ( 64'h00CC00AACCCCF0F0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[2]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(phase_sel_1_10440),
    .I4(phase_sel_3_10460),
    .I5(basesoc_sdram_storage_full_0_2_10458),
    .O(half_rate_phy_record1_bank_2_rstpot_10447)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10095),
    .Q(basesoc_interface_we_1_10448)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_10449)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_en111_FRB_1 (
    .C(sys_clk),
    .D(N442),
    .R(sys_rst),
    .Q(half_rate_phy_rddata_en111_FRB_1_10450)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_10451)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_10452)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_10453)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_10454)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_10455)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_10456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_10457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_10458)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_10459)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_10460)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_10461)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_en111_FRB_2 (
    .C(sys_clk),
    .D(N442),
    .R(sys_rst),
    .Q(half_rate_phy_rddata_en111_FRB_2_10462)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_10463)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10095),
    .Q(basesoc_interface_we_2_10464)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0  (
    .I0(N1114),
    .I1(N1115),
    .S(\basesoc_interface_adr[2] ),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5642),
    .I3(mux107_133_5633),
    .I4(mux107_125_5635),
    .I5(mux107_111_5644),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5641),
    .I3(mux107_14_5632),
    .I4(mux107_132_5634),
    .I5(mux107_121_5643),
    .O(N1115)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5_SW0  (
    .I0(N1116),
    .I1(N1117),
    .S(\basesoc_interface_adr[2] ),
    .O(N141)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux104_112_5627),
    .I3(mux104_122_5625),
    .I4(mux104_111_5629),
    .I5(mux104_10_5631),
    .O(N1116)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux104_121_5626),
    .I3(mux104_13_5624),
    .I4(mux104_12_5628),
    .I5(mux104_11_5630),
    .O(N1117)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0  (
    .I0(N1118),
    .I1(N1119),
    .S(\basesoc_interface_adr[2] ),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5678),
    .I3(mux106_133_5669),
    .I4(mux106_125_5671),
    .I5(mux106_111_5680),
    .O(N1118)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5677),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5670),
    .I4(mux106_121_5679),
    .O(N1119)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15  (
    .I0(N1120),
    .I1(N1121),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14 )
  );
  LUT5 #(
    .INIT ( 32'hFB73D951 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_load_storage_full_16_2577),
    .I3(basesoc_load_storage_full[0]),
    .I4(basesoc_load_storage_full_8_2585),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_16_2609),
    .I3(basesoc_reload_storage_full[0]),
    .I4(basesoc_reload_storage_full_8_2617),
    .I5(basesoc_reload_storage_full_24_2601),
    .O(N1121)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25  (
    .I0(N1122),
    .I1(N1123),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'hFB73D951 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_F  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_load_storage_full_17_2576),
    .I3(basesoc_reload_storage_full_17_2608),
    .I4(basesoc_reload_storage_full_25_2600),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full[1]),
    .I3(basesoc_reload_storage_full[1]),
    .I4(basesoc_reload_storage_full_9_2616),
    .I5(basesoc_load_storage_full_9_2584),
    .O(N1123)
  );
  MUXF7   Mmux_array_muxed411 (
    .I0(N1124),
    .I1(N1125),
    .S(ddram_cas_n_BRB0_10123),
    .O(ddram_cas_n_OBUF_230)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_F (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB4_10247),
    .I2(ddram_cas_n_BRB5_10248),
    .I3(ddram_cas_n_BRB6_10249),
    .I4(ddram_cas_n_BRB7_10250),
    .O(N1124)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_G (
    .I0(ddram_cas_n_BRB3_10246),
    .I1(ddram_cas_n_BRB8_10251),
    .I2(ddram_cas_n_BRB9_10252),
    .I3(ddram_cas_n_BRB10_10253),
    .I4(ddram_cas_n_BRB11_10254),
    .O(N1125)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18  (
    .I0(N1126),
    .I1(N1127),
    .S(\basesoc_interface_adr[3] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hA222800080008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18_F  (
    .I0(basesoc_csrbankarray_csrbank6_ev_enable0_re1),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(basesoc_eventmanager_storage_full_2270),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_9131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14 ),
    .O(N1126)
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18_G  (
    .I0(basesoc_csrbankarray_csrbank6_ev_enable0_re1),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11_9129 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1 ),
    .O(N1127)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In9  (
    .I0(N1128),
    .I1(N1129),
    .S(multiplexer_state_FSM_FFd2_1325),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA0888 ))
  \multiplexer_state_FSM_FFd2-In9_F  (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(multiplexer_state_FSM_FFd1_1324),
    .I5(\multiplexer_state_FSM_FFd2-In7_9212 ),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9B9B9B ))
  \multiplexer_state_FSM_FFd2-In9_G  (
    .I0(multiplexer_state_FSM_FFd3_1326),
    .I1(multiplexer_state_FSM_FFd1_1324),
    .I2(basesoc_sdram_twtrcon_ready_2347),
    .I3(basesoc_sdram_generator_done_1166),
    .I4(refresher_state_FSM_FFd1_1299),
    .I5(\multiplexer_state_FSM_FFd2-In7_9212 ),
    .O(N1129)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_263  (
    .I0(N1130),
    .I1(N11311),
    .S(\VexRiscv/_zz_225__7427 ),
    .O(\VexRiscv/Mmux__zz_36_262 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_263_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/_zz_290_ [31]),
    .I2(\VexRiscv/_zz_152_ [31]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_26 ),
    .O(N1130)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/Mmux__zz_36_263_G  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ),
    .I3(\VexRiscv/execute_LightShifterPlugin_shiftInput [31]),
    .O(N11311)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_93  (
    .I0(N1132),
    .I1(N1133),
    .S(\VexRiscv/_zz_225__7427 ),
    .O(\VexRiscv/Mmux__zz_36_92 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_93_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/_zz_290_ [17]),
    .I2(\VexRiscv/_zz_152_ [17]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_9 ),
    .O(N1132)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_93_G  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ),
    .O(N1133)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_133  (
    .I0(N1134),
    .I1(N1135),
    .S(\VexRiscv/_zz_225__7427 ),
    .O(\VexRiscv/Mmux__zz_36_132 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_133_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8229 ),
    .I1(\VexRiscv/_zz_290_ [1]),
    .I2(\VexRiscv/_zz_152_ [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_13 ),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'hAEAEA2AEAEA2A2A2 ))
  \VexRiscv/Mmux__zz_36_133_G  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_7918 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .I5(\VexRiscv/_zz_152_ [0]),
    .O(N1135)
  );
  MUXF7   \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1  (
    .I0(N1136),
    .I1(N1137),
    .S(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch )
  );
  LUT6 #(
    .INIT ( 64'h00A400A410B400A4 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1_F  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .O(N1136)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1_G  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(N1137)
  );
  MUXF7   \VexRiscv/Mmux__zz_79_1  (
    .I0(N1138),
    .I1(N1139),
    .S(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .O(\VexRiscv/_zz_79_ [0])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_79_1_F  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_79_1_G  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8605 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .O(N1139)
  );
  MUXF7   \VexRiscv/Mmux_execute_arbitration_haltItself12  (
    .I0(N1140),
    .I1(N1141),
    .S(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .O(\VexRiscv/Mmux_execute_arbitration_haltItself11 )
  );
  LUT6 #(
    .INIT ( 64'h8880AAAA88808880 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself12_F  (
    .I0(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8451 ),
    .I5(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8062 ),
    .O(N1140)
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself12_G  (
    .I0(\VexRiscv/execute_arbitration_isValid_7880 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8104 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7879 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8561 ),
    .O(N1141)
  );
  MUXF7   \bankmachine0_state_FSM_FFd1-In3  (
    .I0(N1142),
    .I1(N1143),
    .S(bankmachine0_state_FSM_FFd3_5125),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hAEA2A2A2 ))
  \bankmachine0_state_FSM_FFd1-In3_F  (
    .I0(Mmux_array_muxed12112),
    .I1(bankmachine0_state_FSM_FFd2_5126),
    .I2(bankmachine0_state_FSM_FFd1_1300),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  \bankmachine0_state_FSM_FFd1-In3_G  (
    .I0(bankmachine0_state_FSM_FFd1_1300),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(bankmachine0_state_FSM_FFd2_5126),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2299),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2302),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2301),
    .O(N1143)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35  (
    .I0(N1144),
    .I1(N1145),
    .S(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'hFB73D951 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_F  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_10_2583),
    .I3(basesoc_reload_storage_full_10_2615),
    .I4(basesoc_reload_storage_full_26_2599),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full[2]),
    .I3(basesoc_reload_storage_full[2]),
    .I4(basesoc_reload_storage_full_18_2607),
    .I5(basesoc_load_storage_full_18_2575),
    .O(N1145)
  );
  MUXF7   basesoc_sram_bus_ack_rstpot (
    .I0(N1146),
    .I1(N1147),
    .S(basesoc_grant_2348),
    .O(basesoc_sram_bus_ack_rstpot_10093)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  basesoc_sram_bus_ack_rstpot_F (
    .I0(basesoc_sram_bus_ack_872),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I2(basesoc_vexriscv_ibus_cyc),
    .I3(sys_rst),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .O(N1146)
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  basesoc_sram_bus_ack_rstpot_G (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(\cache_state_FSM_FFd3-In3_6112 ),
    .I2(basesoc_sram_bus_ack_872),
    .I3(sys_rst),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .O(N1147)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> )
  );
  INV   \Madd_n6117_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6117_lut[2] )
  );
  INV   \Madd_n6117_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6117_lut[4] )
  );
  INV   \Madd_n6117_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6117_lut[5] )
  );
  INV   \Madd_n6117_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6117_lut[7] )
  );
  INV   \Madd_n6117_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6117_lut[9] )
  );
  INV   \Madd_n6117_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6117_lut[10] )
  );
  INV   \Madd_n6117_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6117_lut[11] )
  );
  INV   \Madd_n6117_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6117_lut[12] )
  );
  INV   \Madd_n6117_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6117_lut[13] )
  );
  INV   \Madd_n6117_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6117_lut[14] )
  );
  INV   \Madd_n6117_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6117_lut[15] )
  );
  INV   \Madd_n6117_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6117_lut[17] )
  );
  INV   \Madd_n6117_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6117_lut[18] )
  );
  INV   \Madd_n6117_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6117_lut[20] )
  );
  INV   \Madd_n6117_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6117_lut[23] )
  );
  INV   \Madd_n6121_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6121_lut[2] )
  );
  INV   \Madd_n6121_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6121_lut[4] )
  );
  INV   \Madd_n6121_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6121_lut[5] )
  );
  INV   \Madd_n6121_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6121_lut[7] )
  );
  INV   \Madd_n6121_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6121_lut[9] )
  );
  INV   \Madd_n6121_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6121_lut[10] )
  );
  INV   \Madd_n6121_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6121_lut[11] )
  );
  INV   \Madd_n6121_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6121_lut[12] )
  );
  INV   \Madd_n6121_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6121_lut[13] )
  );
  INV   \Madd_n6121_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6121_lut[14] )
  );
  INV   \Madd_n6121_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6121_lut[15] )
  );
  INV   \Madd_n6121_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6121_lut[17] )
  );
  INV   \Madd_n6121_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6121_lut[18] )
  );
  INV   \Madd_n6121_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6121_lut[20] )
  );
  INV   \Madd_n6121_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6121_lut[23] )
  );
  INV   \Madd_n6193_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5511),
    .O(\Madd_n6111_cy<0>_inv )
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \VexRiscv/Msub__zz_196__lut<32>_INV_0  (
    .I(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(\VexRiscv/Msub__zz_196__lut [32])
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_431_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_431_o)
  );
  INV   phase_sel_INV_33_o1_INV_0 (
    .I(phase_sel_252),
    .O(phase_sel_INV_33_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2294),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_10108),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3713)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3714)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2183),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2199),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2401),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> )
  );
  INV   \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT11_INV_0  (
    .I(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \VexRiscv/Mcount__zz_203__xor<0>11_INV_0  (
    .I(\VexRiscv/_zz_203_ [0]),
    .O(\VexRiscv/Result [0])
  );
  INV   \VexRiscv/CsrPlugin_exception_inv1_INV_0  (
    .I(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8565 ),
    .O(\VexRiscv/CsrPlugin_exception_inv )
  );
  INV   \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2018_o1_INV_0  (
    .I(\VexRiscv/CsrPlugin_hadException_8564 ),
    .O(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2018_o )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<0>11_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<0>11_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [0])
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/_zz_12_1_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<4>_INV_0  (
    .I(basesoc_sdram_timer_count[4]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6514[23], _n6514[22], _n6514[21], _n6514[20], _n6514[19], _n6514[18]
, _n6514[17], _n6514[16], _n6514[15], _n6514[14], _n6514[13], _n6514[12], _n6514[11], _n6514[10], _n6514[9], _n6514[8], _n6514[7], _n6514[6], 
_n6514[5], _n6514[4], _n6514[3], _n6514[2], _n6514[1], _n6514[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], basesoc_tag_di_dirty, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], rhs_array_muxed44[29], 
rhs_array_muxed44[28], rhs_array_muxed44[27], rhs_array_muxed44[26], rhs_array_muxed44[25], rhs_array_muxed44[24], rhs_array_muxed44[23], 
rhs_array_muxed44[22], rhs_array_muxed44[21], rhs_array_muxed44[20], rhs_array_muxed44[19], rhs_array_muxed44[18], rhs_array_muxed44[17], 
rhs_array_muxed44[16], rhs_array_muxed44[15], rhs_array_muxed44[14], rhs_array_muxed44[13], rhs_array_muxed44[12], rhs_array_muxed44[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4535, write_ctrl2_4534, write_ctrl1_4533, write_ctrl_4532}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4539, write_ctrl6_4538, write_ctrl5_4537, write_ctrl4_4536}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4543, write_ctrl10_4542, write_ctrl9_4541, write_ctrl8_4540}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4547, write_ctrl14_4546, write_ctrl13_4545, write_ctrl12_4544}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4551, write_ctrl18_4550, write_ctrl17_4549, write_ctrl16_4548}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4555, write_ctrl22_4554, write_ctrl21_4553, write_ctrl20_4552}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4559, write_ctrl26_4558, write_ctrl25_4557, write_ctrl24_4556}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4563, write_ctrl30_4562, write_ctrl29_4561, write_ctrl28_4560}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4567, write_ctrl34_4566, write_ctrl33_4565, write_ctrl32_4564}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4571, write_ctrl38_4570, write_ctrl37_4569, write_ctrl36_4568}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4575, write_ctrl42_4574, write_ctrl41_4573, write_ctrl40_4572}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4579, write_ctrl46_4578, write_ctrl45_4577, write_ctrl44_4576}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4583, write_ctrl50_4582, write_ctrl49_4581, write_ctrl48_4580}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4587, write_ctrl54_4586, write_ctrl53_4585, write_ctrl52_4584}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4591, write_ctrl58_4590, write_ctrl57_4589, write_ctrl56_4588}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4595, write_ctrl62_4594, write_ctrl61_4593, write_ctrl60_4592}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile1  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_217_ [15], \VexRiscv/_zz_217_ [14], \VexRiscv/_zz_217_ [13], \VexRiscv/_zz_217_ [12], \VexRiscv/_zz_217_ [11], 
\VexRiscv/_zz_217_ [10], \VexRiscv/_zz_217_ [9], \VexRiscv/_zz_217_ [8], \VexRiscv/_zz_217_ [7], \VexRiscv/_zz_217_ [6], \VexRiscv/_zz_217_ [5], 
\VexRiscv/_zz_217_ [4], \VexRiscv/_zz_217_ [3], \VexRiscv/_zz_217_ [2], \VexRiscv/_zz_217_ [1], \VexRiscv/_zz_217_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_79_ [31], \VexRiscv/_zz_79_ [30], \VexRiscv/_zz_79_ [29], \VexRiscv/_zz_79_ [28], \VexRiscv/_zz_79_ [27], 
\VexRiscv/_zz_79_ [26], \VexRiscv/_zz_79_ [25], \VexRiscv/_zz_79_ [24], \VexRiscv/_zz_79_ [23], \VexRiscv/_zz_79_ [22], \VexRiscv/_zz_79_ [21], 
\VexRiscv/_zz_79_ [20], \VexRiscv/_zz_79_ [19], \VexRiscv/_zz_79_ [18], \VexRiscv/_zz_79_ [17], \VexRiscv/_zz_79_ [16]}),
    .DIADI({\VexRiscv/_zz_79_ [15], \VexRiscv/_zz_79_ [14], \VexRiscv/_zz_79_ [13], \VexRiscv/_zz_79_ [12], \VexRiscv/_zz_79_ [11], 
\VexRiscv/_zz_79_ [10], \VexRiscv/_zz_79_ [9], \VexRiscv/_zz_79_ [8], \VexRiscv/_zz_79_ [7], \VexRiscv/_zz_79_ [6], \VexRiscv/_zz_79_ [5], 
\VexRiscv/_zz_79_ [4], \VexRiscv/_zz_79_ [3], \VexRiscv/_zz_79_ [2], \VexRiscv/_zz_79_ [1], \VexRiscv/_zz_79_ [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/_zz_94_ [24], \VexRiscv/_zz_94_ [23], \VexRiscv/_zz_94_ [22], \VexRiscv/_zz_94_ [21], \VexRiscv/_zz_94_ [20], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_217_ [31], \VexRiscv/_zz_217_ [30], \VexRiscv/_zz_217_ [29], \VexRiscv/_zz_217_ [28], \VexRiscv/_zz_217_ [27], 
\VexRiscv/_zz_217_ [26], \VexRiscv/_zz_217_ [25], \VexRiscv/_zz_217_ [24], \VexRiscv/_zz_217_ [23], \VexRiscv/_zz_217_ [22], \VexRiscv/_zz_217_ [21], 
\VexRiscv/_zz_217_ [20], \VexRiscv/_zz_217_ [19], \VexRiscv/_zz_217_ [18], \VexRiscv/_zz_217_ [17], \VexRiscv/_zz_217_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_216_ [15], \VexRiscv/_zz_216_ [14], \VexRiscv/_zz_216_ [13], \VexRiscv/_zz_216_ [12], \VexRiscv/_zz_216_ [11], 
\VexRiscv/_zz_216_ [10], \VexRiscv/_zz_216_ [9], \VexRiscv/_zz_216_ [8], \VexRiscv/_zz_216_ [7], \VexRiscv/_zz_216_ [6], \VexRiscv/_zz_216_ [5], 
\VexRiscv/_zz_216_ [4], \VexRiscv/_zz_216_ [3], \VexRiscv/_zz_216_ [2], \VexRiscv/_zz_216_ [1], \VexRiscv/_zz_216_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_79_ [31], \VexRiscv/_zz_79_ [30], \VexRiscv/_zz_79_ [29], \VexRiscv/_zz_79_ [28], \VexRiscv/_zz_79_ [27], 
\VexRiscv/_zz_79_ [26], \VexRiscv/_zz_79_ [25], \VexRiscv/_zz_79_ [24], \VexRiscv/_zz_79_ [23], \VexRiscv/_zz_79_ [22], \VexRiscv/_zz_79_ [21], 
\VexRiscv/_zz_79_ [20], \VexRiscv/_zz_79_ [19], \VexRiscv/_zz_79_ [18], \VexRiscv/_zz_79_ [17], \VexRiscv/_zz_79_ [16]}),
    .DIADI({\VexRiscv/_zz_79_ [15], \VexRiscv/_zz_79_ [14], \VexRiscv/_zz_79_ [13], \VexRiscv/_zz_79_ [12], \VexRiscv/_zz_79_ [11], 
\VexRiscv/_zz_79_ [10], \VexRiscv/_zz_79_ [9], \VexRiscv/_zz_79_ [8], \VexRiscv/_zz_79_ [7], \VexRiscv/_zz_79_ [6], \VexRiscv/_zz_79_ [5], 
\VexRiscv/_zz_79_ [4], \VexRiscv/_zz_79_ [3], \VexRiscv/_zz_79_ [2], \VexRiscv/_zz_79_ [1], \VexRiscv/_zz_79_ [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/_zz_94_ [19], \VexRiscv/_zz_94_ [18], \VexRiscv/_zz_94_ [17], \VexRiscv/_zz_94_ [16], \VexRiscv/_zz_94_ [15], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_216_ [31], \VexRiscv/_zz_216_ [30], \VexRiscv/_zz_216_ [29], \VexRiscv/_zz_216_ [28], \VexRiscv/_zz_216_ [27], 
\VexRiscv/_zz_216_ [26], \VexRiscv/_zz_216_ [25], \VexRiscv/_zz_216_ [24], \VexRiscv/_zz_216_ [23], \VexRiscv/_zz_216_ [22], \VexRiscv/_zz_216_ [21], 
\VexRiscv/_zz_216_ [20], \VexRiscv/_zz_216_ [19], \VexRiscv/_zz_216_ [18], \VexRiscv/_zz_216_ [17], \VexRiscv/_zz_216_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .DOADO({\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]}),
    .DOPADOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25]}),
    .DIADI({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \VexRiscv/IBusCachedPlugin_fetchPc_pc [10], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [9], \VexRiscv/IBusCachedPlugin_fetchPc_pc [8], \VexRiscv/IBusCachedPlugin_fetchPc_pc [7], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [6], \VexRiscv/IBusCachedPlugin_fetchPc_pc [5], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [22], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]}),
    .DIPADIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({\VexRiscv/_zz_204__8518 , \VexRiscv/_zz_204__8518 , \VexRiscv/_zz_204__8518 , \VexRiscv/_zz_204__8518 }),
    .DOA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<9>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<8>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<6>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<5>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<3>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<2>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<0>_UNCONNECTED }),
    .ADDRA({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0], \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\VexRiscv/IBusCachedPlugin_fetchPc_pc [10], \VexRiscv/IBusCachedPlugin_fetchPc_pc [9], \VexRiscv/IBusCachedPlugin_fetchPc_pc [8], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [7], \VexRiscv/IBusCachedPlugin_fetchPc_pc [6], \VexRiscv/IBusCachedPlugin_fetchPc_pc [5], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [4], \VexRiscv/IBusCachedPlugin_fetchPc_pc [3], \VexRiscv/IBusCachedPlugin_fetchPc_pc [2], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<9>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<8>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<6>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<5>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<3>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<2>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<0>_UNCONNECTED }),
    .DOB({\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] 
, \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] , \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15], \VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] 
, \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] }),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000030F00000730000C0DC0DC0CF040B0230030CC0000000003FFFFFFFF0000 ),
    .INIT_01 ( 256'h0000000003F30000030F000000C00000000000F0080000CC00000C100000F00C ),
    .INIT_02 ( 256'h1003EDC10000023000030CCC000000000C0C033C0000C000C003C00001000000 ),
    .INIT_03 ( 256'h5003001110447011110400C00557015C00895C080009F0C000030C00000C0100 ),
    .INIT_04 ( 256'h0030003F0010C008000000000003400200010303C430000004030000C015C000 ),
    .INIT_05 ( 256'h0002000C02000000000000000800440000800080000009080000003C00000404 ),
    .INIT_06 ( 256'h5000E0110340100300040C3100C3004C02C0CDF30000CC003030000004004200 ),
    .INIT_07 ( 256'h0034002082004C303001000D0010301034002082004C5D713100C50C0140D100 ),
    .INIT_08 ( 256'h41044811244483112444D04112500C000C000D00082044C08030000340000D00 ),
    .INIT_09 ( 256'h0211010324902844AC112B044B0C3044BC44B112C44BC1121004104010400410 ),
    .INIT_0A ( 256'h030C0E31801000000000000000000030200820A00CA2CB22AAB046000001C300 ),
    .INIT_0B ( 256'hCC3000C00352000010412048000F04020F18CCC0C00030000000000030000000 ),
    .INIT_0C ( 256'hC0000C100000F00300F0400FCC3000C3CC00CF4400000C11C300000F30CC000C ),
    .INIT_0D ( 256'h000C0000200003CC00000003F000430300003C00C30003330000F000340000C0 ),
    .INIT_0E ( 256'h03400000F000000080003F00000002004C3C0C00000F303000000330C00CC000 ),
    .INIT_0F ( 256'h001003C340C34C0D030000CC0D30340CC004004000FCCF330000000000400030 ),
    .INIT_10 ( 256'h000000000C004B000000004000C8378003100000C00000300C00F03000000000 ),
    .INIT_11 ( 256'h000030003000300030003003000300000F00033004070C300003006000000003 ),
    .INIT_12 ( 256'h000C00003003C02000F300003CC00C003C000003000CC00003000000000C0003 ),
    .INIT_13 ( 256'h00000100300000C000300000000C0330000000000300F000000C3305C4003300 ),
    .INIT_14 ( 256'h000002000003020000000000000200F0010000003300220030000C30800030BB ),
    .INIT_15 ( 256'h030001000000C0C30200003C0000C0C030C700F33333300000000000000000C0 ),
    .INIT_16 ( 256'h00100003CFDC00C333C330F0CF04C0C00303040003030000C0CC43F000000001 ),
    .INIT_17 ( 256'h545154545515FFFF30000001401000400100C100F00003130503010004000003 ),
    .INIT_18 ( 256'h4040505405055511040441004544041541141445051141040541515154151154 ),
    .INIT_19 ( 256'h1001540055540145400154005005400110500400050005555141055501540011 ),
    .INIT_1A ( 256'h0154015451145110440055015545554540054511001001455144015000050015 ),
    .INIT_1B ( 256'h0510011400055505151044451144445504551454515411541110455005500554 ),
    .INIT_1C ( 256'h0000000000000000000040004000000000451015440455541445045155015151 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000004555405554 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h1E1E1E1E1E1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B400000000000 ),
    .INIT_20 ( 256'hE1E1E1E1E1E1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E1E ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000011E1E1E1E1E1 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000020F0040033000080CC08C08F040F1C30077CDC000000003FFFFFFFF0000 ),
    .INIT_01 ( 256'h0100000003E10000020F000000C00000008000F0800000CF00000C000000FC0C ),
    .INIT_02 ( 256'h30038FC30000003000030CCC00000000000C033C00000000C002C00003000000 ),
    .INIT_03 ( 256'h10030030E038B030E0C810C0253B094C0288FC280008F0C000020C00000C0100 ),
    .INIT_04 ( 256'h0030000F0000C004000000000083C000C0000203C430000004030000C009C000 ),
    .INIT_05 ( 256'h07047001C8B0B0B0B0A0A28A2281C22092249224934D313C5555556C00000C04 ),
    .INIT_06 ( 256'hC000C0300300100300080C2000001C000084CCF22180C8403030000410010472 ),
    .INIT_07 ( 256'h3010002082000C001000000800002000200030C3040CCF33B000CC0C0300F000 ),
    .INIT_08 ( 256'h4D084A212484822120C4D04313104008000801000410C4C0C030C001400C0500 ),
    .INIT_09 ( 256'hAF0713031C020C0C28130204C308204C7C4C613184C6C131A2A8A28AA28A8892 ),
    .INIT_0A ( 256'h034C18330000000000020888000058B200000000080002000020DC0555578300 ),
    .INIT_0B ( 256'hCC3000C000200000C2020080000F08080F20C8C0840030000015555111000000 ),
    .INIT_0C ( 256'hC0000C000000F00300F0000FCC3000C3CC00CF0000000C00C300000F30CC000C ),
    .INIT_0D ( 256'h000C0000000003CC00000003B000020200003C00C30003330000F000300000C0 ),
    .INIT_0E ( 256'h03000020F044000000003F000000000008380C00000F303000020330C00CC000 ),
    .INIT_0F ( 256'h000003C300C20C0C020000CC0C30300CC00C008000FCCF330404000001000030 ),
    .INIT_10 ( 256'h000000000C000B0102C040C000C03F0003300000C00000300C00F03000000000 ),
    .INIT_11 ( 256'h000030003000300030003003000300000F00032000020C300003002000000003 ),
    .INIT_12 ( 256'h000C00003153C06510B200003C800C003C000123004CC80343000007000C1106 ),
    .INIT_13 ( 256'h04C04005300001C101F0000000094630000000001640B00000082300CC003000 ),
    .INIT_14 ( 256'h00000304000303101540000200A000F0000000003311330021111C30C01020FF ),
    .INIT_15 ( 256'h110000000010C4831100003C8100C080208200B22222210200088420000000C0 ),
    .INIT_16 ( 256'h000400038BC40082238220E00200C0C00302000003010000C0CC03F000000000 ),
    .INIT_17 ( 256'hA8A2AAA0ABA8AAAA30000000000000000000C000F00003030003000000000003 ),
    .INIT_18 ( 256'h023BB8CBBB8755A1A6A8A9AA8966A89ACB3AEECEBAB3EAAC0A8EF1A3A82B32A8 ),
    .INIT_19 ( 256'hA3FDABFCABA8FEEEAF0A082A60A882B638D2D8FF997F0BABAB8FAFA40E903FCB ),
    .INIT_1A ( 256'hA3EAA2AA2328B232882CEE83AA8EAA89FC0A86EFC0328E8AA2BF02ECFF9EBF2A ),
    .INIT_1B ( 256'h2EB3FEBAFCEAAA34382A8CCF32C8CCBAACAEAC2AA3BEA2BEA2BAE8AA8FBA8BAA ),
    .INIT_1C ( 256'hC10001001555400004001400141540080ABAA8ABA8FAAA88AACA08ABBB8BBACB ),
    .INIT_1D ( 256'h000000000000000000000000000000000000000000000000000002CFEABC5403 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'hC6C6CC6C6C6C693939393C6C6C6C693939393393939396C6C6C6C00000000000 ),
    .INIT_20 ( 256'h6C6C66C6C6C6C393939396C6C6C6C3939393993939393C6C6C6C6393939396C6 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000002093939393C6C ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000F00C0032000010DC02800F080F123010044100000000BFFFFFFFF0002 ),
    .INIT_01 ( 256'h5744015556510000000E400400C0020000C000E0CC0000CC000008020000E800 ),
    .INIT_02 ( 256'h30033FE3820803300000888C000C00000001133C000040008000C00801010155 ),
    .INIT_03 ( 256'h380300204038703040C600C0050F014C00884C080008D04014400C0000184200 ),
    .INIT_04 ( 256'h00300035C00070000000000000030000400300C3C330000007070000C003C000 ),
    .INIT_05 ( 256'h0F0FE00F43100000007071C62E024110B3FCE3F8D0000F0C55556A9C00000008 ),
    .INIT_06 ( 256'hA000701202407103001048350083244C07C49DA1D040CC597734010104020BB3 ),
    .INIT_07 ( 256'h641C0000003CCC203404100300541064180000003C8C2CA0D000C67C1290E200 ),
    .INIT_08 ( 256'hC228852214C880322C08D41010904818181905000012C4C08001040000150000 ),
    .INIT_09 ( 256'h432E320324B020C4940136004E0C30400C8052014C0A4302722CA288930CC0F3 ),
    .INIT_0A ( 256'h51D82C2B00600000100000000220F793D000000010000208000854040003C200 ),
    .INIT_0B ( 256'hCC3000C00C03000003012048000F08010D341CC0810030000000000262000043 ),
    .INIT_0C ( 256'hC0000C000000F0C300F0000FCC3000C3CC00CF0000000C00C300000F30CC00CC ),
    .INIT_0D ( 256'h037C0010700003CC00C00003F000010500003800C30003330000F000300000C0 ),
    .INIT_0E ( 256'h03200000F000155AC5A05F000000030008380000000BF03040030337C00CC40D ),
    .INIT_0F ( 256'h804007C300C30C0C0300000C00303008000000C000744D13040400C0000000B8 ),
    .INIT_10 ( 256'h00000000000007000340044000C03B0043300000C40000300C40E0200025556A ),
    .INIT_11 ( 256'h003030303030303030303033003300300F00331000110C300003001000000000 ),
    .INIT_12 ( 256'h004800003002003000F300003CC000003C000033000CCC010300000200CC0002 ),
    .INIT_13 ( 256'h10100000300100C000310200C0000020001000300000300000000300C0003300 ),
    .INIT_14 ( 256'h1C1000000003010014400002009300F0030000003300330300000C20C80300FF ),
    .INIT_15 ( 256'h210008000230CDC653000031155051C0308200F222223103000DE5F4100100D1 ),
    .INIT_16 ( 256'h0004000347CC0004470420D102008080020300000300000040C403F004000000 ),
    .INIT_17 ( 256'hCC43D4F0F53C0000300000000000000030000000F00003030003000142082203 ),
    .INIT_18 ( 256'hC8DC485AC48BFF323F0CF30CCFCC0CC64107A041E81013042CCF00304C9021D8 ),
    .INIT_19 ( 256'h03FEDCFC4EACFF42CF27FC90B24FC92B2440ACFF28BF2411F049D643210CA021 ),
    .INIT_1A ( 256'h001303F89038C301CC9071005CC1F4CE3C20CFCCC02049C9327303B0FF233F16 ),
    .INIT_1B ( 256'h3313FF1CFC0F7C1A0D30C4400108004FC493F06FE043316330004C7C004C044B ),
    .INIT_1C ( 256'h00000000000000002000000001402AAA8965B0FC0484F9ECCC4424FC5E0DD050 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000030939109391 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h41E4BB4E14B1E4B1EB4E14B1EB4E1B4E14B1EE1B41E4B1E4BE1B400000000000 ),
    .INIT_20 ( 256'hBE1B44B1EB4E1B4E14B1EB4E14B1E4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E1B ),
    .INIT_21 ( 256'h00000000000000000000000000000000000000000000000000033E1B41E4B1E4 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000440570190EA00000026000800B040010302308000055AAFF45550AAAA0003 ),
    .INIT_01 ( 256'h5440FD5502330081105C00000830000095220080EC00550B4100100055408804 ),
    .INIT_02 ( 256'h480272C300100B2C424204C4004C0448085231280440C5110A0080900202FC01 ),
    .INIT_03 ( 256'h080301004004F04040040080051A01480088B8095408ACE24110510000048002 ),
    .INIT_04 ( 256'h2031001D0400C0040000040000034001400140C30300801540020000C0078000 ),
    .INIT_05 ( 256'h2027600FC3107098C83C624E0C80C220F0D462F0E0C52C007FFFD03401000C2C ),
    .INIT_06 ( 256'hD041B03001C07120C018442E20C0084813052D37E000005D7120430000014BB3 ),
    .INIT_07 ( 256'h541C00208324C86408071201006420440C00104220C062E39574CB385094E210 ),
    .INIT_08 ( 256'h4304C42230044021300074133020C01010190C000C0040808001C48080190C00 ),
    .INIT_09 ( 256'h1037210204031084EC00150C0D00128CEC08622380430213F0D4724FF0C744B3 ),
    .INIT_0A ( 256'h21C01F038814400020000488032544D1100C30A050A0830C0080EC0D57AA4200 ),
    .INIT_0B ( 256'h482080800D15000843013090002A09020D1858400800304455355AA102044515 ),
    .INIT_0C ( 256'h800008000094B0C100A000088C2000428C00005000000814C200000A308800C8 ),
    .INIT_0D ( 256'h00780003300A798800C205507011000114102D00C2000B3A0000E00000008040 ),
    .INIT_0E ( 256'h2B402322F1080FF0CF40F1000000030104388C0DAA08E01200030007800B9440 ),
    .INIT_0F ( 256'h008803C201400C0817090D160030201CC00400C101B86E3B03010D80501003B1 ),
    .INIT_10 ( 256'h05140000001443000280018FA2E08B001713E80A010FA2810C00D040051ABFC0 ),
    .INIT_11 ( 256'h003030303030303030303033003300300C00331080010C014003001005000000 ),
    .INIT_12 ( 256'h0010FAA28101001000E0100034C404803C1000B3100085000310001100CC0002 ),
    .INIT_13 ( 256'h40310060024308A810031010C160003422318830802110000000020080013000 ),
    .INIT_14 ( 256'h062003080023832052002BA105DB80F000157FFA8244000340008824008B0132 ),
    .INIT_15 ( 256'h300000004270C01EE204003BA0E0220022920039A237200400916288004202F1 ),
    .INIT_16 ( 256'h100C200302D0440AE58B00C41604C5C0131720008B014000454403B14156ABFD ),
    .INIT_17 ( 256'hFCF090B4242D0000200000000000000030000040E09500030413008090040202 ),
    .INIT_18 ( 256'hC816C4096C4CFF131F04730C47CC04AD00279809E50390002FCBA1F33C9600D4 ),
    .INIT_19 ( 256'h21579D541E5C550945256490D245492D24A0B45537D526D98340101B206C80A1 ),
    .INIT_1A ( 256'h00C502C45034F331889C0C031FCCE7CBA027C79A000048C1F0680108553D1509 ),
    .INIT_1B ( 256'h2901554454073B24242040CA2280C866402B7C9DD24D325D23200F5403040755 ),
    .INIT_1C ( 256'hE8AAA4554000000002AA81554000000005C1008F800C721C940724B259084213 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000028AAABCAAAB ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h3C639C6396C93936C39C6936C39C6C6396C936C93C63939C6936C00000000000 ),
    .INIT_20 ( 256'h6936C936C39C6C6396C93C6396C93936C39C639C6936C6C93C63939C6936C6C9 ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000006C93C63939C ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hCE3238010370363F3800027003303003024149318C01B1B1B1B4FF0FFA540000 ),
    .INIT_01 ( 256'h6E80A550A051F348C80F803F00100CC01BC02820C81B1E9A0E00002054280533 ),
    .INIT_02 ( 256'hC00062C204001624880324501B3C0330C31F3178430CB1200540C3000CC06C6C ),
    .INIT_03 ( 256'h08014C30F01C5630F04500D3052F714D30886DC94288043348C80C88B4000CC0 ),
    .INIT_04 ( 256'h008086D9A0CDAB30EBB4B008FFB13301330220E0040806C6C7020F30D00CCF04 ),
    .INIT_05 ( 256'h0506D30E06D0E8F0C0D0E2440A420C00F284F288D2C50A00AA550A08004BAC02 ),
    .INIT_06 ( 256'hF020A80305802001400C03E400F2C0C7C6210E25F2000E04A92867E0040206E1 ),
    .INIT_07 ( 256'h2034000CF2C00C243C000003002000203C000CF2C084D642702084F0B2608220 ),
    .INIT_08 ( 256'h86000E31208870302C8830C110D0000C000C0300070C8870BC004001C00C0300 ),
    .INIT_09 ( 256'h602500203C33288467332EC00F070C885C8C511080CDF110D2C4E287E2C7CCE2 ),
    .INIT_0A ( 256'h2D0C9512C8933AE3E30BEA290021286350E78EE380F32F3C0000000550A20303 ),
    .INIT_0B ( 256'hC03000C08C0101E8002250C41E304423820018718ACF7E332001B1B3A3E33280 ),
    .INIT_0C ( 256'h03C0C820882CB8EC0A30800CCCC00080CC0080ACCC0C002BC1030CC3304C02EC ),
    .INIT_0D ( 256'h33B00C383008084803F0B1B07030A00012008CCF43CCCF39CCCC20CC0C0F0C00 ),
    .INIT_0E ( 256'h0F400030F0080A58C520048230130300BC0FCE031B8EC0044C2DC03B00CCCC01 ),
    .INIT_0F ( 256'hF0F32FC38C72FC0F203030C0C3F03C84390F027C033ECC8B18C030E040C30C3C ),
    .INIT_10 ( 256'hCA02A2FBE328CC082E3503F0F2F0C7002F8C3C2F03F0F3C0BEC202223C06C6C6 ),
    .INIT_11 ( 256'h6337B33DB337B33DB337A33EE33EE33E0EE33F283C3E6C1C0CEB03A800A8BEF8 ),
    .INIT_12 ( 256'h003A0FF180B2081800010B008480B200800E08200F2028E00806C00302E08821 ),
    .INIT_13 ( 256'h42320BC0303334C0381F1CD0DE503031B0F30038400008CC0C300340F031F000 ),
    .INIT_14 ( 256'hBE2C0AF13333F2C44BCCC0E332E340F808EA550A034800CF00000A373B434D33 ),
    .INIT_15 ( 256'h003CCECC10229F8B520048FCFF28EDDC22CC70FB1B532F300F4EBCFCFC0FC2DA ),
    .INIT_16 ( 256'h06E020A08C4400CB6BDC93E023D4840CCF133BC08F09300144C0CFF1006C6C6D ),
    .INIT_17 ( 256'h5451555455550000108000BFC0E03F9C0B833313D01B302F8FB38E0FBB0A00A0 ),
    .INIT_18 ( 256'h4500544405405100010015000100001545115544555141551545515154110054 ),
    .INIT_19 ( 256'h4000550055440055001050400101041410505000510005415541455501540005 ),
    .INIT_1A ( 256'h0554015451145110444445515545554450154555000144455154005000540011 ),
    .INIT_1B ( 256'h1550005000155515141554451144445114451454514415541155515055500444 ),
    .INIT_1C ( 256'h0000000000000000000140014000000004051455140554441545145555455505 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000014555405554 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h5FFAAFFAA00555500AAFF5500AAFFFFAA00550055FFAAAAFF550000000000000 ),
    .INIT_20 ( 256'hF55005500AAFFFFAA0055FFAA00555500AAFFAAFF55000055FFAAAAFF5500005 ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000310055FFAAAAF ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h992220040040001B6C0010210220300A01010C01008000000000E44E4EE50000 ),
    .INIT_01 ( 256'h00004E4E4451E640800D0004004001000000111100000004C88300A493911007 ),
    .INIT_02 ( 256'h100441C11001001100030501495C0130C7E4000D01087F001500930000000000 ),
    .INIT_03 ( 256'h10011F02D0254282D0940046051521446088548939181066C88000FEF1000000 ),
    .INIT_04 ( 256'h4000801018CC072097687B05FE383201300194005404000004025D28C0051D80 ),
    .INIT_05 ( 256'h14044315044040404048410411020C004110411041041100E4E4E4450000A405 ),
    .INIT_06 ( 256'h0000400001001001000407540041040704025C0D410058049A284F6010010441 ),
    .INIT_07 ( 256'h10100010410405AA100100440010001010001041040504141AB010F020300400 ),
    .INIT_08 ( 256'h000004001000640010004000010000040004040004100064AA00401100040400 ),
    .INIT_09 ( 256'h000004201000100040001000050000005C005001400500010000000000000000 ),
    .INIT_0A ( 256'h1D35846101933085B40822219362901400820806D0A63828000000024E440100 ),
    .INIT_0B ( 256'h50600050CD100008400100400020064841105157435808AE04000004D0CBF0D2 ),
    .INIT_0C ( 256'h0500C520CC003CE14C1480009D0400409D10500C88000103C5520002745C03F4 ),
    .INIT_0D ( 256'h3A308D680005E04D00C00000700261010970048B435CCF395CCC7400050A0850 ),
    .INIT_0E ( 256'h07008052A00004D50880C492B4030000854644000001C2000C5001A308D88020 ),
    .INIT_0F ( 256'h207213C39261FC0349B672C487F00DA4C055026C00744C1F004072C160531424 ),
    .INIT_10 ( 256'h800202B2420010082D7C0014E4D00300030538410054E4400C44179732000000 ),
    .INIT_11 ( 256'h80BB30BE23B813B203B833B2C0BDC0BC0FC2BF4C17C8FC1C0A03428C0080AC90 ),
    .INIT_12 ( 256'h00074E44C0010811001500010541060105020004000000001000000040D0C821 ),
    .INIT_13 ( 256'h00340B00303370C0001F4CC0CC002056B0F4013200081D820C3002005030F400 ),
    .INIT_14 ( 256'h8F000080074380008B9D30707C0040F80C24E4E4430008BB0000063038030813 ),
    .INIT_15 ( 256'h300D0C90C00030C14000017471CA5444B24818391111709C13740718061013CA ),
    .INIT_16 ( 256'h00200044444400203B0113D04D805F50FD7D32C08F0120005F459BF7C0000000 ),
    .INIT_17 ( 256'hE8E2BFE4AEF9000015C400AF556649864A363106D000344FDC378A13B8030044 ),
    .INIT_18 ( 256'h0BBEA8ABEA8659B1E9ACDDAACDAAAC8A8E2AAB8AABE3AEFB3A8EF0A2A8FF32FC ),
    .INIT_19 ( 256'hE3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308BA9CFFAABF2BAAAB8EEAA02AC0FBAE ),
    .INIT_1A ( 256'hABAAAEAA322CA2F288E0BEA3AE8AAA8EF82E8EBE8033CE8EA3BA03ACFFABFF2A ),
    .INIT_1B ( 256'h2AA3FFAFFCBBAA08233EB8CF33CCCCEBB8EAA87AB2AAAEAAA2EAE9EAAEAA8AEE ),
    .INIT_1C ( 256'hC00000001555400010001000141540080EBBA0AEA8EAAEACAA8A38AFEA8EAEA6 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000028FEABC5403 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'hA55FF55FF00AAAA00FF55AA00FF5555FF00AA00AA55FFFF55AA0000000000000 ),
    .INIT_20 ( 256'h5AA00AA00FF5555FF00AA55FF00AAAA00FF55FF55AA0000AA55FFFF55AA0000A ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000003100AA55FFFF5 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h4454545D14000134115140500500501500535511400000000000000000000000 ),
    .INIT_01 ( 256'h0045000000F711155453454015D150040011403004000098565814210000310C ),
    .INIT_02 ( 256'h0450D8904104011194033F55555555114C6D01555514C6544040550450000000 ),
    .INIT_03 ( 256'h05869588A0321548A0E141555501554555480554000834D11554555555445000 ),
    .INIT_04 ( 256'h0500003F1544C554455154544513505750540040C11410000105555450005544 ),
    .INIT_05 ( 256'h4111114C41141010101010410451155010441044104104140000000D50105150 ),
    .INIT_06 ( 256'h1814D0091345041745420E3116C7114C0152C6571051D5005992000004004110 ),
    .INIT_07 ( 256'h00B465B1C7114D553450411D15009500B465B1C7114F2CBCF9B2B3D580B28F60 ),
    .INIT_08 ( 256'h41114C453114D0453114D0045311254105402D156C7114D56914104745402D15 ),
    .INIT_09 ( 256'h0501010474453D14FC453F114F5C7114F114F453D14FC4531044104110410410 ),
    .INIT_0A ( 256'h530E8E504A8865542820000002955134115965A0005175115545450000010300 ),
    .INIT_0B ( 256'hD55050D45701080904145404005510010304CAD6C06415115000000034511501 ),
    .INIT_0C ( 256'h55154D155400555310345515555545D15555D555544415555755454555D4155D ),
    .INIT_0D ( 256'h65155950654000D541500005D681975740050D65C15545175544D454555504D1 ),
    .INIT_0E ( 256'hE1248490A655600050010D55545551400C4D1C4000A555555950175155944015 ),
    .INIT_0F ( 256'h1111551555D754515759518C5D51455D8092A600A0D8C5B1605A518D59654098 ),
    .INIT_10 ( 256'h4515517555140404159500000041011401400100000000000510357551000000 ),
    .INIT_11 ( 256'h4554555515545555155455555555555545555554556911355555445405545D55 ),
    .INIT_12 ( 256'h000C000000074530053700540DC00C540C005440040550040000155014404413 ),
    .INIT_13 ( 256'h51150150111554545435555155501035555645544015355514504150D5115000 ),
    .INIT_14 ( 256'h45405305645407155551000055322019550000000144144544444E1455458591 ),
    .INIT_15 ( 256'h594111555685584107925244450244D150E14543BBBB94555114545101581504 ),
    .INIT_16 ( 256'h00114500CEDE55A212933472D755D5D55757D545456385D5D5DD411540000001 ),
    .INIT_17 ( 256'h1213C070F11C0000355444551554554555155115F00055555655451144505500 ),
    .INIT_18 ( 256'h84C4B2BC0B2BFF0AC3C03F80030000DFA73145CC51707A1E1104014110CC0114 ),
    .INIT_19 ( 256'h4BF24EFC5A4EFC843F0020028000003C2020D2FFF33F3C43FEA3815225084004 ),
    .INIT_1A ( 256'h044408031300C010448271004104A52410150451000280C741C4207AFFDCFF31 ),
    .INIT_1B ( 256'hB77BFC53FE5049122D15DC00010000711C07301C030402481015007011300000 ),
    .INIT_1C ( 256'h00000000000000000000000001402AAA88042291100DB000FDCF1C804FC9F401 ),
    .INIT_1D ( 256'h000000000000000000000000000000000000000000000000000001C939109391 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'hE4BB44BB4E11E1EE1B44B4BB4E11E1EE1B44BB44B1EE1E11E4BB400000000000 ),
    .INIT_20 ( 256'h4E11EE11E4BB4B44B1EE1E11E4BB4B44B1EE11EE1B44B4BB4E11EB44B1EE1E11 ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000111EE1B44B4BB ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hCCFD7CDD3D10513C33F354700700503F00535511441555555551555555550000 ),
    .INIT_01 ( 256'h544D555555F3333CCCC34F510CD3D444551355701455558C3E0400115555711C ),
    .INIT_02 ( 256'h44D5C440000000007D0000FE7995BF670C1D03FAFF70C1000000FA4CD4415555 ),
    .INIT_03 ( 256'h0401454860210044509100F2FD03FF4F2FC80FFD555874F33DDCDFBBAFCCF441 ),
    .INIT_04 ( 256'h4551157F0000C00C000000000003400340005451C10055554107DAACB040FFC8 ),
    .INIT_05 ( 256'h4100114C401010101010104100401550100410041041000C5555555D11450011 ),
    .INIT_06 ( 256'h1C30C00D134F41334F514D3135D7514D5035C2171041CF515D75000104004010 ),
    .INIT_07 ( 256'h44F4DDF5D7504FFF34F4130D3D447D44F4DDF5D7504C1CB03CC14177C04141F0 ),
    .INIT_08 ( 256'h41104C413104F0413104D41413111F501F511D375D7504EFDF3D04C34F511D3D ),
    .INIT_09 ( 256'h03010515B4413D04FD413F504F1D7504F104F413D04FD4131004104010400410 ),
    .INIT_0A ( 256'hF70ECE504589EFF56D24511003FC513013FBEFA000F3EF33FFC4010155554301 ),
    .INIT_0B ( 256'hDBE0D0DCD705155500001014553301514704C5EEC0ED3F77F515555030344C17 ),
    .INIT_0C ( 256'hBE1B4F3FD4545D47557CFD3FF5FF89E3F5FDFBFB74CC3DFF57DF4D4FD5D8359D ),
    .INIT_0D ( 256'hD33FF570954555FD41515551C140871755555F46C2F74B27F748FCD4FFB508F3 ),
    .INIT_0E ( 256'h0328082048A94555A5525FFB68FFA3411D5E1C855553FFBEF4146733FF5C800F ),
    .INIT_0F ( 256'h53215F1095C3CCF1FF0F004C0F33C7FD95C3971591F4CE33800000400BCC04B4 ),
    .INIT_10 ( 256'hD5175377DB54150C375F051555515118544555554515555151157FFA56155555 ),
    .INIT_11 ( 256'hFAABFAABFEFFBEFEFEFFBEFFBAABBAABCDFEFD645742113FFBFD4C6405D4DDF6 ),
    .INIT_12 ( 256'h005D55555153DD75457315455CC45C455C14FC45DD17C15415154CF04554CC33 ),
    .INIT_13 ( 256'hD13A01F0332FFCB8F83FFBB3E5E030396A7C8FF8403F3B6B14F0C3F0F733F000 ),
    .INIT_14 ( 256'h4A84575FF998177FFFE640000303201655555555538C3CCFCCCCCC1C6FCF0B11 ),
    .INIT_15 ( 256'h0BD763C001400082074101C88A0188C4A0D318C377777C0EC408A8A246A06A04 ),
    .INIT_16 ( 256'h15404555CDED981020033DF1C3C0C0FA23035C05C7D75300C0FFC33005555554 ),
    .INIT_17 ( 256'h9E93EA68FA9A00003D7CC4DA2BE4778D7D3FD72DF0550DADB8B10315C0115555 ),
    .INIT_18 ( 256'h435C7E5987EFFF1B83C43340430004886130104C041279C40DC3A0715CA22180 ),
    .INIT_19 ( 256'h09537F546506547655205482D201481500C0565571152042C5230D6D15346202 ),
    .INIT_1A ( 256'h075409E48028D290440ECCF33DC551E4C019C36C002000407030005655595520 ),
    .INIT_1B ( 256'h87F954A55646650D3510448A2188883104CB34ECA3C4291411C69230DD700C88 ),
    .INIT_1C ( 256'hAAAA9555400000000AAA85554000000000041E2934097C488FC2046EBEC5F105 ),
    .INIT_1D ( 256'h000000000000000000000000000000000000000000000000000000C555685556 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h993C6396CC693C693396C93C66C396C3993C6396CC693C693396C00000000000 ),
    .INIT_20 ( 256'h993C6396CC693C693396C93C66C396C3993C6396CC693C693396C93C66C396C3 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000002193C66C396C3 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h88A4254C2C02003822A640204206022F00030200020000000000000000000000 ),
    .INIT_01 ( 256'h0009000000FB222985430B002BC2C00A0002403001000004AA8000010000300C ),
    .INIT_02 ( 256'h0090C0208208004038000EA082D742208C0C002AA828C0008001AA00C0080000 ),
    .INIT_03 ( 256'h0208200080312A0820D000A0A102A84A0A080AA0000830E229854AAAA200B008 ),
    .INIT_04 ( 256'h0008003F0000C00000000000000300030C000100C0022000000AA1088000A088 ),
    .INIT_05 ( 256'h0002000C020000000000000008000A2100800080000008580000000C08202200 ),
    .INIT_06 ( 256'h0030E400030B00270B000C3021C3008C0220C0030000CA100421000000000200 ),
    .INIT_07 ( 256'h00309870C3008E2230B0021C2C002C00309870C3008C2CB0B08000FB808002E0 ),
    .INIT_08 ( 256'h00008C023008E0023008C00023000B000B000C261C3008E8822C00870B000C2C ),
    .INIT_09 ( 256'h06000000B0023C08FC023F008F0C3008F008F023C08FC0230000000000000000 ),
    .INIT_0A ( 256'hA70C0E001A049EE951200000002C003806EBAEA000A238E2AA83001000000300 ),
    .INIT_0B ( 256'hCBA818CA9F00400000208101003220081301CAC3C0692C772580000030655816 ),
    .INIT_0C ( 256'h10290EA3820049C3003A8CA8AE8BA0E8AE2CCAEBB280A0B8DBA2E822B8C2244E ),
    .INIT_0D ( 256'hC6385060061000E060C80000E203030380080C18C821AA1F21A0EA82A8F800EA ),
    .INIT_0E ( 256'h90184850998A100080060EAE0ABCC0180C0E1CA000AEE1A6510003238518000B ),
    .INIT_0F ( 256'h01400A0B81C30046AF07018C0C011ABC40A2240020C8C270900101881A1B8008 ),
    .INIT_10 ( 256'hC4934B435B1000688248200000C20322004002002000000801203AFAE3800000 ),
    .INIT_11 ( 256'hD215D2175ABD5ABD5ABD5ABD721572146C72152188DA0077986D29A064D2D0D6 ),
    .INIT_12 ( 256'h060C000008038830023380100CE00C100C80A8000802800000800AA0204288A3 ),
    .INIT_13 ( 256'h23322020802780000433838AC2282238883821B88226B82880D08AA4C4916080 ),
    .INIT_14 ( 256'h84C0430BCCAC0305A9B200000620051E830000000888AC89A8888CA0A0012032 ),
    .INIT_15 ( 256'h1AC22482604AE0000380A1000C0100E280D18A8377776806C01030C302302008 ),
    .INIT_16 ( 256'h80020800CEDC6210012330B1C7A2C1E9B3071004C4034AAAC1CC846060000000 ),
    .INIT_17 ( 256'h15515504554155553E0E828C3FC033803C031221320010C4CC524000C8008200 ),
    .INIT_18 ( 256'h4541515415155414010441404405045555145545155115541144505114510014 ),
    .INIT_19 ( 256'h5005440045540155401154411105440514501400140014515541144111040054 ),
    .INIT_1A ( 256'h1444151511545550440445515144515415114545540005445155414400150015 ),
    .INIT_1B ( 256'h1550015401554510151554451144551514511405515455541155415051104554 ),
    .INIT_1C ( 256'h0000000000000000000140014000000001055445541515445545145555455451 ),
    .INIT_1D ( 256'hF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA550014555005550 ),
    .INIT_1E ( 256'h5AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAF ),
    .INIT_1F ( 256'hFFA0550AFFA0550AFFA0505FAAF5005FAAF5005FAAF5005FAAF500055AAFF005 ),
    .INIT_20 ( 256'h550AFFA0550AFFA0550AFAF5005FAAF5005FAAF5005FAAF5005FA50AFFA0550A ),
    .INIT_21 ( 256'h00000000000000000000000000000000000000000000000000021FA0550AFFA0 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h88A6645CC24028F822A1222C22C0408FA0472001000AAAAAAAA0AAAAAAAA0000 ),
    .INIT_01 ( 256'hAA34AAAAA8F322299453302400CC09002A8D2A3080AAAA462060C300AAAA38EC ),
    .INIT_02 ( 256'h9348C5010820C81800310044008C20020CACC1102020CAA8000C40040900AAAA ),
    .INIT_03 ( 256'h103100A00036522000E40C4081152044080C5482AAAC33E229945488A0834900 ),
    .INIT_04 ( 256'h8880EABF2A88CAA18AA2A8A88A2328AB20A9A82CC4D00AAA84B1038600054860 ),
    .INIT_05 ( 256'h04C44C0D3443434343434D34D10D40204D134D134D34D124AAAAAA8C808A8092 ),
    .INIT_06 ( 256'h4310C3D0C330800330200C34D0C3103E0400D0134D0CC0040800400013FD344C ),
    .INIT_07 ( 256'h80334030C3103C813308000CC0801080334030C3103C4D31301044F00110500C ),
    .INIT_08 ( 256'h34D03C40F103E040F503C3440F4C442004200CD00C3103E20112000330200CC0 ),
    .INIT_09 ( 256'h5D14D8E03300FD03FC40FF103E0C3103E103E40F903EC40F4D134D344D34734D ),
    .INIT_0A ( 256'h034C1EC0040465900001044401100471019A69A008A20822AAA410C6AAA83302 ),
    .INIT_0B ( 256'hC40040C04F0022A000008000AA3022A08300C0C0C4000922500AAAA131922501 ),
    .INIT_0C ( 256'h40000C040028C0CB8A301004001004C10040C150000404540300040400C010CC ),
    .INIT_0D ( 256'h0130C010400AA8C001C0AAA1C00303032AA08C00C100040F0004C040000004C0 ),
    .INIT_0E ( 256'h3010C4E033003AAA0AA08C10607020002E0C0C02AA88C34CC00983130C044003 ),
    .INIT_0F ( 256'h8100040003C300400F03034C0C01003CAA00002A00C4C0F03003034030310044 ),
    .INIT_10 ( 256'h851652C6D21420082086022AA8208000288AA8A2022AA880A20A30F0030AAAAA ),
    .INIT_11 ( 256'h187048704870487048704870187018700118700001600031511400000594B1B4 ),
    .INIT_12 ( 256'h002EAAA880A3003A00330A428CC0AC428C0B08480A2020A0280A802082E08823 ),
    .INIT_13 ( 256'h83B20CA0122300202CBB2820E28421382A328738010E702100449120C421C200 ),
    .INIT_14 ( 256'h0C084B830210230C020880000C00000C00AAAAAA81881A8B98888E1860039678 ),
    .INIT_15 ( 256'h31288002C0C8C44003002244080240CA10E12243BBBB900C0830208088448100 ),
    .INIT_16 ( 256'h0A8000A8CCDC567003033232CF82C3C0330F0004001AE018C3CC0000C2AAAAA8 ),
    .INIT_17 ( 256'hBAB3AAA0EAA80000350C400C3144F101F41F101F302A25C8D4944408800200A8 ),
    .INIT_18 ( 256'h0E3FCAB3FCAD569BA9A4696A46A5A41A8E3AAB8EAAE2AAFB2B8BA2E3B8EA32A8 ),
    .INIT_19 ( 256'hABFAE1F8AEBAFDAA7E09442AD0A542B100EAD6FFE3FE3AFAAB6AEAA83BA0FEAA ),
    .INIT_1A ( 256'hBAEEBEADA2E8AEA388F7AAF2BB8EFB9BFA3B89FEF833CB8AE27BE9F6FFE9FE3A ),
    .INIT_1B ( 256'hAFABFDA7FBEFEF0F242AB88A2288BBABB8AAA8ABA3BEEBAAA3EAACEAEBAA8BAE ),
    .INIT_1C ( 256'hC00000001555400010001000101540280FAFA6EBA8AAAAFCAE8A38EEAA8AAE3B ),
    .INIT_1D ( 256'hE4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E428FEAFC540F ),
    .INIT_1E ( 256'hB1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4E4 ),
    .INIT_1F ( 256'h6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C4E4E4E4E1B1 ),
    .INIT_20 ( 256'h6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6C ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000003C93939393C6C ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h51A5555165140145469450454454D01550144954500FFA55500005AF05AF0000 ),
    .INIT_01 ( 256'h5051BC16BC045469555459515916545414146F0A05AA91D05556A5A805AF0151 ),
    .INIT_02 ( 256'h05DC14945145615155647B995056595551414E6D555514A66AB5915D6450FAAA ),
    .INIT_03 ( 256'h455C9546A5A21446A5A157955543455955550D145AF5053751155D5505559450 ),
    .INIT_04 ( 256'h55406500529514A554A54A951A5445A445A4055411641AA51150555555509155 ),
    .INIT_05 ( 256'h816116505115151515151451445415551445144514514441C16BC14140541160 ),
    .INIT_06 ( 256'h159917C9545945545991504145186151511405BC145511518B293FAA45A85114 ),
    .INIT_07 ( 256'h45459546185151154594555166454645459546184153104C49AF31157C6F4D5F ),
    .INIT_08 ( 256'h51715045411505854115151C5415195151915165518615059555151459915166 ),
    .INIT_09 ( 256'h00414D5405054115018540615051451506150454115018541445145114511514 ),
    .INIT_0A ( 256'h341200905A49965549A49111988510041755555A9A055544FA1D4552BC151055 ),
    .INIT_0B ( 256'h197111145441651514549505915550551045120521A55555550AA94444555556 ),
    .INIT_0C ( 256'h971D511554119954D7045507D5654512D5D51F55545911555454454B551C5551 ),
    .INIT_0D ( 256'h57555555E661C4194550A947154564609AD5C069111545581545345475551511 ),
    .INIT_0E ( 256'hB9AA7765659A51616B16C1554455555041415142941955D55554545555559155 ),
    .INIT_0F ( 256'h15155D565114555944454591515565122590550556152549915245DD19555D1D ),
    .INIT_10 ( 256'h55155155555414410555401FAD5541541147E9F5001FAD4045150444560FAAA5 ),
    .INIT_11 ( 256'h4554515515545155155451555555555547555555D565A5455555455545545555 ),
    .INIT_12 ( 256'h0001FA5D00441545550404954101411541011504005C10185405115455405524 ),
    .INIT_13 ( 256'h55554555353555D5554951515955654841D54D96655541550575535511155500 ),
    .INIT_14 ( 256'hD45554555575547540156558463ADEA5A96BC16BC355059959DD103431556927 ),
    .INIT_15 ( 256'h34555D51578759D44456D651164655155527555488888845545DFD35659D5999 ),
    .INIT_16 ( 256'h05114514131265D455F445460415111164447555D96495571111559443FAAA51 ),
    .INIT_17 ( 256'h0D000104034100000554545555555555555555554414565555565557D45144BC ),
    .INIT_18 ( 256'h04C10B6410BFFF2FBF08B3F0880F0AC8E18554615413144430CF50380C110002 ),
    .INIT_19 ( 256'hFFFD42FCC7A7FEF9BF2208832208880E30100BFF10FF001E246596C0280068FC ),
    .INIT_1A ( 256'h10000304217435FA44A3C40100E050FFC010CE7150020E443984024BFF3EFF1D ),
    .INIT_1B ( 256'hC0FFFE6BFE8046A593BFC4451044553004300C01D0D055B4101B004000000054 ),
    .INIT_1C ( 256'h00000000000000000000000005402AAA89D643057E65016293EC184190CF3000 ),
    .INIT_1D ( 256'hFFFFFAAAAAAAAAAAAAAAA5555555555555555000000000000000010939909399 ),
    .INIT_1E ( 256'hFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFFFF ),
    .INIT_1F ( 256'hA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFFFFFFFFFF ),
    .INIT_20 ( 256'hA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFA ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000001FFFAA5500FFA ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3B8EEFF14F184141EE2EE447C47C100FF0144154551FA0FA5F81222222220000 ),
    .INIT_01 ( 256'h005B888889044EE08FF05B319314CC604016E24515E940081DF3A05422224151 ),
    .INIT_02 ( 256'h05B91854514511005F12C83A70A4929BF10142CEDABF108A1F4032B3EC610FA5 ),
    .INIT_03 ( 256'h859241C66452204654516430AFC0CBF30ACF032E222F452CC91FF3918DAFBC61 ),
    .INIT_04 ( 256'h941150004A3B128FB28E2920B8EC47884788284511605A501192D2A9BDB033EB ),
    .INIT_05 ( 256'h814114305115151515151451445415C514451445145144038888889101101102 ),
    .INIT_06 ( 256'h1547190D445BC5AC53F160C143144052710C0108145603F1222310F405985114 ),
    .INIT_07 ( 256'hC64538C51C41530FC53C5A714DC64FC64538C51C415010404CC4013DD0648174 ),
    .INIT_08 ( 256'h5161508542150F854215151854151B719B71914E3146150FBBCF161C5371914F ),
    .INIT_09 ( 256'h00C1496505854215018540615051041504150854215018541445145114510514 ),
    .INIT_0A ( 256'h0C1242D05909BEF7CDBCB22044CF800016FFFFF94B8EF3EC883901108889505A ),
    .INIT_0B ( 256'h1AE1B1183445540214585515404FC0819445190E11AAFFFFFF1E9404443CCC70 ),
    .INIT_0C ( 256'hAC3AF31BB4419354884C6F08FDABCB30FDAF32FFEC7311BFF4D0C383F7186E93 ),
    .INIT_0D ( 256'hFEFEFECB9D1A811BC66194060582205042A410C3323ECBE83EC33C386FBB3B31 ),
    .INIT_0E ( 256'h0B8A80A682CD28AAA00991F7CC3FE7B14250E2054000FB08BF18940FEFFBB183 ),
    .INIT_0F ( 256'h1C26DBACD01CCF32C00ECEB1733CCB020FC0592253322C8B22900EB800F88ABA ),
    .INIT_10 ( 256'hEF157177FBBC254B27D7C4288A661168410A208A44288A9104084C085610FA50 ),
    .INIT_11 ( 256'hFEABEEABEFFFBFFEFBFFBFFFBAAAFAAB86FFFF6616EA0F8FFFFE46E7855C5DFE ),
    .INIT_12 ( 256'h0042888991041CC25A4010921005011211112F891CC8B108211011BC90243B0C ),
    .INIT_13 ( 256'h6D7E857F0727FFABBB8BF3F0F36B4BC04D3DC33C4A4FC39A070BF0EF310EFF00 ),
    .INIT_14 ( 256'h169B3C1BFAE7AC6FE23B85B4020F0368A488888892EF0FB3FB3B302403FBCB06 ),
    .INIT_15 ( 256'h08FBCBC2AC4902A680586DAA2089AA09AD1C2BB844446002BCEA020A8A22A211 ),
    .INIT_16 ( 256'h1011408913208A1AA61882C9000F003288000F3333CC45010033F330050FA501 ),
    .INIT_17 ( 256'h2862D500B74000000D4C1C5FAAE65FAD5D7FFFEBC04042CD3AA03FD634426289 ),
    .INIT_18 ( 256'h8240B0D44B130F347F0CF3F0CC0F0E75BDA1636859D30176228840AA28C0001E ),
    .INIT_19 ( 256'hF5554B5400555781D5339CC1B30ECC0F10D00D552D553801D717040203082420 ),
    .INIT_1A ( 256'h3C882D1B1104810A002A85A162A8029E3F128B4CFC00054CABF2831D550F5515 ),
    .INIT_1B ( 256'h9EB5579D5418009E9CBEF404020030163452200813C8144000C34B70B230C71C ),
    .INIT_1C ( 256'h6AAA9555400000000AAA85554000000000101AC82E4724AA2AE114195DC0F8E2 ),
    .INIT_1D ( 256'h50000FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA5555000018000540005 ),
    .INIT_1E ( 256'h05555AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA555 ),
    .INIT_1F ( 256'h50505050505050505050550505050505050505050505050505050AAAAFFFF000 ),
    .INIT_20 ( 256'hAFAFAFAFAFAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF05050505050 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000002AFAFAFAFAFAF ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000002041AE12C30000981009009C15AD74106810048888888AC000000000001 ),
    .INIT_01 ( 256'h8B06000000730000020906AE06418B8922C18012402228CFA888808100001C2C ),
    .INIT_02 ( 256'hB0604F0B2CB28C3C2A838EEC80A280A82C041B3AA2A8C000A808E2862B848888 ),
    .INIT_03 ( 256'hB20724BA822CF838222C81E120BF882E1202FE200002104000020E2202806B84 ),
    .INIT_04 ( 256'h200408BF0022C00000000002200B0203020300006C310888AC07A4008A8FE00A ),
    .INIT_05 ( 256'h7C1CC12F0CC8C8C8C8C8C30C3321CA82C330C330C30C33960000000484820C9C ),
    .INIT_06 ( 256'hC81244B80106B219062C849C12C31CAC2C0870F5C320428C7532C88230A30CC3 ),
    .INIT_07 ( 256'hB81064B0C31CA630906B212418B838B81064B0C31CA4C7131098CC6AA318F0A8 ),
    .INIT_08 ( 256'h0C1CA7729DCA42729DCA48C729C2CEAC2E2E04192C31CA48C8BAC849062E0418 ),
    .INIT_09 ( 256'hF5BC300850F29DCA7C729F1CA72C31CA71CA7729DCA7C729C330C30CC30CC0C3 ),
    .INIT_0A ( 256'h59C4B407067028A8920B8ECC291A5DDB41A28A22280000000024380C00000722 ),
    .INIT_0B ( 256'h4EB444456B100A84CB23084028928C0801304E426C6228222242222333288821 ),
    .INIT_0C ( 256'hC14626446908C68B0019124FA2389667A2624FAAA9244C6A89A4161E8A4D1926 ),
    .INIT_0D ( 256'hA92902904A00004E11842223E2110B0780000400672216A52216696138AA6464 ),
    .INIT_0E ( 256'h6816849086100000800A04A2896AA0042C052412221EA46982030932902CC406 ),
    .INIT_0F ( 256'h8168862B8169026C852989E4A409B214C8AC28C02A4E6398648409641529A246 ),
    .INIT_10 ( 256'hA84024020AA1C012428212C0028806890870000812C0020421C01858A9488888 ),
    .INIT_11 ( 256'h880080020AA822A822A822AA2000A00013A0002A4A12289A8020112A90090082 ),
    .INIT_12 ( 256'h012C0002042308B02213424004D02C400448DA70428FE48700488C6B00812249 ),
    .INIT_13 ( 256'h92E89028704280C4A052A2A5A6208A100068946A829890AA4250A7A24052A940 ),
    .INIT_14 ( 256'h492A6306A09A231015628201056808A689000000072A5B00222224794004044F ),
    .INIT_15 ( 256'h17A2A6006910A4EB9388006E6598E660BA4388C1111135258896565882440124 ),
    .INIT_16 ( 256'h488CB800464410E338C190984D2241601905982664930298416406E050888888 ),
    .INIT_17 ( 256'h555115544555A4E41A11490AAAA002A0080022A8112203800A002009632C1100 ),
    .INIT_18 ( 256'h0501415014040400500014000011004555504554115145541544515554550155 ),
    .INIT_19 ( 256'h5001540055540055001010404101041410505000550015551410145401500055 ),
    .INIT_1A ( 256'h1550155551555555540544511555555515154445500005455515404000540015 ),
    .INIT_1B ( 256'h1150005000045555555555455155555014545551515055105554504055404550 ),
    .INIT_1C ( 256'h0000000000008000000100010000800001455451155545544555154451451555 ),
    .INIT_1D ( 256'hA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA5014555005550 ),
    .INIT_1E ( 256'h0FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA50F ),
    .INIT_1F ( 256'hDDDDD77777777222222222222222277777777DDDDDDDD88888888FA50FA50FA5 ),
    .INIT_20 ( 256'hDDDDD77777777222222222222222277777777DDDDDDDD8888888888888888DDD ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000488888888DDD ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h99A66759E09649E966AE266DE6DE96A7FADE695755D000000009AAAAAAAA5556 ),
    .INIT_01 ( 256'h0278AAAAA9A6666997567849589E1256409E2A659700009ACD45D776AAAA69C9 ),
    .INIT_02 ( 256'h27899A565965D9E94D7659995AF40774D9A9E669474D9AA9555F9B5912590000 ),
    .INIT_03 ( 256'hE5FA5B2755FBA6E757F95E9617EA65F9615FA996AAAF67A669975999A5178259 ),
    .INIT_04 ( 256'h9199C02A6A999AA79AA6A9A99A666DAA6DAAAB6D99EE500019FA5B3755FA9B75 ),
    .INIT_05 ( 256'hA9E99E5A799F979797979E79E65E9D4F9E679E679E79E6FDAAAAAA992910B92A ),
    .INIT_06 ( 256'h97659BE5D678256278495A69E496697A59B6A5AA9E5D9B49AAA8955E67FE799E ),
    .INIT_07 ( 256'h25678925966979AD67825649E12561256789259669799A666FE59994D665A53D ),
    .INIT_08 ( 256'h79E97AA5EA97A7A5EA97979A5E9D9849584959E2496697A4BD609592784959E1 ),
    .INIT_09 ( 256'hAF69E9E5A7A5EA97A9A5EA697A596697A697AA5EA97A9A5E9E679E799E79B79E ),
    .INIT_0A ( 256'hA299AA5A79A575D4245A6AA95663AAA69ED34D055DA679E6AAB865FAAAA97A54 ),
    .INIT_0B ( 256'h9869899A86E5C409B6D617970065CAADB66799A4999C5D335090000666D33542 ),
    .INIT_0C ( 256'h8698D9B89E4198729A66E1AA91E4699A91919A5CCE599997065A29EA459A6279 ),
    .INIT_0D ( 256'h32564D25917AA999267900069566F65A6AA59ACF9A9CE95A9CE9A69E6D0F9999 ),
    .INIT_0E ( 256'h95E9596559655AAA5AAD99D366930579CA5A496400A959964C72966564C99959 ),
    .INIT_0F ( 256'h36B77956DAB6F59B6A626699DBD66DA9805A53AA5599966599D96699AAD65999 ),
    .INIT_10 ( 256'hF5975BF7D7D6A5EBADF4E4AAA96D99D641AAA9A664AAA999069A66A636900000 ),
    .INIT_11 ( 256'hD35F435F435F435F435F435CD35CD35D26D35C5FBD6D75ED4DD466DDE5D6FDF5 ),
    .INIT_12 ( 256'h524AAAA999069D6A5566908699A509869993A3A990CA890AE990198E9666BBAE ),
    .INIT_13 ( 256'h2DD4EF0FA4A1778B47E948CA481FEF6AE09429917FE4E9CDADAD3A4FB1A5DF95 ),
    .INIT_14 ( 256'h9611929932614664EA8915566A955F595EAAAAAA9A33B7993BBBBAA2EB7938DE ),
    .INIT_15 ( 256'hAA091BD896615996665545999A659998659E649666666A6A1269A9A419899659 ),
    .INIT_16 ( 256'h903965A99A99649665966665AA9C9A98EE6A6FD9996265619A99D996A4000003 ),
    .INIT_17 ( 256'hFA93BAC4EFB1C11625E696FFD5F55FDD5F577F57E640767DD7D5DF529E5A66A9 ),
    .INIT_18 ( 256'h82BEEAABEEB6A69E5AA476AA4699A62E08FAAA3EAA83AAA23F8EB3EEF8EB23B3 ),
    .INIT_19 ( 256'h8BFEFAF8AAB2F9AD7E2D84AB12B54A95289A46FF69FE2BFBBEBAEE863B18FFE9 ),
    .INIT_1A ( 256'hABAAAAA842AFABAF38F2BFA3BFBABFBAAA2F8EAAAAAB0F0BE6AA8DB6FF61FE2E ),
    .INIT_1B ( 256'hAA8BF987FBEAAC83ABAA2BCBB2FFEFEAA8AEE8BAB3EABABAEBAEEEEAAEEA8FBA ),
    .INIT_1C ( 256'hC00000001555800010005000501580200EEAA2ABA3FAEAB2EA2826EAFA4BAA6D ),
    .INIT_1D ( 256'h222227777777788888888DDDDDDDD22222222777777778888888830FAAFC500F ),
    .INIT_1E ( 256'h222227777777788888888DDDDDDDD222222227777777788888888DDDDDDDD222 ),
    .INIT_1F ( 256'hEE4B1B1E44E1B1B4EE4B1E4B11B4E4E1BB1E4E4B11B4E4E1BB1E4DDDDDDDD222 ),
    .INIT_20 ( 256'h44E1B1B4EE4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1B4 ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000331B4EE4B1B1E ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000010C40C10C7000040304704501C00F07004411000000000C000000000003 ),
    .INIT_01 ( 256'h0310000000F300000103100C00C4030100C40030C10000030000410000003C4C ),
    .INIT_02 ( 256'h3100C3030C304C4C00100000000000000C0C70000000C0000005000003040000 ),
    .INIT_03 ( 256'h70500031005DC031015C0400017C00500005F000000531C00001000000010304 ),
    .INIT_04 ( 256'h0004003F0000C001000000000003040304030104CC4100000C500001005F0010 ),
    .INIT_05 ( 256'h3C4CC40F1CC5C1C1C1C1C71C7304C005C731C731C71C73400000000C04000C0C ),
    .INIT_06 ( 256'hC100C17043103003100C0C3C40C30C1C0C00F003C704C00C0000C00431571CC7 ),
    .INIT_07 ( 256'h30310030C30C1C003103000C40300030310030C30C1CCF3330000C0003003004 ),
    .INIT_08 ( 256'h1C4C1F307CC1C1307CC1C1C307C4C00C000C0C400C30C1C00000C003100C0C40 ),
    .INIT_09 ( 256'hF03C704071307CC1FC307F0C1F0C30C1F0C1F307CC1FC307C731C71CC71CD1C7 ),
    .INIT_0A ( 256'h03CC3C0F1030000000030CCC00000CF3C4000000040010400010305C00001F00 ),
    .INIT_0B ( 256'hC00404C103704000D34301C100004C041331C0C0CC0000000040000333000000 ),
    .INIT_0C ( 256'h00C00C400100000300310040000010C40000C000010040000300101000C1000C ),
    .INIT_0D ( 256'h00000000001000C010040000C030030300000C00C40010030010C1010000C0C4 ),
    .INIT_0E ( 256'h000000000000000000040C00010000140C0C0C10000000000003030000000C00 ),
    .INIT_0F ( 256'h0000000000C300000300000C0C00000C000C00C000C0C0300C00000000000000 ),
    .INIT_10 ( 256'h104004100043C051404050C000040C410030000010C0000400C0303000400000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000010000001000000700000100050010400 ),
    .INIT_12 ( 256'h0D0C000004030030003340000CD00C000C40413040410C034040040700011147 ),
    .INIT_13 ( 256'h0400500540C001010130000400054530000010001540700040041405CC400440 ),
    .INIT_14 ( 256'h00000300000003000000000300C00500000000000411400011111C4300101000 ),
    .INIT_15 ( 256'h000000000030000033000000003000C000C00003333303000000000000000000 ),
    .INIT_16 ( 256'h400C3000CCCC000000033030C300C0C00303000000030000C0CC000010000000 ),
    .INIT_17 ( 256'h49891972445C4E4E3001010000000000000004007100000000000000030C0000 ),
    .INIT_18 ( 256'h0C0280B0280FFC20F30ABF80A8330B0AB704C1C13178551D14A4492148141951 ),
    .INIT_19 ( 256'hFFF01CFEB0CFF280BF1AF840E128842290908BFFBEFF3D951420108020009178 ),
    .INIT_1A ( 256'h30503773B2C19C9198027308148704901F34A4C4F71084ED2F13EEABFFB2FFB7 ),
    .INIT_1B ( 256'hE18FF2FBFE04D5D6E45C1C04411130901CF467130010CB00644410000180C050 ),
    .INIT_1C ( 256'h00000000000000000000000005402AAAA38153326E9C4EC70614350C43640F30 ),
    .INIT_1D ( 256'hF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500104E4904E49 ),
    .INIT_1E ( 256'h5AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAF ),
    .INIT_1F ( 256'hEB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB40055AAFF005 ),
    .INIT_20 ( 256'hEB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000002FE14BE14BB41 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'h250830DE0F3700003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'h01204172040FFC30F30ECF00EC330E4975E40579005A16951264389C24C31B27 ),
    .INIT_19 ( 256'hE553445665A55350D50B5C00302FC03B8060FD55EF551C143000107C03F0A577 ),
    .INIT_1A ( 256'h1700114700DC2E2C442C68FA1272724F050264055610866896154B7D55FF55B5 ),
    .INIT_1B ( 256'h926553CD540CF5CEF329D6C330FFFF50143008437390E60017502C00DC404300 ),
    .INIT_1C ( 256'h2AAA9555400000000AAA055500000000230D6E51500101A6C987338C31242FFC ),
    .INIT_1D ( 256'hE4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E404FFF00FFF0 ),
    .INIT_1E ( 256'hE4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4 ),
    .INIT_1F ( 256'h2DD887722DD887722DD887722DD887722DD887722DD887722DD881B1B1B1B4E4 ),
    .INIT_20 ( 256'h2DD887722DD887722DD887722DD887722DD887722DD887722DD887722DD88772 ),
    .INIT_21 ( 256'h000000000000000000000000000000000000000000000000000107722DD88772 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_10499),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_10499),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_387),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10500),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10500),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_cas_n_BRB3 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(phase_sel_252),
    .Q(Mshreg_ddram_cas_n_BRB3_10501),
    .Q15(NLW_Mshreg_ddram_cas_n_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddram_cas_n_BRB3 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_cas_n_BRB3_10501),
    .Q(ddram_cas_n_BRB3_10246)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_cas_n_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .Q(Mshreg_ddram_cas_n_BRB5_10502),
    .Q15(NLW_Mshreg_ddram_cas_n_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddram_cas_n_BRB5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_cas_n_BRB5_10502),
    .Q(ddram_cas_n_BRB5_10248)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .Q(Mshreg_ddram_ras_n_BRB8_10503),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB8 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB8_10503),
    .Q(ddram_ras_n_BRB8_10257)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_cas_n_BRB9 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .Q(Mshreg_ddram_cas_n_BRB9_10504),
    .Q15(NLW_Mshreg_ddram_cas_n_BRB9_Q15_UNCONNECTED)
  );
  FDE   ddram_cas_n_BRB9 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_cas_n_BRB9_10504),
    .Q(ddram_cas_n_BRB9_10252)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .Q(Mshreg_ddram_ras_n_BRB4_10505),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB4_10505),
    .Q(ddram_ras_n_BRB4_10255)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(new_master_wdata_ready0_BRB1_10224),
    .Q(Mshreg_new_master_rdata_valid3_BRB1_10506),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB1_10506),
    .Q(new_master_rdata_valid3_BRB1_10286)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_we_n_BRB4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .Q(Mshreg_ddram_we_n_BRB4_10507),
    .Q15(NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_we_n_BRB4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_we_n_BRB4_10507),
    .Q(ddram_we_n_BRB4_10259)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_we_n_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .Q(Mshreg_ddram_we_n_BRB8_10508),
    .Q15(NLW_Mshreg_ddram_we_n_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddram_we_n_BRB8 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_we_n_BRB8_10508),
    .Q(ddram_we_n_BRB8_10261)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_BRB3_10277),
    .Q(Mshreg_new_master_rdata_valid2_BRB8_10509),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB8_10509),
    .Q(new_master_rdata_valid2_BRB8_10293)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(new_master_wdata_ready0_BRB3_10226),
    .Q(Mshreg_new_master_rdata_valid3_BRB3_10510),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB3_10510),
    .Q(new_master_rdata_valid3_BRB3_10288)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(new_master_wdata_ready0_BRB4_10227),
    .Q(Mshreg_new_master_rdata_valid3_BRB4_10511),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB4_10511),
    .Q(new_master_rdata_valid3_BRB4_10289)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10512),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10512),
    .Q(half_rate_phy_rddata_sr_1_BRB11_10513)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB9 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1758),
    .Q(Mshreg_new_master_rdata_valid2_BRB9_10514),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB9_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB9_10514),
    .Q(new_master_rdata_valid2_BRB9_10294)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_252),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10515),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10515),
    .Q(half_rate_phy_rddata_sr_1_BRB01_10516)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB5 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas17),
    .Q(Mshreg_new_master_rdata_valid2_BRB5_10517),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB5_10517),
    .Q(new_master_rdata_valid2_BRB5_10302)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1202),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10518),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10518),
    .Q(half_rate_phy_rddata_sr_1_BRB2_10298)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1184),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10519),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10519),
    .Q(half_rate_phy_rddata_sr_1_BRB3_10299)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_10520),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_10520),
    .Q(new_master_rdata_valid2_BRB12_10305)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1942),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_10521),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_10521),
    .Q(new_master_rdata_valid2_BRB10_10303)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_10522),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_10522),
    .Q(new_master_rdata_valid2_BRB11_10304)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10523),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10523),
    .Q(half_rate_phy_rddata_sr_2_BRB6_10308)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1988),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_10524),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_10524),
    .Q(new_master_rdata_valid2_BRB13_10306)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas18),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_10525),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_10525),
    .Q(new_master_rdata_valid2_BRB14_10307)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB9 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10526),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10526),
    .Q(half_rate_phy_rddata_sr_2_BRB9_10311)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10527),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10527),
    .Q(half_rate_phy_rddata_sr_2_BRB7_10309)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10528),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10528),
    .Q(half_rate_phy_rddata_sr_2_BRB8_10310)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_252),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB12_10529),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB12_10529),
    .Q(half_rate_phy_rddata_sr_2_BRB12_10315)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(half_rate_phy_rddata_sr_5_BRB10_10276),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10530),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10530),
    .Q(half_rate_phy_rddata_sr_2_BRB10_10313)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB11_10531),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB11_10531),
    .Q(half_rate_phy_rddata_sr_2_BRB11_10314)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB15 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1804),
    .Q(Mshreg_new_master_rdata_valid1_BRB15_10532),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB15_10532),
    .Q(new_master_rdata_valid1_BRB15_10318)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB13 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[4] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533),
    .Q(half_rate_phy_rddata_sr_2_BRB13_10316)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB2 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas11),
    .Q(Mshreg_new_master_rdata_valid1_BRB2_10534),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB2_10534),
    .Q(new_master_rdata_valid1_BRB2_10317)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB18 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1850),
    .Q(Mshreg_new_master_rdata_valid1_BRB18_10535),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB18_10535),
    .Q(new_master_rdata_valid1_BRB18_10321)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB16 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB16_10536),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB16_10536),
    .Q(new_master_rdata_valid1_BRB16_10319)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB17 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB17_10537),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB17_10537),
    .Q(new_master_rdata_valid1_BRB17_10320)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB20 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1666),
    .Q(Mshreg_new_master_rdata_valid1_BRB20_10538),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB20_10538),
    .Q(new_master_rdata_valid1_BRB20_10324)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB19 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas16),
    .Q(Mshreg_new_master_rdata_valid1_BRB19_10539),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB19_10539),
    .Q(new_master_rdata_valid1_BRB19_10322)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas15),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_10540),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_10540),
    .Q(new_master_rdata_valid1_BRB6_10323)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB23 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1712),
    .Q(Mshreg_new_master_rdata_valid1_BRB23_10541),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB23_10541),
    .Q(new_master_rdata_valid1_BRB23_10327)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB21 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB21_10542),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB21_10542),
    .Q(new_master_rdata_valid1_BRB21_10325)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB22 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB22_10543),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB22_10543),
    .Q(new_master_rdata_valid1_BRB22_10326)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(half_rate_phy_rddata_en211),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB14_10544),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB14_10544),
    .Q(half_rate_phy_rddata_sr_3_BRB14_10330)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB24 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas14),
    .Q(Mshreg_new_master_rdata_valid1_BRB24_10545),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB24_10545),
    .Q(new_master_rdata_valid1_BRB24_10328)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB4_10546),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB4_10546),
    .Q(half_rate_phy_rddata_sr_3_BRB4_10329)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB17_10547),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB17_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB17 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB17_10547),
    .Q(half_rate_phy_rddata_sr_3_BRB17_10333)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131211_FRB_6118 ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10548),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10548),
    .Q(half_rate_phy_rddata_sr_3_BRB15_10331)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB16_10549),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB16 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB16_10549),
    .Q(half_rate_phy_rddata_sr_3_BRB16_10332)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_10550)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_10550),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_10551)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_10551),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_10552)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_10552),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_10553)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_10516),
    .I1(sys2x_rst_shift4_10553),
    .O(half_rate_phy_rddata_sr_1_BRB011_10554)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_10554),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_10296)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_10513),
    .I1(sys2x_rst_shift4_10553),
    .O(half_rate_phy_rddata_sr_1_BRB111_10555)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_10555),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_10297)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

