// Seed: 1483380830
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire   id_4 = id_4 == id_2 < 1;
  supply0 id_5;
  assign id_5 = 1'b0 ? id_3 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_3 = 1;
  assign id_2 = id_2;
  assign id_5[1] = id_4;
  module_0(
      id_3, id_1, id_3
  );
endmodule
