{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722029266981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722029266982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 17:27:46 2024 " "Processing started: Fri Jul 26 17:27:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722029266982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029266982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AAAAAAA -c AAAAAAA " "Command: quartus_map --read_settings_files=on --write_settings_files=off AAAAAAA -c AAAAAAA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029266982 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029267198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722029267425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722029267425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/unite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/unite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite-rtl " "Found design unit 1: unite-rtl" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277082 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite " "Found entity 1: unite" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL-rtl " "Found design unit 1: UAL-rtl" {  } { { "../Model SIM SIMULATE/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/ual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277084 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL " "Found entity 1: UAL" {  } { { "../Model SIM SIMULATE/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/ual.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277087 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Model SIM SIMULATE/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277090 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Model SIM SIMULATE/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/pcplus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/pcplus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Plus4-rtl " "Found design unit 1: PC_Plus4-rtl" {  } { { "../Model SIM SIMULATE/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/pcplus4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277092 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Plus4 " "Found entity 1: PC_Plus4" {  } { { "../Model SIM SIMULATE/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/pcplus4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../Model SIM SIMULATE/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277095 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Model SIM SIMULATE/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/pc.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "../Model SIM SIMULATE/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mux3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277098 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Model SIM SIMULATE/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../Model SIM SIMULATE/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mux2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277100 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Model SIM SIMULATE/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "../Model SIM SIMULATE/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mips.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277104 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../Model SIM SIMULATE/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mips.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_arch " "Found design unit 1: imem-imem_arch" {  } { { "../Model SIM SIMULATE/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277106 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Model SIM SIMULATE/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/imem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-dmem_arch " "Found design unit 1: dmem-dmem_arch" {  } { { "../Model SIM SIMULATE/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/dmem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277108 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Model SIM SIMULATE/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277110 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control " "Found design unit 1: control-control" {  } { { "../Model SIM SIMULATE/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277112 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Model SIM SIMULATE/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc5-rtl " "Found design unit 1: Bloc5-rtl" {  } { { "../Model SIM SIMULATE/Bloc5.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc5 " "Found entity 1: Bloc5" {  } { { "../Model SIM SIMULATE/Bloc5.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc4-rtl " "Found design unit 1: Bloc4-rtl" {  } { { "../Model SIM SIMULATE/Bloc4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc4 " "Found entity 1: Bloc4" {  } { { "../Model SIM SIMULATE/Bloc4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc3-rtl " "Found design unit 1: Bloc3-rtl" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc3 " "Found entity 1: Bloc3" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc2-rtl " "Found design unit 1: Bloc2-rtl" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc2 " "Found entity 1: Bloc2" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/model sim simulate/bloc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bloc1-rtl " "Found design unit 1: Bloc1-rtl" {  } { { "../Model SIM SIMULATE/Bloc1.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bloc1 " "Found entity 1: Bloc1" {  } { { "../Model SIM SIMULATE/Bloc1.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Test_QUA/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722029277124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722029277171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "../Model SIM SIMULATE/top.vhd" "imem_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips_inst " "Elaborating entity \"mips\" for hierarchy \"mips:mips_inst\"" {  } { { "../Model SIM SIMULATE/top.vhd" "mips_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mips:mips_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"mips:mips_inst\|control:control_inst\"" {  } { { "../Model SIM SIMULATE/mips.vhd" "control_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mips.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips_inst\|datapath:data_path_inst " "Elaborating entity \"datapath\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\"" {  } { { "../Model SIM SIMULATE/mips.vhd" "data_path_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/mips.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_rd1 datapath.vhd(38) " "Verilog HDL or VHDL warning at datapath.vhd(38): object \"ID_rd1\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_rd2 datapath.vhd(39) " "Verilog HDL or VHDL warning at datapath.vhd(39): object \"ID_rd2\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_Jump datapath.vhd(40) " "VHDL Signal Declaration warning at datapath.vhd(40): used implicit default value for signal \"ID_Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MemtoReg datapath.vhd(41) " "VHDL Signal Declaration warning at datapath.vhd(41): used implicit default value for signal \"ID_MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MemWrite datapath.vhd(42) " "VHDL Signal Declaration warning at datapath.vhd(42): used implicit default value for signal \"ID_MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_WriteReg datapath.vhd(62) " "Verilog HDL or VHDL warning at datapath.vhd(62): object \"EX_WriteReg\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277231 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_EX_rd1 datapath.vhd(65) " "VHDL Signal Declaration warning at datapath.vhd(65): used implicit default value for signal \"ID_EX_rd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277232 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_EX_rd2 datapath.vhd(74) " "VHDL Signal Declaration warning at datapath.vhd(74): used implicit default value for signal \"ID_EX_rd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277232 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_preSrcB datapath.vhd(82) " "VHDL Signal Declaration warning at datapath.vhd(82): used implicit default value for signal \"EX_MEM_preSrcB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277232 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_WriteReg datapath.vhd(83) " "VHDL Signal Declaration warning at datapath.vhd(83): used implicit default value for signal \"EX_MEM_WriteReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277232 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_MEM_MemWrite datapath.vhd(93) " "VHDL Signal Declaration warning at datapath.vhd(93): used implicit default value for signal \"ID_MEM_MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277232 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc1 mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst " "Elaborating entity \"Bloc1\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\"" {  } { { "../Model SIM SIMULATE/datapath.vhd" "Bloc1_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|mux2:mux2_inst " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|mux2:mux2_inst\"" {  } { { "../Model SIM SIMULATE/Bloc1.vhd" "mux2_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc1.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|PC:pc_i " "Elaborating entity \"PC\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|PC:pc_i\"" {  } { { "../Model SIM SIMULATE/Bloc1.vhd" "pc_i" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Plus4 mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|PC_Plus4:pc_plus4 " "Elaborating entity \"PC_Plus4\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc1:Bloc1_inst\|PC_Plus4:pc_plus4\"" {  } { { "../Model SIM SIMULATE/Bloc1.vhd" "pc_plus4" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc2 mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst " "Elaborating entity \"Bloc2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\"" {  } { { "../Model SIM SIMULATE/datapath.vhd" "Bloc2_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277284 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Bloc2.vhd(49) " "VHDL Process Statement warning at Bloc2.vhd(49): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722029277286 "|top|mips:mips_inst|datapath:data_path_inst|Bloc2:Bloc2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|RegFile:RegFile_inst " "Elaborating entity \"RegFile\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|RegFile:RegFile_inst\"" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "RegFile_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc3 mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst " "Elaborating entity \"Bloc3\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\"" {  } { { "../Model SIM SIMULATE/datapath.vhd" "Bloc3_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ID_EX_RegWrite Bloc3.vhd(23) " "Verilog HDL or VHDL warning at Bloc3.vhd(23): object \"s_ID_EX_RegWrite\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ID_EX_MemRead Bloc3.vhd(26) " "Verilog HDL or VHDL warning at Bloc3.vhd(26): object \"s_ID_EX_MemRead\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ID_EX_Branch Bloc3.vhd(27) " "Verilog HDL or VHDL warning at Bloc3.vhd(27): object \"s_ID_EX_Branch\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_preSrcb Bloc3.vhd(43) " "Verilog HDL or VHDL warning at Bloc3.vhd(43): object \"EX_MEM_preSrcb\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout1 Bloc3.vhd(46) " "Verilog HDL or VHDL warning at Bloc3.vhd(46): object \"cout1\" assigned a value but never read" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_EX_MEM_RegWrite Bloc3.vhd(51) " "VHDL Signal Declaration warning at Bloc3.vhd(51): used implicit default value for signal \"s_EX_MEM_RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_preSrcB Bloc3.vhd(52) " "VHDL Signal Declaration warning at Bloc3.vhd(52): used implicit default value for signal \"EX_preSrcB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029277291 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Bloc3.vhd(80) " "VHDL Process Statement warning at Bloc3.vhd(80): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722029277292 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|mux3:mux3_inst " "Elaborating entity \"mux3\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|mux3:mux3_inst\"" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "mux3_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|UAL:UAL_inst " "Elaborating entity \"UAL\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|UAL:UAL_inst\"" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "UAL_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277319 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation ual.vhd(41) " "VHDL Process Statement warning at ual.vhd(41): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Model SIM SIMULATE/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/ual.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722029277321 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst|UAL:UAL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|mux2:mux2_inst2 " "Elaborating entity \"mux2\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|mux2:mux2_inst2\"" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "mux2_inst2" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unite mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|unite:unite_inst " "Elaborating entity \"unite\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc3:Bloc3_inst\|unite:unite_inst\"" {  } { { "../Model SIM SIMULATE/Bloc3.vhd" "unite_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc3.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277333 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(18) " "VHDL warning at unite.vhd(18): comparison between unequal length operands always returns TRUE" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 18 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277334 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(20) " "VHDL warning at unite.vhd(20): comparison between unequal length operands always returns TRUE" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 20 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277334 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(26) " "VHDL warning at unite.vhd(26): comparison between unequal length operands always returns TRUE" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 26 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277334 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst|unite:unite_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE unite.vhd(28) " "VHDL warning at unite.vhd(28): comparison between unequal length operands always returns TRUE" {  } { { "../Model SIM SIMULATE/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/unite.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029277334 "|top|mips:mips_inst|datapath:data_path_inst|Bloc3:Bloc3_inst|unite:unite_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc4 mips:mips_inst\|datapath:data_path_inst\|Bloc4:Bloc4_inst " "Elaborating entity \"Bloc4\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc4:Bloc4_inst\"" {  } { { "../Model SIM SIMULATE/datapath.vhd" "Bloc4_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloc5 mips:mips_inst\|datapath:data_path_inst\|Bloc5:Bloc5_inst " "Elaborating entity \"Bloc5\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|Bloc5:Bloc5_inst\"" {  } { { "../Model SIM SIMULATE/datapath.vhd" "Bloc5_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "../Model SIM SIMULATE/top.vhd" "dmem_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029277360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] GND " "Pin \"PC\[22\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "../Model SIM SIMULATE/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722029278001 "|top|WriteData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722029278001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722029278076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "129 " "129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722029278500 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[28\]~4 " "Logic cell \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[28\]~4\"" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "s_IF_ID_PCPlus4\[28\]~4" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722029278507 ""} { "Info" "ISCL_SCL_CELL_NAME" "mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[29\]~6 " "Logic cell \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[29\]~6\"" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "s_IF_ID_PCPlus4\[29\]~6" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722029278507 ""} { "Info" "ISCL_SCL_CELL_NAME" "mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[30\]~8 " "Logic cell \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[30\]~8\"" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "s_IF_ID_PCPlus4\[30\]~8" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722029278507 ""} { "Info" "ISCL_SCL_CELL_NAME" "mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[31\]~10 " "Logic cell \"mips:mips_inst\|datapath:data_path_inst\|Bloc2:Bloc2_inst\|s_IF_ID_PCPlus4\[31\]~10\"" {  } { { "../Model SIM SIMULATE/Bloc2.vhd" "s_IF_ID_PCPlus4\[31\]~10" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Model SIM SIMULATE/Bloc2.vhd" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722029278507 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1722029278507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722029278759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722029278759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722029278823 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722029278823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722029278823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722029278823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722029278851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 17:27:58 2024 " "Processing ended: Fri Jul 26 17:27:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722029278851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722029278851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722029278851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722029278851 ""}
