# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/c923" \
"top_func_synth.v" \
"../../../../../../../icebreaker-examples/dvi-12bit/vga_core.v" \
"../../../../../../../icebreaker-examples/dvi-12bit/vga_timing.v" \
"../../../../../../../icebreaker-examples/dvi-12bit/dvi-12bit.v" \

# Do not sort compile order
nosort
