<module name="MCU_CPSW0_NUSS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW0_CPSW_NUSS_IDVER_REG" acronym="CPSW0_CPSW_NUSS_IDVER_REG" offset="0x0" width="32" description="ID Version Register">
    <bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x6BA0" description="Identification value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0xE" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x0" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_SYNCE_COUNT_REG" acronym="CPSW0_SYNCE_COUNT_REG" offset="0x4" width="32" description="SyncE Count Register">
    <bitfield id="SYNCE_CNT" width="32" begin="31" end="0" resetval="0x0" description="Sync E Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_SYNCE_MUX_REG" acronym="CPSW0_SYNCE_MUX_REG" offset="0x8" width="32" description="SyncE Mux Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNCE_SEL" width="6" begin="5" end="0" resetval="0x0" description="Sync E Select Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_SGMII_MODE_REG" acronym="CPSW0_SGMII_MODE_REG" offset="0x10" width="32" description="SyncE Mux Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNCE_SEL" width="1" begin="0" end="0" resetval="0x1" description="SGMII_MODE Input" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RGMII_STATUS_REG" acronym="CPSW0_RGMII_STATUS_REG" offset="0x18" width="32" description="RGMII Status Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="Rgmii full dulex: 0=Half-duplex, 1=Full-duplex" range="" rwaccess="R"/>
    <bitfield id="SPEED" width="2" begin="2" end="1" resetval="0x0" description="Rgmii speed: 00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" range="" rwaccess="R"/>
    <bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Rgmii link indicator: 0=Link is down, 1=Link is up" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_SUBSSYSTEM_STATUS_REG" acronym="CPSW0_SUBSSYSTEM_STATUS_REG" offset="0x1C" width="32" description="Subsystem Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EEE_CLKSTOP_ACK" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet clockstop acknowledge from MCU_CPSW0_NUSS" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_SGMII_IDVER_REG" acronym="CPSW0_SGMII_IDVER_REG" offset="0x100" width="32" description="SGMII Identification and Version Register.">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4EC2" description="" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x2" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_SOFT_RESET_REG" acronym="CPSW0_SOFT_RESET_REG" offset="0x104" width="32" description="Software Reset Register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="Transmit and receive software reset" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_STATUS_REG" acronym="CPSW0_STATUS_REG" offset="0x114" width="32" description="Status Register.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0x0" description="Fiber signal detect" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock" range="" rwaccess="R"/>
    <bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0x0" description="Next page received" range="" rwaccess="R"/>
    <bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="Auto-negotiation complete" range="" rwaccess="R"/>
    <bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Auto-negotiation error" range="" rwaccess="R"/>
    <bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Link indicator" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_MR_ADV_ABILITY_REG" acronym="CPSW0_MR_ADV_ABILITY_REG" offset="0x118" width="32" description="Advertised Ability Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Advertised ability" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_MR_NP_TX_REG" acronym="CPSW0_MR_NP_TX_REG" offset="0x11C" width="32" description="Transmit Next Page Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0x0" description="Next page transmit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_MR_LP_ADV_ABILITY_REG" acronym="CPSW0_MR_LP_ADV_ABILITY_REG" offset="0x120" width="32" description="Link Partner Advertised Ability.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Link partner advertised ability" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_MR_LP_NP_RX_REG" acronym="CPSW0_MR_LP_NP_RX_REG" offset="0x124" width="32" description="Link Partner Receive Next Page Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_NP_RX" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Next Page Received" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_TX_CFG_REG" acronym="CPSW0_TX_CFG_REG" offset="0x130" width="32" description="">
    <bitfield id="TX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Transmit configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RX_CFG_REG" acronym="CPSW0_RX_CFG_REG" offset="0x134" width="32" description="">
    <bitfield id="RX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Receive configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_AUX_CFG_REG" acronym="CPSW0_AUX_CFG_REG" offset="0x138" width="32" description="">
    <bitfield id="AUX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_DIAG_CLEAR_REG" acronym="CPSW0_DIAG_CLEAR_REG" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Diagnostics clear" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_DIAG_CONTROL_REG" acronym="CPSW0_DIAG_CONTROL_REG" offset="0x144" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0x0" description="Diagnostic select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0x0" description="Diagnostics hold signals edge select" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_DIAG_STATUS_REG" acronym="CPSW0_DIAG_STATUS_REG" offset="0x148" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0x0" description="Diagnostics status" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_MDIO_VERSION_REG" acronym="CPSW0_MDIO_VERSION_REG" offset="0xF00" width="32" description="version_reg">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x0" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x0" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x7" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x7" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_MDIO_CONTROL_REG" acronym="CPSW0_MDIO_CONTROL_REG" offset="0xF04" width="32" description="">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine idle" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable" range="" rwaccess="RW"/>
    <bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator" range="" rwaccess="RW"/>
    <bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable" range="" rwaccess="RW"/>
    <bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0xFF" description="Clock divider" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALIVE_REG" acronym="CPSW0_ALIVE_REG" offset="0xF08" width="32" description="MDIO PHY Acknowledge Status Register">
    <bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO alive" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LINK_REG" acronym="CPSW0_LINK_REG" offset="0xF0C" width="32" description="">
    <bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO link state" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_LINK_INT_RAW_REG" acronym="CPSW0_LINK_INT_RAW_REG" offset="0xF10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LINK_INT_MASKED_REG" acronym="CPSW0_LINK_INT_MASKED_REG" offset="0xF14" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt masked value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LINK_INT_MASK_SET_REG" acronym="CPSW0_LINK_INT_MASK_SET_REG" offset="0xF18" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKSET" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask set" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LINK_INT_MASK_CLEAR_REG" acronym="CPSW0_LINK_INT_MASK_CLEAR_REG" offset="0xF1C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKCLR" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask clear" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_INT_RAW_REG" acronym="CPSW0_USER_INT_RAW_REG" offset="0xF20" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="User interrupt raw" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_INT_MASKED_REG" acronym="CPSW0_USER_INT_MASKED_REG" offset="0xF24" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="User interrupt masked" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_INT_MASK_SET_REG" acronym="CPSW0_USER_INT_MASK_SET_REG" offset="0xF28" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_INT_MASK_CLEAR_REG" acronym="CPSW0_USER_INT_MASK_CLEAR_REG" offset="0xF2C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask clear" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_MANUAL_IF_REG" acronym="CPSW0_MANUAL_IF_REG" offset="0xF30" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MDIO_MDCLK_O" width="1" begin="2" end="2" resetval="0x0" description="MDIO Clock Output" range="" rwaccess="RW"/>
    <bitfield id="MDIO_OE" width="1" begin="1" end="1" resetval="0x0" description="MDIO Output Enable" range="" rwaccess="RW"/>
    <bitfield id="MDIO_PIN" width="1" begin="0" end="0" resetval="0x0" description="MDIO Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLL_REG" acronym="CPSW0_POLL_REG" offset="0xF34" width="32" description="">
    <bitfield id="MANUALMODE" width="1" begin="31" end="31" resetval="0x0" description="MDIO Manual Mode" range="" rwaccess="RW"/>
    <bitfield id="STATECHANGEMODE" width="1" begin="30" end="30" resetval="0x0" description="MDIO State Change Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="29" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPG" width="8" begin="7" end="0" resetval="0x0" description="MDIO IPG" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLL_EN_REG" acronym="CPSW0_POLL_EN_REG" offset="0xF38" width="32" description="">
    <bitfield id="POLL_EN" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="MDIO Poll Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_CLAUS45_REG" acronym="CPSW0_CLAUS45_REG" offset="0xF3C" width="32" description="Clause 45 enable register.">
    <bitfield id="CLAUSE45" width="32" begin="31" end="0" resetval="0x0" description="MDIO Clause 45" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_ADDR0_REG" acronym="CPSW0_USER_ADDR0_REG" offset="0xF40" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USER_ADDR0" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_ADDR1_REG" acronym="CPSW0_USER_ADDR1_REG" offset="0xF44" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USER_ADDR1" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 1" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_ACCESS_REG_k" acronym="CPSW0_USER_ACCESS_REG_k" offset="0xF80" width="32" description="user_access_reg Offset = F80h + (k * 8h); where k = 0h to 1h">
    <bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go" range="" rwaccess="RW"/>
    <bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write" range="" rwaccess="RW"/>
    <bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address" range="" rwaccess="RW"/>
    <bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address" range="" rwaccess="RW"/>
    <bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_USER_PHY_SEL_REG_k" acronym="CPSW0_USER_PHY_SEL_REG_k" offset="0xF84" width="32" description="user_phy_sel_reg Offset = F84h + (k * 8h); where k = 0h to 1h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select" range="" rwaccess="RW"/>
    <bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is monitored" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_REVISION" acronym="CPSW0_REVISION" offset="0x1000" width="32" description="Revision Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="" rwaccess="R"/>
    <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x690" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x12" description="RTL revisions" range="" rwaccess="R"/>
    <bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_CONTROL" acronym="CPSW0_CONTROL" offset="0x1004" width="0" description="Register"/>
  <register id="CPSW0_EOI_REG" acronym="CPSW0_EOI_REG" offset="0x1010" width="32" description="End of Interrupt Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_INTR_VECTOR_REG" acronym="CPSW0_INTR_VECTOR_REG" offset="0x1014" width="32" description="Interrupt Vector Register">
    <bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_ENABLE_REG_EVNT_PULSE0_0" acronym="CPSW0_ENABLE_REG_EVNT_PULSE0_0" offset="0x1100" width="32" description="Enable Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for evnt_pulse0_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for evnt_pulse0_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for evnt_pulse0_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW0_ENABLE_REG_STAT_PULSE0_0" acronym="CPSW0_ENABLE_REG_STAT_PULSE0_0" offset="0x1104" width="32" description="Enable Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for stat_pulse0_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for stat_pulse0_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for stat_pulse0_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW0_ENABLE_REG_STAT_PULSE1_0" acronym="CPSW0_ENABLE_REG_STAT_PULSE1_0" offset="0x1108" width="32" description="Enable Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for stat_pulse1_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for stat_pulse1_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for stat_pulse1_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW0_ENABLE_CLR_REG_EVNT_PULSE0_0" acronym="CPSW0_ENABLE_CLR_REG_EVNT_PULSE0_0" offset="0x1300" width="32" description="Enable Clear Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for evnt_pulse0_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for evnt_pulse0_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for evnt_pulse0_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW0_ENABLE_CLR_REG_STAT_PULSE0_0" acronym="CPSW0_ENABLE_CLR_REG_STAT_PULSE0_0" offset="0x1304" width="32" description="Enable Clear Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for stat_pulse0_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for stat_pulse0_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for stat_pulse0_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW0_ENABLE_CLR_REG_STAT_PULSE1_0" acronym="CPSW0_ENABLE_CLR_REG_STAT_PULSE1_0" offset="0x1308" width="32" description="Enable Clear Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for stat_pulse1_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for stat_pulse1_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for stat_pulse1_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW0_STATUS_REG_EVNT_PULSE0_0" acronym="CPSW0_STATUS_REG_EVNT_PULSE0_0" offset="0x1500" width="32" description="Status Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for evnt_pulse0_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for evnt_pulse0_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for evnt_pulse0_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_STATUS_REG_STAT_PULSE0_0" acronym="CPSW0_STATUS_REG_STAT_PULSE0_0" offset="0x1504" width="32" description="Status Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for stat_pulse0_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for stat_pulse0_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for stat_pulse0_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_STATUS_REG_STAT_PULSE1_0" acronym="CPSW0_STATUS_REG_STAT_PULSE1_0" offset="0x1508" width="32" description="Status Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for stat_pulse1_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for stat_pulse1_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for stat_pulse1_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_STATUS_CLR_REG_EVNT_PULSE0_0" acronym="CPSW0_STATUS_CLR_REG_EVNT_PULSE0_0" offset="0x1700" width="0" description="Status Clear Register 0"/>
  <register id="CPSW0_STATUS_CLR_REG_STAT_PULSE0_0" acronym="CPSW0_STATUS_CLR_REG_STAT_PULSE0_0" offset="0x1704" width="0" description="Status Clear Register 1"/>
  <register id="CPSW0_STATUS_CLR_REG_STAT_PULSE1_0" acronym="CPSW0_STATUS_CLR_REG_STAT_PULSE1_0" offset="0x1708" width="0" description="Status Clear Register 2"/>
  <register id="CPSW0_INTR_VECTOR_REG_EVNT_PULSE0" acronym="CPSW0_INTR_VECTOR_REG_EVNT_PULSE0" offset="0x1A80" width="32" description="Interrupt Vector for evnt_pulse0">
    <bitfield id="INTR_VECTOR_EVNT_PULSE0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_INTR_VECTOR_REG_STAT_PULSE0" acronym="CPSW0_INTR_VECTOR_REG_STAT_PULSE0" offset="0x1A84" width="32" description="Interrupt Vector for stat_pulse0">
    <bitfield id="INTR_VECTOR_STAT_PULSE0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_INTR_VECTOR_REG_STAT_PULSE1" acronym="CPSW0_INTR_VECTOR_REG_STAT_PULSE1" offset="0x1A88" width="32" description="Interrupt Vector for stat_pulse1">
    <bitfield id="INTR_VECTOR_STAT_PULSE1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_CPSW_ID_VER_REG" acronym="CPSW0_CPSW_ID_VER_REG" offset="0x20000" width="32" description="MCU_CPSW0_NUSS ID Version">
    <bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x6BA8" description="Identification Value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL Version Value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="" rwaccess="R"/>
    <bitfield id="CUSTOM_VER" width="2" begin="7" end="6" resetval="0x0" description="Custom Version Value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="6" begin="5" end="0" resetval="0x0" description="Minor Version Value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_CONTROL_REG" acronym="CPSW0_CONTROL_REG" offset="0x20004" width="32" description="Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EEE_PHY_ONLY" width="1" begin="1" end="1" resetval="0x0" description="Energy Efficient Enable Phy Only Mode: 0=The low power indicate state includes gating off the CPPI_GCLK to the MCU_CPSW0_NUSS, 1=The low power indicate state does not gate the clock to the MCU_CPSW0_NUSS" range="" rwaccess="RW"/>
    <bitfield id="EEE_EN" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet Enable: 0=EEE is disabled, 1=EEE is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_EM_CONTROL_REG" acronym="CPSW0_EM_CONTROL_REG" offset="0x20010" width="32" description="MCU_CPSW0_NUSS Emulation Control">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_STAT_PORT_EN_REG" acronym="CPSW0_STAT_PORT_EN_REG" offset="0x20014" width="32" description="MCU_CPSW0_NUSS Statistics Port Enable">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P8_STAT_EN" width="1" begin="8" end="8" resetval="0x0" description="Port 8 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P7_STAT_EN" width="1" begin="7" end="7" resetval="0x0" description="Port 7 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P6_STAT_EN" width="1" begin="6" end="6" resetval="0x0" description="Port 6 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P5_STAT_EN" width="1" begin="5" end="5" resetval="0x0" description="Port 5 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P4_STAT_EN" width="1" begin="4" end="4" resetval="0x0" description="Port 4 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P3_STAT_EN" width="1" begin="3" end="3" resetval="0x0" description="Port 3 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PTYPE_REG" acronym="CPSW0_PTYPE_REG" offset="0x20018" width="32" description="MCU_CPSW0_NUSS Transmit Priority Type">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P8_PTYPE_ESC" width="1" begin="16" end="16" resetval="0x0" description="Port 8 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P7_PTYPE_ESC" width="1" begin="15" end="15" resetval="0x0" description="Port 7 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P6_PTYPE_ESC" width="1" begin="14" end="14" resetval="0x0" description="Port 6 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P5_PTYPE_ESC" width="1" begin="13" end="13" resetval="0x0" description="Port 5 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P4_PTYPE_ESC" width="1" begin="12" end="12" resetval="0x0" description="Port 4 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P3_PTYPE_ESC" width="1" begin="11" end="11" resetval="0x0" description="Port 3 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0x0" description="Port 2 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0x0" description="Port 1 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0x0" description="Port 0 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Escalate Priority Load Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_SOFT_IDLE_REG" acronym="CPSW0_SOFT_IDLE_REG" offset="0x2001C" width="32" description="MCU_CPSW0_NUSS Software Idle">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_THRU_RATE_REG" acronym="CPSW0_THRU_RATE_REG" offset="0x20020" width="32" description="MCU_CPSW0_NUSS Thru Rate">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SL_RX_THRU_RATE" width="4" begin="15" end="12" resetval="0x3" description="Switch FIFO receive through rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_THRU_RATE" width="4" begin="3" end="0" resetval="0x1" description="CPPI FIFO receive through rate" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_GAP_THRESH_REG" acronym="CPSW0_GAP_THRESH_REG" offset="0x20024" width="32" description="MCU_CPSW0_NUSS Transmit FIFO Short Gap Threshold">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GAP_THRESH" width="5" begin="4" end="0" resetval="0xB" description="Short Gap Threshold" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_START_WDS_REG" acronym="CPSW0_TX_START_WDS_REG" offset="0x20028" width="32" description="MCU_CPSW0_NUSS Transmit FIFO Start Words">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_START_WDS" width="11" begin="10" end="0" resetval="0x8" description="FIFO Packet Transmit Start Words" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_EEE_PRESCALE_REG" acronym="CPSW0_EEE_PRESCALE_REG" offset="0x2002C" width="32" description="MCU_CPSW0_NUSS Energy Efficient Ethernet Prescale Value">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_OFLOW_THRESH_SET_REG" acronym="CPSW0_TX_G_OFLOW_THRESH_SET_REG" offset="0x20030" width="32" description="MCU_CPSW0_NUSS PFC Tx Global Out Flow Threshold Set">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_OFLOW_THRESH_CLR_REG" acronym="CPSW0_TX_G_OFLOW_THRESH_CLR_REG" offset="0x20034" width="32" description="MCU_CPSW0_NUSS PFC Tx Global Out Flow Threshold Clear">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW0_TX_G_BUF_THRESH_SET_L_REG" offset="0x20038" width="32" description="MCU_CPSW0_NUSS PFC Global Tx Buffer Threshold Set Low">
    <bitfield id="PRI3" width="8" begin="31" end="24" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="8" begin="23" end="16" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="8" begin="15" end="8" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="8" begin="7" end="0" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW0_TX_G_BUF_THRESH_SET_H_REG" offset="0x2003C" width="32" description="MCU_CPSW0_NUSS PFC Global Tx Buffer Threshold Set High">
    <bitfield id="PRI7" width="8" begin="31" end="24" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="8" begin="23" end="16" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="8" begin="15" end="8" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="8" begin="7" end="0" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW0_TX_G_BUF_THRESH_CLR_L_REG" offset="0x20040" width="32" description="MCU_CPSW0_NUSS PFC Global Tx Buffer Threshold Clear Low">
    <bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW0_TX_G_BUF_THRESH_CLR_H_REG" offset="0x20044" width="32" description="MCU_CPSW0_NUSS PFC Global Tx Buffer Threshold Clear High">
    <bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_LTYPE_REG" acronym="CPSW0_VLAN_LTYPE_REG" offset="0x20050" width="32" description="VLAN Length/type">
    <bitfield id="VLAN_LTYPE_OUTER" width="16" begin="31" end="16" resetval="0x88A8" description="Outer VLAN LType" range="" rwaccess="RW"/>
    <bitfield id="VLAN_LTYPE_INNER" width="16" begin="15" end="0" resetval="0x8100" description="Inner VLAN LType" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_EST_TS_DOMAIN_REG" acronym="CPSW0_EST_TS_DOMAIN_REG" offset="0x20054" width="32" description="Enhanced Scheduled Traffic Host Event Domain">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Enhanced Scheduled Traffic Host Event Domain" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI0_MAXLEN_REG" acronym="CPSW0_TX_PRI0_MAXLEN_REG" offset="0x20100" width="32" description="Transmit Priority 0 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI0_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI1_MAXLEN_REG" acronym="CPSW0_TX_PRI1_MAXLEN_REG" offset="0x20104" width="32" description="Transmit Priority 1 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI1_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 1 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI2_MAXLEN_REG" acronym="CPSW0_TX_PRI2_MAXLEN_REG" offset="0x20108" width="32" description="Transmit Priority 2 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI2_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 2 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI3_MAXLEN_REG" acronym="CPSW0_TX_PRI3_MAXLEN_REG" offset="0x2010C" width="32" description="Transmit Priority 3 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI3_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 3 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI4_MAXLEN_REG" acronym="CPSW0_TX_PRI4_MAXLEN_REG" offset="0x20110" width="32" description="Transmit Priority 4 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI4_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 4 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI5_MAXLEN_REG" acronym="CPSW0_TX_PRI5_MAXLEN_REG" offset="0x20114" width="32" description="Transmit Priority 5 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI5_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 5 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI6_MAXLEN_REG" acronym="CPSW0_TX_PRI6_MAXLEN_REG" offset="0x20118" width="32" description="Transmit Priority 6 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI6_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 6 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_PRI7_MAXLEN_REG" acronym="CPSW0_TX_PRI7_MAXLEN_REG" offset="0x2011C" width="32" description="Transmit Priority 7 Maximum Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI7_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 7 Maximum Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_CONTROL_REG" acronym="CPSW0_P0_CONTROL_REG" offset="0x21004" width="32" description="CPPI Port 0 Control">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_DSCP_V6" width="1" begin="18" end="18" resetval="0x0" description="Port 0 Remap DSCP_V6 Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_DSCP_V4" width="1" begin="17" end="17" resetval="0x0" description="Port 0 Remap DSCP_V4 Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_VLAN" width="1" begin="16" end="16" resetval="0x0" description="Port 0 Remap VLAN Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Receive ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Transmit ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="13" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 0 IPv6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 0 IPv4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CHECKSUM_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Receive Checksum Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_FLOW_ID_OFFSET_REG" acronym="CPSW0_P0_FLOW_ID_OFFSET_REG" offset="0x21008" width="32" description="CPPI Port 0 Flow ID Offset">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="14" begin="13" end="0" resetval="0x0" description="This value is added to the thread/Flow_ID in CPPI transmit PSI Info Word 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_BLK_CNT_REG" acronym="CPSW0_P0_BLK_CNT_REG" offset="0x21010" width="32" description="CPPI Port 0 FIFO Block Usage Count">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Port 0 Transmit Block Count Usage" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT" width="6" begin="5" end="0" resetval="0x1" description="Port 0 Receive Block Count Usage" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_P0_PORT_VLAN_REG" acronym="CPSW0_P0_PORT_VLAN_REG" offset="0x21014" width="32" description="CPPI Port 0 VLAN">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_PRI_MAP_REG" acronym="CPSW0_P0_TX_PRI_MAP_REG" offset="0x21018" width="32" description="CPPI Port 0 Tx Header Pri to Switch Pri Mapping">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_PRI_CTL_REG" acronym="CPSW0_P0_PRI_CTL_REG" offset="0x2101C" width="32" description="CPPI Port 0 Priority Control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Enable (per priority)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PTYPE" width="1" begin="8" end="8" resetval="0x0" description="Receive Priority Type" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_RX_PRI_MAP_REG" acronym="CPSW0_P0_RX_PRI_MAP_REG" offset="0x21020" width="32" description="CPPI Port 0 RX Pkt Pri to Header Pri Map">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_RX_MAXLEN_REG" acronym="CPSW0_P0_RX_MAXLEN_REG" offset="0x21024" width="32" description="CPPI Port 0 Receive Frame Max Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="Rx Maximum Frame Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_BLKS_PRI_REG" acronym="CPSW0_P0_TX_BLKS_PRI_REG" offset="0x21028" width="32" description="CPPI Port 0 Transmit Block Sub Per Priority">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Priority 6 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Priority 5 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Priority 4 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Priority 3 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Priority 2 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Priority 1 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Priority 0 Port Transmit Blocks" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_IDLE2LPI_REG" acronym="CPSW0_P0_IDLE2LPI_REG" offset="0x21030" width="32" description="Port 0 EEE Idle to LPI counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE Idle to LPI counter load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_LPI2WAKE_REG" acronym="CPSW0_P0_LPI2WAKE_REG" offset="0x21034" width="32" description="Port 0 EEE LPI to wake counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE LPI to wake counter load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_EEE_STATUS_REG" acronym="CPSW0_P0_EEE_STATUS_REG" offset="0x21038" width="32" description="Port 0 EEE status">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="CPPI port 0 transmit FIFO (switch egress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="CPPI port 0 receive FIFO (switch ingress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="CPPI port 0 transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="CPPI port 0 transmit wakeup - asserted in the transmit LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="CPPI port 0 transmit LPI state - asserted when the port 0 transmit is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x0" description="CPPI port 0 receive LPI state - asserted when the port 0 receive is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_P0_RX_PKTS_PRI_REG" acronym="CPSW0_P0_RX_PKTS_PRI_REG" offset="0x2103C" width="32" description="CPPI Port Receive Packets per priority">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority 6 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority 5 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority 4 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority 3 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority 2 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority 1 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority 0 Port Port 0 Receive Packets" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_RX_GAP_REG" acronym="CPSW0_P0_RX_GAP_REG" offset="0x2104C" width="32" description="Port 0 Receive Gap Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GAP_CNT" width="10" begin="25" end="16" resetval="0x100" description="Port 0 Receive Gap Count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GAP_EN" width="8" begin="7" end="0" resetval="0x0" description="Port 0 Receive Gap Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_FIFO_STATUS_REG" acronym="CPSW0_P0_FIFO_STATUS_REG" offset="0x21050" width="32" description="Port 0 FIFO Status">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="Port 0 FIFO Status" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_P0_RX_DSCP_MAP_REG_y" acronym="CPSW0_P0_RX_DSCP_MAP_REG_y" offset="0x21120" width="32" description="CPPI Port 0 Receive IPV4/IPV6 DSCP Map N Offset = 00021120h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_PRI_CIR_REG_y" acronym="CPSW0_P0_PRI_CIR_REG_y" offset="0x21140" width="32" description="CPPI Port 0 Rx Priority P Committed Information Rate Offset = 00021140h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N CIR" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_PRI_EIR_REG_y" acronym="CPSW0_P0_PRI_EIR_REG_y" offset="0x21160" width="32" description="CPPI Port 0 Rx Priority P Excess Information Rate Offset = 00021160h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N EIR" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_D_THRESH_SET_L_REG" acronym="CPSW0_P0_TX_D_THRESH_SET_L_REG" offset="0x21180" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Set Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_D_THRESH_SET_H_REG" acronym="CPSW0_P0_TX_D_THRESH_SET_H_REG" offset="0x21184" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Set High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_D_THRESH_CLR_L_REG" acronym="CPSW0_P0_TX_D_THRESH_CLR_L_REG" offset="0x21188" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Clr Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_D_THRESH_CLR_H_REG" acronym="CPSW0_P0_TX_D_THRESH_CLR_H_REG" offset="0x2118C" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Clr High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW0_P0_TX_G_BUF_THRESH_SET_L_REG" offset="0x21190" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Set Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW0_P0_TX_G_BUF_THRESH_SET_H_REG" offset="0x21194" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Set High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW0_P0_TX_G_BUF_THRESH_CLR_L_REG" offset="0x21198" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Clr Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW0_P0_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2119C" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Clr High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_SRC_ID_A_REG" acronym="CPSW0_P0_SRC_ID_A_REG" offset="0x21300" width="32" description="CPPI Port 0 CPPI Source ID A">
    <bitfield id="PORT4" width="8" begin="31" end="24" resetval="0x4" description="Port 4 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT3" width="8" begin="23" end="16" resetval="0x3" description="Port 3 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT2" width="8" begin="15" end="8" resetval="0x2" description="Port 2 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT1" width="8" begin="7" end="0" resetval="0x1" description="Port 1 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_SRC_ID_B_REG" acronym="CPSW0_P0_SRC_ID_B_REG" offset="0x21304" width="32" description="CPPI Port 0 CPPI Source ID B">
    <bitfield id="PORT8" width="8" begin="31" end="24" resetval="0x8" description="Port 8 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT7" width="8" begin="23" end="16" resetval="0x7" description="Port 7 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT6" width="8" begin="15" end="8" resetval="0x6" description="Port 6 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
    <bitfield id="PORT5" width="8" begin="7" end="0" resetval="0x5" description="Port 5 CPPI Info Word0 Source ID Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_P0_HOST_BLKS_PRI_REG" acronym="CPSW0_P0_HOST_BLKS_PRI_REG" offset="0x21320" width="32" description="CPPI Port 0 Host Blocks Priority">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority 6 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority 5 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority 4 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority 3 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority 2 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority 1 Host Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority 0 Host Blocks" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_RESERVED_REG" acronym="CPSW0_PN_RESERVED_REG" offset="0x22000" width="32" description="Reserved">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved register for memory map alignment" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_CONTROL_REG" acronym="CPSW0_PN_CONTROL_REG" offset="0x22004" width="32" description="Enet Port N Control">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_PORT_EN" width="1" begin="17" end="17" resetval="0x0" description="EST Port Enable" range="" rwaccess="RW"/>
    <bitfield id="IET_PORT_EN" width="1" begin="16" end="16" resetval="0x0" description="IET Port Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Receive ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Transmit ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_LPI_CLKSTOP_EN" width="1" begin="12" end="12" resetval="0x0" description="Transmit LPI clockstop enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="11" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="IPv6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="IPv4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAX_BLKS_REG" acronym="CPSW0_PN_MAX_BLKS_REG" offset="0x22008" width="32" description="Enet Port N FIFO Max Blocks">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_BLKS" width="8" begin="15" end="8" resetval="0x10" description="Transmit FIFO maximum blocks" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_BLKS" width="8" begin="7" end="0" resetval="0x4" description="Receive FIFO maximum blocks" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_BLK_CNT_REG" acronym="CPSW0_PN_BLK_CNT_REG" offset="0x22010" width="32" description="Enet Port N FIFO Block Usage Count">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT_P" width="6" begin="21" end="16" resetval="0x0" description="Receive Prempt Queue Block Count Usage" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Transmit Block Count Usage" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT_E" width="6" begin="5" end="0" resetval="0x1" description="Receive Block Count Usage" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_PORT_VLAN_REG" acronym="CPSW0_PN_PORT_VLAN_REG" offset="0x22014" width="32" description="Enet Port N VLAN">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_PRI_MAP_REG" acronym="CPSW0_PN_TX_PRI_MAP_REG" offset="0x22018" width="32" description="Enet Port N Tx Header Pri to Switch Pri Mapping">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_PRI_CTL_REG" acronym="CPSW0_PN_PRI_CTL_REG" offset="0x2201C" width="32" description="Enet Port N Priority Control">
    <bitfield id="TX_FLOW_PRI" width="8" begin="31" end="24" resetval="0x0" description="Transmit Priority Based Flow Control Enable (per priority)" range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Enable (per priority)" range="" rwaccess="RW"/>
    <bitfield id="TX_HOST_BLKS_REM" width="4" begin="15" end="12" resetval="0x9" description="Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 receive thread can begin sending a packet" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_RX_PRI_MAP_REG" acronym="CPSW0_PN_RX_PRI_MAP_REG" offset="0x22020" width="32" description="Enet Port N RX Pkt Pri to Header Pri Map">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_RX_MAXLEN_REG" acronym="CPSW0_PN_RX_MAXLEN_REG" offset="0x22024" width="32" description="Enet Port N Receive Frame Max Length">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="Rx Maximum Frame Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_BLKS_PRI_REG" acronym="CPSW0_PN_TX_BLKS_PRI_REG" offset="0x22028" width="32" description="Enet Port N Transmit Block Sub Per Priority">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Priority 6 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Priority 5 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Priority 4 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Priority 3 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Priority 2 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Priority 1 Port Transmit Blocks" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Priority 0 Port Transmit Blocks" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_RX_FLOW_THRESH_REG" acronym="CPSW0_PN_RX_FLOW_THRESH_REG" offset="0x2202C" width="32" description="Enet MAC Receive Flow Threshold in Receive Buffer Words">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="9" begin="8" end="0" resetval="0x40" description="Receive Flow Threshold in Words" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_IDLE2LPI_REG" acronym="CPSW0_PN_IDLE2LPI_REG" offset="0x22030" width="32" description="Enet Port N EEE Idle to LPI counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE Idle to LPI counter load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_LPI2WAKE_REG" acronym="CPSW0_PN_LPI2WAKE_REG" offset="0x22034" width="32" description="Enet Port N EEE LPI to wake counter">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE LPI to wake counter load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_EEE_STATUS_REG" acronym="CPSW0_PN_EEE_STATUS_REG" offset="0x22038" width="32" description="Enet Port N EEE status">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="Transmit FIFO (switch egress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="Receive FIFO (switch ingress) is empty - contains no packets" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="Transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="Transmit wakeup - asserted in the transmit LPI2WAKE count time" range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="Transmit LPI state - asserted when the port 0 transmit is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x1" description="Receive LPI state - asserted when the port 0 receive is in the LPI state" range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_FIFO_STATUS_REG" acronym="CPSW0_PN_FIFO_STATUS_REG" offset="0x22050" width="32" description="Enet Port N FIFO STATUS">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EST_BUFACT" width="1" begin="18" end="18" resetval="0x0" description="Transmit FIFO EST Buffer Active" range="" rwaccess="R"/>
    <bitfield id="EST_ADD_ERR" width="1" begin="17" end="17" resetval="0x0" description="Transmit FIFO EST Address Error" range="" rwaccess="R"/>
    <bitfield id="EST_CNT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Transmit FIFO EST Count Error" range="" rwaccess="R"/>
    <bitfield id="TX_E_MAC_ALLOW" width="8" begin="15" end="8" resetval="0xFF" description="Transmit FIFO Express Queue Priority Allow" range="" rwaccess="R"/>
    <bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="Transmit FIFO Priority Active" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_EST_CONTROL_REG" acronym="CPSW0_PN_EST_CONTROL_REG" offset="0x22060" width="32" description="Enet Port N EST">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_FILL_MARGIN" width="10" begin="25" end="16" resetval="0x0" description="Transmit FIFO EST Fill Margin" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_FILL_EN" width="1" begin="8" end="8" resetval="0x0" description="Transmit FIFO EST Fill Enable" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_PRI" width="3" begin="7" end="5" resetval="0x0" description="Transmit FIFO EST TimeStamp Priority" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_ONEPRI" width="1" begin="4" end="4" resetval="0x0" description="Transmit FIFO EST TimeStamp One Priority" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_FIRST" width="1" begin="3" end="3" resetval="0x0" description="Transmit FIFO EST TimeStamp First Express Packet" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_EN" width="1" begin="2" end="2" resetval="0x0" description="Transmit FIFO EST TimeStamp Enable" range="" rwaccess="RW"/>
    <bitfield id="EST_BUFSEL" width="1" begin="1" end="1" resetval="0x0" description="Transmit FIFO EST Buffer Select" range="" rwaccess="RW"/>
    <bitfield id="EST_ONEBUF" width="1" begin="0" end="0" resetval="0x0" description="Transmit FIFO EST One Buffer" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_RX_DSCP_MAP_REG_y" acronym="CPSW0_PN_RX_DSCP_MAP_REG_y" offset="0x22120" width="32" description="Enet Port N Receive IPV4/IPV6 DSCP Map M Offset = 00022120h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_PRI_CIR_REG_y" acronym="CPSW0_PN_PRI_CIR_REG_y" offset="0x22140" width="32" description="Enet Port N Rx Priority P Committed Information Rate Value Offset = 00022140h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N committed information rate" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_PRI_EIR_REG_y" acronym="CPSW0_PN_PRI_EIR_REG_y" offset="0x22160" width="32" description="Enet Port N Rx Priority P Excess Informatoin Rate Value Offset = 00022160h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N Excess Information Rate count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_THRESH_SET_L_REG" acronym="CPSW0_PN_TX_D_THRESH_SET_L_REG" offset="0x22180" width="32" description="Enet Port N Tx PFC Destination Threshold Set Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_THRESH_SET_H_REG" acronym="CPSW0_PN_TX_D_THRESH_SET_H_REG" offset="0x22184" width="32" description="Enet Port N Tx PFC Destination Threshold Set High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_THRESH_CLR_L_REG" acronym="CPSW0_PN_TX_D_THRESH_CLR_L_REG" offset="0x22188" width="32" description="Enet Port N Tx PFC Destination Threshold Clr Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_THRESH_CLR_H_REG" acronym="CPSW0_PN_TX_D_THRESH_CLR_H_REG" offset="0x2218C" width="32" description="Enet Port N Tx PFC Destination Threshold Clr High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW0_PN_TX_G_BUF_THRESH_SET_L_REG" offset="0x22190" width="32" description="Enet Port N Tx PFC Global Buffer Threshold Set Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW0_PN_TX_G_BUF_THRESH_SET_H_REG" offset="0x22194" width="32" description="Enet Port N Tx PFC Global Buffer Threshold Set High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW0_PN_TX_G_BUF_THRESH_CLR_L_REG" offset="0x22198" width="32" description="Enet Port N Tx PFC Global Buffer Threshold Clr Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW0_PN_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2219C" width="32" description="Enet Port N Tx PFC Global Buffer Threshold Clr High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_OFLOW_ADDVAL_L_REG" acronym="CPSW0_PN_TX_D_OFLOW_ADDVAL_L_REG" offset="0x22300" width="32" description="Enet Port N Tx Destination Out Flow Add Values Low">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TX_D_OFLOW_ADDVAL_H_REG" acronym="CPSW0_PN_TX_D_OFLOW_ADDVAL_H_REG" offset="0x22304" width="32" description="Enet Port N Tx Destination Out Flow Add Values High">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_SA_L_REG" acronym="CPSW0_PN_SA_L_REG" offset="0x22308" width="32" description="Enet Port N Tx Pause Frame Source Address Low">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_7_0" width="8" begin="15" end="8" resetval="0x0" description="Source Address Lower 8 bits" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_15_8" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 15:8" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_SA_H_REG" acronym="CPSW0_PN_SA_H_REG" offset="0x2230C" width="32" description="Enet Port N Tx Pause Frame Source Address High">
    <bitfield id="MACSRCADDR_23_16" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 23:16" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_31_24" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 31:24" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_39_32" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 39:32" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_47_40" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 47:40" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TS_CTL_REG" acronym="CPSW0_PN_TS_CTL_REG" offset="0x22310" width="32" description="Enet Port N Time Sync Control">
    <bitfield id="TS_MSG_TYPE_EN" width="16" begin="31" end="16" resetval="0x0" description="Time Sync Message Type Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_HOST_TS_EN" width="1" begin="11" end="11" resetval="0x0" description="Time Sync Transmit Host Time Stamp Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_E_EN" width="1" begin="10" end="10" resetval="0x0" description="Time Synce Transmit Annex E Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_E_EN" width="1" begin="9" end="9" resetval="0x0" description="Time Synce Receive Annex E Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2_EN" width="1" begin="8" end="8" resetval="0x0" description="Time Sync LTYPE 2 enable transmit and receive" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_D_EN" width="1" begin="7" end="7" resetval="0x0" description="Time Synce Transmit Annex D Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE2_EN" width="1" begin="6" end="6" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 2 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE1_EN" width="1" begin="5" end="5" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_F_EN" width="1" begin="4" end="4" resetval="0x0" description="Time Synce Transmit Annex F Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_D_EN" width="1" begin="3" end="3" resetval="0x0" description="Time Synce Receive Annex D Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE2_EN" width="1" begin="2" end="2" resetval="0x0" description="Time Sync Receive VLAN LTYPE 2 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE1_EN" width="1" begin="1" end="1" resetval="0x0" description="Time Sync Receive VLAN LTYPE 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_F_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Synce Receive Annex F Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TS_SEQ_LTYPE_REG" acronym="CPSW0_PN_TS_SEQ_LTYPE_REG" offset="0x22314" width="32" description="Enet Port N Time Sync LTYPE (and SEQ_ID_OFFSET)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_SEQ_ID_OFFSET" width="6" begin="21" end="16" resetval="0x1E" description="Time Sync Sequence ID Offset" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE1" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TS_VLAN_LTYPE_REG" acronym="CPSW0_PN_TS_VLAN_LTYPE_REG" offset="0x22318" width="32" description="Enet Port N Time Sync VLAN2 and VLAN2">
    <bitfield id="TS_VLAN_LTYPE2" width="16" begin="31" end="16" resetval="0x0" description="Time Sync VLAN LTYPE2" range="" rwaccess="RW"/>
    <bitfield id="TS_VLAN_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync VLAN LTYPE1" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TS_CTL_LTYPE2_REG" acronym="CPSW0_PN_TS_CTL_LTYPE2_REG" offset="0x2231C" width="32" description="Enet Port N Time Sync Control and LTYPE 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_UNI_EN" width="1" begin="24" end="24" resetval="0x0" description="Time Sync Unicast Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TTL_NONZERO" width="1" begin="23" end="23" resetval="0x0" description="Time Sync Time to Live Non-zero Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_320" width="1" begin="22" end="22" resetval="0x0" description="Time Sync Destination IP Address 320 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_319" width="1" begin="21" end="21" resetval="0x0" description="Time Sync Destination IP Address 319 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_132" width="1" begin="20" end="20" resetval="0x0" description="Time Sync Destination IP Address 132 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_131" width="1" begin="19" end="19" resetval="0x0" description="Time Sync Destination IP Address 131 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_130" width="1" begin="18" end="18" resetval="0x0" description="Time Sync Destination IP Address 130 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_129" width="1" begin="17" end="17" resetval="0x0" description="Time Sync Destination IP Address 129 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_107" width="1" begin="16" end="16" resetval="0x0" description="Time Sync Destination IP Address 107 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE2" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_TS_CTL2_REG" acronym="CPSW0_PN_TS_CTL2_REG" offset="0x22320" width="32" description="Enet Port N Time Sync Control 2">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_DOMAIN_OFFSET" width="6" begin="21" end="16" resetval="0x4" description="Time Sync Domain Offset" range="" rwaccess="RW"/>
    <bitfield id="TS_MCAST_TYPE_EN" width="16" begin="15" end="0" resetval="0x0" description="Time Sync Multicast Destination Address Type Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_CONTROL_REG" acronym="CPSW0_PN_MAC_CONTROL_REG" offset="0x22330" width="32" description="Enet Port N Mac Control">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0x0" description="RX Copy MAC Control Frames Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0x0" description="RX Copy Short Frames Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0x0" description="RX Copy Error Frames Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_LIM_EN" width="1" begin="21" end="21" resetval="0x0" description="Transmit Short Gap Limit Enable" range="" rwaccess="RW"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="20" end="20" resetval="0x0" description="External Transmit Flow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="19" end="19" resetval="0x0" description="External Receive Flow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="CTL_EN" width="1" begin="18" end="18" resetval="0x0" description="Control Enable" range="" rwaccess="RW"/>
    <bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0x0" description="Gigabit Mode Force" range="" rwaccess="RW"/>
    <bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0x0" description="Interface Control B" range="" rwaccess="RW"/>
    <bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0x0" description="Interface Control A" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port CRC Type" range="" rwaccess="RW"/>
    <bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0x0" description="Command Idle" range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Transmit Short Gap Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GIG" width="1" begin="7" end="7" resetval="0x0" description="Gigabit Mode" range="" rwaccess="RW"/>
    <bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0x0" description="Transmit Pacing Enable" range="" rwaccess="RW"/>
    <bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0x0" description="GMII Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0x0" description="Transmit Flow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0x0" description="Receive Flow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="MTEST" width="1" begin="2" end="2" resetval="0x0" description="Manufacturing Test Mode" range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0x0" description="Loop Back Mode" range="" rwaccess="RW"/>
    <bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0x0" description="Full Duplex mode" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_STATUS_REG" acronym="CPSW0_PN_MAC_STATUS_REG" offset="0x22334" width="32" description="Enet Port N Mac Status">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="cpxmac_sl IDLE" range="" rwaccess="R"/>
    <bitfield id="E_IDLE" width="1" begin="30" end="30" resetval="0x1" description="cpxmac_sl IDLE" range="" rwaccess="R"/>
    <bitfield id="P_IDLE" width="1" begin="29" end="29" resetval="0x1" description="cpxmac_sl IDLE" range="" rwaccess="R"/>
    <bitfield id="TX_IDLE" width="1" begin="28" end="28" resetval="0x1" description="cpxmac_sl IDLE" range="" rwaccess="R"/>
    <bitfield id="TORF" width="1" begin="27" end="27" resetval="0x0" description="Top of receive FIFO flowCPSW0_CONTROL trigger occurred. This bit is write one to clear." range="" rwaccess="R"/>
    <bitfield id="TORF_PRI" width="3" begin="26" end="24" resetval="0x0" description="The lowest priority that caused top of receive FIFO flowCPSW0_CONTROL trigger since the last write to clear. This field is write 0x7 to clear." range="" rwaccess="R"/>
    <bitfield id="TX_PFC_FLOW_ACT" width="8" begin="23" end="16" resetval="0x0" description="Transmit Priority Based Flow Control Active (priority 7 down to 0)" range="" rwaccess="R"/>
    <bitfield id="RX_PFC_FLOW_ACT" width="8" begin="15" end="8" resetval="0x0" description="Receive Priority Based Flow Control Active (priority 7 down to 0)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="6" end="6" resetval="0x0" description="External Transmit Flow Control Enable" range="" rwaccess="R"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="5" end="5" resetval="0x0" description="External Receive Flow Control Enable" range="" rwaccess="R"/>
    <bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0x0" description="External GIG mode" range="" rwaccess="R"/>
    <bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="External Fullduplex" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0x0" description="Receive Flow Control Active" range="" rwaccess="R"/>
    <bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0x0" description="Transmit Flow Control Active" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_MAC_SOFT_RESET_REG" acronym="CPSW0_PN_MAC_SOFT_RESET_REG" offset="0x22338" width="32" description="Enet Port N Mac Soft Reset">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_BOFFTEST_REG" acronym="CPSW0_PN_MAC_BOFFTEST_REG" offset="0x2233C" width="32" description="Enet Port N Mac Backoff Test">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PACEVAL" width="5" begin="30" end="26" resetval="0x0" description="Pacing Register Current Value" range="" rwaccess="RW"/>
    <bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0x0" description="Backoff Random Number Generator" range="" rwaccess="RW"/>
    <bitfield id="COLL_COUNT" width="4" begin="15" end="12" resetval="0x0" description="Collision Count" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BACKOFF" width="10" begin="9" end="0" resetval="0x0" description="Backoff Count" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_PN_MAC_RX_PAUSETIMER_REG" acronym="CPSW0_PN_MAC_RX_PAUSETIMER_REG" offset="0x22340" width="32" description="Enet Port N 802.3 Receive Pause Timer">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_RXN_PAUSETIMER_REG_y" acronym="CPSW0_PN_MAC_RXN_PAUSETIMER_REG_y" offset="0x22350" width="32" description="Enet Port N PFC Priority P Rx Pause Timer Offset = 00022350h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_TX_PAUSETIMER_REG" acronym="CPSW0_PN_MAC_TX_PAUSETIMER_REG" offset="0x22370" width="32" description="Enet Port N 802.3 Tx Pause Timer">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="TX Pause Timer Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_TXN_PAUSETIMER_REG_y" acronym="CPSW0_PN_MAC_TXN_PAUSETIMER_REG_y" offset="0x22380" width="32" description="Enet Port N PFC Priority P Tx Pause Timer Offset = 00022380h + (y * 4h); where y = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="TX Pause Timer Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_EMCONTROL_REG" acronym="CPSW0_PN_MAC_EMCONTROL_REG" offset="0x223A0" width="32" description="Enet Port N Emulation Control">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PN_MAC_TX_GAP_REG" acronym="CPSW0_PN_MAC_TX_GAP_REG" offset="0x223A4" width="32" description="Enet Port N Tx Inter Packet Gap">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_GAP" width="16" begin="15" end="0" resetval="0xC" description="Transmit Inter-Packet Gap" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_FETCH_LOC_y" acronym="CPSW0_FETCH_LOC_y" offset="0x32000" width="32" description="These are the RAM locations for one ethernet port Offset = 00032000h + (y * 4h); where y = 0h to 7Fh">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LOC" width="22" begin="21" end="0" resetval="0x0" description="RAM Location" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXGOODFRAMES" acronym="CPSW0_RXGOODFRAMES" offset="0x3A200" width="32" description="Total number of good frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXBROADCASTFRAMES" acronym="CPSW0_RXBROADCASTFRAMES" offset="0x3A204" width="32" description="Total number of good broadcast frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXMULTICASTFRAMES" acronym="CPSW0_RXMULTICASTFRAMES" offset="0x3A208" width="32" description="Total number of good multicast frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXPAUSEFRAMES" acronym="CPSW0_RXPAUSEFRAMES" offset="0x3A20C" width="32" description="Total number of pause frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of pause frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXCRCERRORS" acronym="CPSW0_RXCRCERRORS" offset="0x3A210" width="32" description="Total number of CRC errors frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of CRC errors frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXALIGNCODEERRORS" acronym="CPSW0_RXALIGNCODEERRORS" offset="0x3A214" width="32" description="Total number of alignment/code errors received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of alignment/code errors received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXOVERSIZEDFRAMES" acronym="CPSW0_RXOVERSIZEDFRAMES" offset="0x3A218" width="32" description="Total number of oversized frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of oversized frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXJABBERFRAMES" acronym="CPSW0_RXJABBERFRAMES" offset="0x3A21C" width="32" description="Total number of jabber frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of jabber frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXUNDERSIZEDFRAMES" acronym="CPSW0_RXUNDERSIZEDFRAMES" offset="0x3A220" width="32" description="Total number of undersized frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of undersized frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXFRAGMENTS" acronym="CPSW0_RXFRAGMENTS" offset="0x3A224" width="32" description="Total number of fragmented frames received">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of fragmented frames received" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_DROP" acronym="CPSW0_ALE_DROP" offset="0x3A228" width="32" description="Total number of frames dropped by the ALE">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames dropped by the ALE" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_OVERRUN_DROP" acronym="CPSW0_ALE_OVERRUN_DROP" offset="0x3A22C" width="32" description="Total number of overrun frames dropped by the ALE">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of overrun frames dropped by the ALE" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXOCTETS" acronym="CPSW0_RXOCTETS" offset="0x3A230" width="32" description="Total number of received bytes in good frames">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of received bytes in good frames" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXGOODFRAMES" acronym="CPSW0_TXGOODFRAMES" offset="0x3A234" width="32" description="Total number of good frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXBROADCASTFRAMES" acronym="CPSW0_TXBROADCASTFRAMES" offset="0x3A238" width="32" description="Total number of good broadcast frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXMULTICASTFRAMES" acronym="CPSW0_TXMULTICASTFRAMES" offset="0x3A23C" width="32" description="Total number of good multicast frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXPAUSEFRAMES" acronym="CPSW0_TXPAUSEFRAMES" offset="0x3A240" width="32" description="Total number of pause frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of pause frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXDEFERREDFRAMES" acronym="CPSW0_TXDEFERREDFRAMES" offset="0x3A244" width="32" description="Total number of deferred frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of deferred frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXCOLLISIONFRAMES" acronym="CPSW0_TXCOLLISIONFRAMES" offset="0x3A248" width="32" description="Total number of transmitted frames experiencing a collision">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing a collision" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXSINGLECOLLFRAMES" acronym="CPSW0_TXSINGLECOLLFRAMES" offset="0x3A24C" width="32" description="Total number of transmitted frames experiencing a single collision">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing a single collision" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXMULTCOLLFRAMES" acronym="CPSW0_TXMULTCOLLFRAMES" offset="0x3A250" width="32" description="Total number of transmitted frames experiencing multiple collisions">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing multiple collisions" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXEXCESSIVECOLLISIONS" acronym="CPSW0_TXEXCESSIVECOLLISIONS" offset="0x3A254" width="32" description="Total number of transmitted frames abandoned due to excessive collisions">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames abandoned due to excessive collisions" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXLATECOLLISIONS" acronym="CPSW0_TXLATECOLLISIONS" offset="0x3A258" width="32" description="Total number of transmitted frames abandoned due to a late collision">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames abandoned due to a late collision" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RXIPGERROR" acronym="CPSW0_RXIPGERROR" offset="0x3A25C" width="32" description="Total number of receive inter-packet gap errors (10G only)">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of receive inter-packet gap errors (10G only)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXCARRIERSENSEERRORS" acronym="CPSW0_TXCARRIERSENSEERRORS" offset="0x3A260" width="32" description="Total number of transmitted frames that experienced a carrier loss">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames that experienced a carrier loss" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TXOCTETS" acronym="CPSW0_TXOCTETS" offset="0x3A264" width="32" description="Total number of bytes in all good frames transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes in all good frames transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES64" acronym="CPSW0_OCTETFRAMES64" offset="0x3A268" width="32" description="Total number of 64-byte frames received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of 64-byte frames received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES65T127" acronym="CPSW0_OCTETFRAMES65T127" offset="0x3A26C" width="32" description="Total number of frames of size 65 to 127 bytes received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 65 to 127 bytes received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES128T255" acronym="CPSW0_OCTETFRAMES128T255" offset="0x3A270" width="32" description="Total number of frames of size 128 to 255 bytes received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 128 to 255 bytes received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES256T511" acronym="CPSW0_OCTETFRAMES256T511" offset="0x3A274" width="32" description="Total number of frames of size 256 to 511 bytes received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 256 to 511 bytes received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES512T1023" acronym="CPSW0_OCTETFRAMES512T1023" offset="0x3A278" width="32" description="Total number of frames of size 512 to 1023 bytes received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 512 to 1023 bytes received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_OCTETFRAMES1024TUP" acronym="CPSW0_OCTETFRAMES1024TUP" offset="0x3A27C" width="32" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_NETOCTETS" acronym="CPSW0_NETOCTETS" offset="0x3A280" width="32" description="Total number of bytes received and transmitted">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes received and transmitted" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RX_BOTTOM_OF_FIFO_DROP" acronym="CPSW0_RX_BOTTOM_OF_FIFO_DROP" offset="0x3A284" width="32" description="Receive Bottom of FIFO Drop">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Bottom of FIFO Drop" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PORTMASK_DROP" acronym="CPSW0_PORTMASK_DROP" offset="0x3A288" width="32" description="Total number of dropped frames received due to portmask">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames received due to portmask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RX_TOP_OF_FIFO_DROP" acronym="CPSW0_RX_TOP_OF_FIFO_DROP" offset="0x3A28C" width="32" description="Receive Top of FIFO Drop">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Top of FIFO Drop" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_RATE_LIMIT_DROP" acronym="CPSW0_ALE_RATE_LIMIT_DROP" offset="0x3A290" width="32" description="Total number of dropped frames due to ALE Rate Limiting">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Rate Limiting" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_VID_INGRESS_DROP" acronym="CPSW0_ALE_VID_INGRESS_DROP" offset="0x3A294" width="32" description="Total number of dropped frames due to ALE VID Ingress">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE VID Ingress" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_DA_EQ_SA_DROP" acronym="CPSW0_ALE_DA_EQ_SA_DROP" offset="0x3A298" width="32" description="Total number of dropped frames due to DA=SA">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to DA=SA" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_BLOCK_DROP" acronym="CPSW0_ALE_BLOCK_DROP" offset="0x3A29C" width="32" description="Total number of dropped frames due to ALE Block Mode">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Block Mode" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_SECURE_DROP" acronym="CPSW0_ALE_SECURE_DROP" offset="0x3A2A0" width="32" description="Total number of dropped frames due to ALE Secure Mode">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Secure Mode" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_AUTH_DROP" acronym="CPSW0_ALE_AUTH_DROP" offset="0x3A2A4" width="32" description="Total number of dropped frames due to ALE Authentication">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Authentication" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_UNI" acronym="CPSW0_ALE_UNKN_UNI" offset="0x3A2A8" width="32" description="ALE Receive Unknown Unicast">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_UNI_BCNT" acronym="CPSW0_ALE_UNKN_UNI_BCNT" offset="0x3A2AC" width="32" description="ALE Receive Unknown Unicast Bytecount">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast Bytecount" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_MLT" acronym="CPSW0_ALE_UNKN_MLT" offset="0x3A2B0" width="32" description="ALE Receive Unknown Multicast">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_MLT_BCNT" acronym="CPSW0_ALE_UNKN_MLT_BCNT" offset="0x3A2B4" width="32" description="ALE Receive Unknown Multicast Bytecount">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast Bytecount" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_BRD" acronym="CPSW0_ALE_UNKN_BRD" offset="0x3A2B8" width="32" description="ALE Receive Unknown Broadcast">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_UNKN_BRD_BCNT" acronym="CPSW0_ALE_UNKN_BRD_BCNT" offset="0x3A2BC" width="32" description="ALE Receive Unknown Broadcast Bytecount">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast Bytecount" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_POL_MATCH" acronym="CPSW0_ALE_POL_MATCH" offset="0x3A2C0" width="32" description="ALE Policer Matched">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_POL_MATCH_RED" acronym="CPSW0_ALE_POL_MATCH_RED" offset="0x3A2C4" width="32" description="ALE Policer Matched and Condition Red">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Red" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_POL_MATCH_YELLOW" acronym="CPSW0_ALE_POL_MATCH_YELLOW" offset="0x3A2C8" width="32" description="ALE Policer Matched and Condition Yellow">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Yellow" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TX_MEMORY_PROTECT_ERROR" acronym="CPSW0_TX_MEMORY_PROTECT_ERROR" offset="0x3A37C" width="32" description="Transmit Memory Protect CRC Error">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="8" begin="7" end="0" resetval="0x0" description="Transmit Memory Protect CRC Error" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ENET_PN_TX_PRI_REG_y" acronym="CPSW0_ENET_PN_TX_PRI_REG_y" offset="0x3A380" width="32" description="ENET Port n PRIORITY N Packet Count Offset = 0003A380h + (y * 4h); where y = 0h to 7h">
    <bitfield id="PN_TX_PRIN" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ENET_PN_TX_PRI_BCNT_REG_y" acronym="CPSW0_ENET_PN_TX_PRI_BCNT_REG_y" offset="0x3A3A0" width="32" description="ENET Port n PRIORITY N Packet Byte Count Offset = 0003A3A0h + (y * 4h); where y = 0h to 7h">
    <bitfield id="PN_TX_PRIN_BCNT" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ENET_PN_TX_PRI_DROP_REG_y" acronym="CPSW0_ENET_PN_TX_PRI_DROP_REG_y" offset="0x3A3C0" width="32" description="ENET Port n PRIORITY N Packet Drop Count Offset = 0003A3C0h + (y * 4h); where y = 0h to 7h">
    <bitfield id="PN_TX_PRIN_DROP" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Drop Count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ENET_PN_TX_PRI_DROP_BCNT_REG_y" acronym="CPSW0_ENET_PN_TX_PRI_DROP_BCNT_REG_y" offset="0x3A3E0" width="32" description="ENET Port n PRIORITY N Packet Drop Byte Count Offset = 0003A3E0h + (y * 4h); where y = 0h to 7h">
    <bitfield id="PN_TX_PRIN_DROP_BCNT" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Drop Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_CPTS_CONTROL_REG" acronym="CPSW0_CPTS_CONTROL_REG" offset="0x3D004" width="32" description="Time Sync Control Register">
    <bitfield id="TS_SYNC_SEL" width="4" begin="31" end="28" resetval="0x0" description="TS_SYNC output timestamp counter bit select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HW8_TS_PUSH_EN" width="1" begin="15" end="15" resetval="0x0" description="Hardware push 8 enable" range="" rwaccess="RW"/>
    <bitfield id="HW7_TS_PUSH_EN" width="1" begin="14" end="14" resetval="0x0" description="Hardware push 7 enable" range="" rwaccess="RW"/>
    <bitfield id="HW6_TS_PUSH_EN" width="1" begin="13" end="13" resetval="0x0" description="Hardware push 6 enable" range="" rwaccess="RW"/>
    <bitfield id="HW5_TS_PUSH_EN" width="1" begin="12" end="12" resetval="0x0" description="Hardware push 5 enable" range="" rwaccess="RW"/>
    <bitfield id="HW4_TS_PUSH_EN" width="1" begin="11" end="11" resetval="0x0" description="Hardware push 4 enable" range="" rwaccess="RW"/>
    <bitfield id="HW3_TS_PUSH_EN" width="1" begin="10" end="10" resetval="0x0" description="Hardware push 3 enable" range="" rwaccess="RW"/>
    <bitfield id="HW2_TS_PUSH_EN" width="1" begin="9" end="9" resetval="0x0" description="Hardware push 2 enable" range="" rwaccess="RW"/>
    <bitfield id="HW1_TS_PUSH_EN" width="1" begin="8" end="8" resetval="0x0" description="Hardware push 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_DIR" width="1" begin="7" end="7" resetval="0x0" description="Timestamp PPM Direction" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_TOG" width="1" begin="6" end="6" resetval="0x0" description="Timestamp Compare Toggle mode: 0=TS_COMP is in non-toggle mode, 1=TS_COMP is in toggle mode" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="Timestamp mode" range="" rwaccess="RW"/>
    <bitfield id="SEQUENCE_EN" width="1" begin="4" end="4" resetval="0x0" description="Sequence Enable" range="" rwaccess="RW"/>
    <bitfield id="TSTAMP_EN" width="1" begin="3" end="3" resetval="0x0" description="Host Receive Timestamp Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_POLARITY" width="1" begin="2" end="2" resetval="0x1" description="TS_COMP polarity" range="" rwaccess="RW"/>
    <bitfield id="INT_TEST" width="1" begin="1" end="1" resetval="0x0" description="Interrupt test" range="" rwaccess="RW"/>
    <bitfield id="CPTS_EN" width="1" begin="0" end="0" resetval="0x0" description="Time sync enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_RFTCLK_SEL_REG" acronym="CPSW0_RFTCLK_SEL_REG" offset="0x3D008" width="32" description="Added RFTCLK_SEL Register Bit Field Description RFTCLK Select Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RFTCLK_SEL" width="5" begin="4" end="0" resetval="0x0" description="Reference clock select. This bit field is used to control an external multiplexer that selects one out of 8 clocks for time sync reference. 0h: Selects CPSWHSDIV_CLKOUT2 clock 1h: Selects MAINHSDIV_CLKOUT3 clock 2h: Selects MCU_CPTS0_RFT_CLK I/O pin 3h: Selects CPTS0_RFT_CLK I/O pin 4h: Selects MCU_EXT_REFCLK0 I/O pin 5h: Selects EXT_REFCLK1 I/O pin 6h: Selects PCIE0_TXI0_CLK clock 7h: Selects PCIE1_TXI0_CLK clock The RFTCLK_SEL value can be written only when the [0] CPTS_EN and [3] TSTAMP_EN bits are cleared to zero in the" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_PUSH_REG" acronym="CPSW0_TS_PUSH_REG" offset="0x3D00C" width="32" description="Time Stamp Event Push Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_PUSH" width="1" begin="0" end="0" resetval="0x0" description="Time stamp event push" range="" rwaccess="W"/>
  </register>
  <register id="CPSW0_TS_LOAD_VAL_REG" acronym="CPSW0_TS_LOAD_VAL_REG" offset="0x3D010" width="32" description="Time Stamp Load Low Value Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load low value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_LOAD_EN_REG" acronym="CPSW0_TS_LOAD_EN_REG" offset="0x3D014" width="32" description="Time Stamp Load Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Time stamp load enable" range="" rwaccess="W"/>
  </register>
  <register id="CPSW0_TS_COMP_VAL_REG" acronym="CPSW0_TS_COMP_VAL_REG" offset="0x3D018" width="32" description="Time Stamp Comparison Low Value Register">
    <bitfield id="TS_COMP_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison low value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_COMP_LEN_REG" acronym="CPSW0_TS_COMP_LEN_REG" offset="0x3D01C" width="32" description="Time Stamp Comparison Length Register">
    <bitfield id="TS_COMP_LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_INTSTAT_RAW_REG" acronym="CPSW0_INTSTAT_RAW_REG" offset="0x3D020" width="32" description="Interrupt Status Register Raw">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_RAW" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND_RAW int read (before enable)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_INTSTAT_MASKED_REG" acronym="CPSW0_INTSTAT_MASKED_REG" offset="0x3D024" width="32" description="Interrupt Status Register Masked">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TS_PEND" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt read (after enable)" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_INT_ENABLE_REG" acronym="CPSW0_INT_ENABLE_REG" offset="0x3D028" width="32" description="Interrupt Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_EN" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_COMP_NUDGE_REG" acronym="CPSW0_TS_COMP_NUDGE_REG" offset="0x3D02C" width="32" description="Time Stamp Comparison Nudge Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="This 2s complement number is added to the ts_comp_length value to increase or decrease the TS_COMP length by the nudge amount" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_EVENT_POP_REG" acronym="CPSW0_EVENT_POP_REG" offset="0x3D030" width="32" description="Event Pop Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="EVENT_POP" width="1" begin="0" end="0" resetval="0x0" description="Event pop" range="" rwaccess="W"/>
  </register>
  <register id="CPSW0_EVENT_0_REG" acronym="CPSW0_EVENT_0_REG" offset="0x3D034" width="32" description="Event 0 Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_EVENT_1_REG" acronym="CPSW0_EVENT_1_REG" offset="0x3D038" width="32" description="Event 1 Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PREMPT_QUEUE" width="1" begin="29" end="29" resetval="0x0" description="Prempt QUEUE" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="5" begin="28" end="24" resetval="0x0" description="Port number" range="" rwaccess="R"/>
    <bitfield id="EVENT_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Event type" range="" rwaccess="R"/>
    <bitfield id="MESSAGE_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Message type" range="" rwaccess="R"/>
    <bitfield id="SEQUENCE_ID" width="16" begin="15" end="0" resetval="0x0" description="Sequence ID" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_EVENT_2_REG" acronym="CPSW0_EVENT_2_REG" offset="0x3D03C" width="32" description="Event 2 Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Domain" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_EVENT_3_REG" acronym="CPSW0_EVENT_3_REG" offset="0x3D040" width="32" description="Event 3 Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_TS_LOAD_HIGH_VAL_REG" acronym="CPSW0_TS_LOAD_HIGH_VAL_REG" offset="0x3D044" width="32" description="Time Stamp Load High Value Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load high value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_COMP_HIGH_VAL_REG" acronym="CPSW0_TS_COMP_HIGH_VAL_REG" offset="0x3D048" width="32" description="Time Stamp Comparison High Value Register">
    <bitfield id="TS_COMP_HIGH_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison high value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_ADD_VAL_REG" acronym="CPSW0_TS_ADD_VAL_REG" offset="0x3D04C" width="32" description="TS Add Value Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADD_VAL" width="3" begin="2" end="0" resetval="0x0" description="Add Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_PPM_LOW_VAL_REG" acronym="CPSW0_TS_PPM_LOW_VAL_REG" offset="0x3D050" width="32" description="Time Stamp PPM Low Value Register">
    <bitfield id="TS_PPM_LOW_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp PPM Low value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_PPM_HIGH_VAL_REG" acronym="CPSW0_TS_PPM_HIGH_VAL_REG" offset="0x3D054" width="32" description="Time Stamp PPM High Value Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_HIGH_VAL" width="10" begin="9" end="0" resetval="0x0" description="Time stamp PPM High value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_NUDGE_VAL_REG" acronym="CPSW0_TS_NUDGE_VAL_REG" offset="0x3D058" width="32" description="Time Stamp Nudge Value Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_NUDGE_VAL" width="8" begin="7" end="0" resetval="0x0" description="Time stamp Nudge value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_COMP_LOW_REG_l" acronym="CPSW0_COMP_LOW_REG_l" offset="0x3D0E0" width="32" description="Time Stamp Generate Function Comparison Low Value Offset = 0003D0E0h + (l * 20h); where l = 0h to 1h">
    <bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_COMP_HIGH_REG_l" acronym="CPSW0_COMP_HIGH_REG_l" offset="0x3D0E4" width="32" description="Time Stamp Generate Function Comparison high Value Offset = 0003D0E4h + (l * 20h); where l = 0h to 1h">
    <bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison High Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_CONTROL_REG_l" acronym="CPSW0_CONTROL_REG_l" offset="0x3D0E8" width="32" description="Time Stamp Generate Function Control Offset = 0003D0E8h + (l * 20h); where l = 0h to 1h">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp Generate Function Polarity Invert" range="" rwaccess="RW"/>
    <bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Direction" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LENGTH_REG_l" acronym="CPSW0_LENGTH_REG_l" offset="0x3D0EC" width="32" description="Time Stamp Generate Function Length Value Offset = 0003D0ECh + (l * 20h); where l = 0h to 1h">
    <bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Length Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PPM_LOW_REG_L" acronym="CPSW0_PPM_LOW_REG_L" offset="0x3D0F0" width="32" description="Time Stamp Generate Function PPM Low Value Offset = 0003D0F0h + (l * 20h); where l = 0h to 1h">
    <bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PPM_HIGH_REG_l" acronym="CPSW0_PPM_HIGH_REG_l" offset="0x3D0F4" width="32" description="Time Stamp Generate Function PPM High Value Offset = 0003D0F4h + (l * 20h); where l = 0h to 1h">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp Generate Function PPM High Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_NUDGE_REG_l" acronym="CPSW0_NUDGE_REG_l" offset="0x3D0F8" width="32" description="Time Stamp Generate Function Nudge Value Offset = 0003D0F8h + (l * 20h); where l = 0h to 1h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp Generate Function Nudge Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_COMP_LOW_REG" acronym="CPSW0_COMP_LOW_REG" offset="0x3D200" width="32" description="Time Stamp ESTF Generate Function Comparison Low Value">
    <bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_COMP_HIGH_REG" acronym="CPSW0_COMP_HIGH_REG" offset="0x3D204" width="32" description="Time Stamp ESTF Generate Function Comparison high Value">
    <bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison High Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TS_GENF_CONTROL_REG" acronym="CPSW0_TS_GENF_CONTROL_REG" offset="0x3D208" width="32" description="Time Stamp ESTF Generate Function Control">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp ESTF Generate Function Polarity Invert" range="" rwaccess="RW"/>
    <bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Direction" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_LENGTH_REG" acronym="CPSW0_LENGTH_REG" offset="0x3D20C" width="32" description="Time Stamp ESTF Generate Function Length Value">
    <bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Length Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PPM_LOW_REG" acronym="CPSW0_PPM_LOW_REG" offset="0x3D210" width="32" description="Time Stamp ESTF Generate Function PPM Low Value">
    <bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PPM_HIGH_REG" acronym="CPSW0_PPM_HIGH_REG" offset="0x3D214" width="32" description="Time Stamp ESTF Generate Function PPM High Value">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM High Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_NUDGE_REG" acronym="CPSW0_NUDGE_REG" offset="0x3D218" width="32" description="Time Stamp ESTF Generate Function Nudge Value">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Nudge Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_IDVER_REG" acronym="CPSW0_IDVER_REG" offset="0x3E000" width="32" description="Identification and Version Register">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4E8A" description="Identification value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x4" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x9" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_ALE_STATUS_REG" acronym="CPSW0_ALE_STATUS_REG" offset="0x3E004" width="32" description="Status">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="POLICERS_DIV_8" width="8" begin="15" end="8" resetval="0x1" description="The number of policing entries divided by 8" range="" rwaccess="R"/>
    <bitfield id="ENTRIES_DIV_1024" width="8" begin="7" end="0" resetval="0x40" description="The number of ALE entries in the ALE table divided by 1024" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_ALE_CONTROL_REG" acronym="CPSW0_ALE_CONTROL_REG" offset="0x3E008" width="32" description="Control">
    <bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE Address table" range="" rwaccess="RW"/>
    <bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="28" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DP" width="1" begin="24" end="24" resetval="0x0" description="This field defines the port to which traffic destined will be duplicated to" range="" rwaccess="RW"/>
    <bitfield id="UPD_BW_CTL" width="3" begin="23" end="21" resetval="0x0" description="The upd_bw_ctrl field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="20" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_TOP" width="1" begin="16" end="16" resetval="0x0" description="This field defines the destination port for the mirror traffic" range="" rwaccess="RW"/>
    <bitfield id="REG_UPD_STATIC" width="1" begin="15" end="15" resetval="0x0" description="Reg Update Static" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_NO_LEARN" width="1" begin="13" end="13" resetval="0x0" description="Unknown VLAN No Learn" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MEN" width="1" begin="12" end="12" resetval="0x0" description="Mirror Match Entry Enable" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DEN" width="1" begin="11" end="11" resetval="0x0" description="Mirror Destination Port Enable" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_SEN" width="1" begin="10" end="10" resetval="0x0" description="Mirror Source Port Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UNI_FLOOD_TO_HOST" width="1" begin="8" end="8" resetval="0x0" description="Enable Port 0 Unicast Flood" range="" rwaccess="RW"/>
    <bitfield id="LEARN_NO_VID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID" range="" rwaccess="RW"/>
    <bitfield id="EN_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode" range="" rwaccess="RW"/>
    <bitfield id="BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass" range="" rwaccess="RW"/>
    <bitfield id="RATE_LIMIT_TX" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit Mode" range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_ALE_CONTROL2_REG" acronym="CPSW0_ALE_CONTROL2_REG" offset="0x3E00C" width="32" description="Control 2">
    <bitfield id="TRK_EN_DST" width="1" begin="31" end="31" resetval="0x0" description="Trunk Destination Enable" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SRC" width="1" begin="30" end="30" resetval="0x0" description="Trunk Source Enable" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_PRI" width="1" begin="29" end="29" resetval="0x0" description="Trunk Priority Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_VLAN" width="1" begin="27" end="27" resetval="0x0" description="Trunk VLAN Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SIP" width="1" begin="25" end="25" resetval="0x0" description="Trunk Source IP Address Enable" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_DIP" width="1" begin="24" end="24" resetval="0x0" description="Trunk Destination IP Address Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_BASE" width="3" begin="18" end="16" resetval="0x0" description="Trunk Base" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MIDX" width="6" begin="5" end="0" resetval="0x0" description="Mirror Match Index" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PRESCALE_REG" acronym="CPSW0_PRESCALE_REG" offset="0x3E010" width="32" description="Prescale">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale Register" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_AGING_TIMER_REG" acronym="CPSW0_AGING_TIMER_REG" offset="0x3E014" width="32" description="Aging Timer">
    <bitfield id="PRESCALE_1_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="ALE Prescaler 1 Disable: When set, removes 1,000 from the auto aging multiplier." range="" rwaccess="RW"/>
    <bitfield id="PRESCALE_2_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="ALE Prescaler 2 Disable: When set, removes 1,000 from the auto aging multiplier." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AGING_TIMER" width="24" begin="23" end="0" resetval="0x0" description="ALE Aging Timer: When non-zero, auto-aging is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TABLE_CONTROL_REG" acronym="CPSW0_TABLE_CONTROL_REG" offset="0x3E020" width="32" description="Table Control">
    <bitfield id="WRITE_RDZ" width="1" begin="31" end="31" resetval="0x0" description="Write Bit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_POINTER" width="6" begin="5" end="0" resetval="0x0" description="Table Entry Pointer" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TABLE_WORD2_REG" acronym="CPSW0_TABLE_WORD2_REG" offset="0x3E034" width="32" description="Table Word 2">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_71_64" width="7" begin="6" end="0" resetval="0x0" description="Table Entry Bits 70:64" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TABLE_WORD1_REG" acronym="CPSW0_TABLE_WORD1_REG" offset="0x3E038" width="32" description="Table Word 1">
    <bitfield id="ENTRY_63_32" width="32" begin="31" end="0" resetval="0x0" description="Table Entry Bits 63:32" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_TABLE_WORD0_REG" acronym="CPSW0_TABLE_WORD0_REG" offset="0x3E03C" width="32" description="Table Word 0">
    <bitfield id="ENTRY_31_0" width="32" begin="31" end="0" resetval="0x0" description="Table Entry Bits 31:0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_UNKNOWN_VLAN_REG" acronym="CPSW0_UNKNOWN_VLAN_REG" offset="0x3E090" width="32" description="Unknown VLAN Member List">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LIST" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Member List" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_UNKNOWN_MCAST_FLOOD_REG" acronym="CPSW0_UNKNOWN_MCAST_FLOOD_REG" offset="0x3E094" width="32" description="Unknown VLAN Multicast Flood Mask">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Multicast Flood Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_UNKNOWN_REG_MCAST_FLOOD_REG" acronym="CPSW0_UNKNOWN_REG_MCAST_FLOOD_REG" offset="0x3E098" width="32" description="Unknown VLAN Multicast Flood Mask">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Registered Multicast Flood Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_FORCE_UNTAGGED_EGRESS_REG" acronym="CPSW0_FORCE_UNTAGGED_EGRESS_REG" offset="0x3E09C" width="32" description="Unknown VLAN Force Untagged Egress">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX0_REG" acronym="CPSW0_VLAN_MASK_MUX0_REG" offset="0x3E0C0" width="32" description="VLAN Mask Mux 0 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x3" description="Force Untagged Egress Mask" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX1_REG" acronym="CPSW0_VLAN_MASK_MUX1_REG" offset="0x3E0C4" width="32" description="VLAN Mask Mux 1 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX2_REG" acronym="CPSW0_VLAN_MASK_MUX2_REG" offset="0x3E0C8" width="32" description="VLAN Mask Mux 2 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX3_REG" acronym="CPSW0_VLAN_MASK_MUX3_REG" offset="0x3E0CC" width="32" description="VLAN Mask Mux 3 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX4_REG" acronym="CPSW0_VLAN_MASK_MUX4_REG" offset="0x3E0D0" width="32" description="VLAN Mask Mux 4 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX5_REG" acronym="CPSW0_VLAN_MASK_MUX5_REG" offset="0x3E0D4" width="32" description="VLAN Mask Mux 5 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX6_REG" acronym="CPSW0_VLAN_MASK_MUX6_REG" offset="0x3E0D8" width="32" description="VLAN Mask Mux 6 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_VLAN_MASK_MUX7_REG" acronym="CPSW0_VLAN_MASK_MUX7_REG" offset="0x3E0DC" width="32" description="VLAN Mask Mux 7 Select">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MASK" width="2" begin="1" end="0" resetval="0x0" description="Force Untagged Egress Mask" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_PORT_OUI_REG" acronym="CPSW0_POLICER_PORT_OUI_REG" offset="0x3E100" width="32" description="Specifies the port, frame priority, and OUI address index as well as match enables for port, frame priority, and OUI address matching">
    <bitfield id="PORT_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled port match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="TRUNK_ID" width="1" begin="30" end="30" resetval="0x0" description="When set indicates the port number is a trunk group" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_NUM" width="1" begin="25" end="25" resetval="0x0" description="If enabled, specifies the port address to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="24" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_MEN" width="1" begin="19" end="19" resetval="0x0" description="Enabled frame priority match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="PRI_VAL" width="3" begin="18" end="16" resetval="0x0" description="If enabled, specifies the frame priority to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="OUI_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame OUI address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OUI_INDEX" width="6" begin="5" end="0" resetval="0x0" description="If enabled, specifies the ALE OUI address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_DA_SA_REG" acronym="CPSW0_POLICER_DA_SA_REG" offset="0x3E104" width="32" description="Specifies the match enable/match index for the L2 destination and L2 source addresses">
    <bitfield id="DST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame L2 destination address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="If enabled, specifies the ALE L2 destination address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="SRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame L2 source address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="If enabled, specifies the ALE L2 source address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_VLAN_REG" acronym="CPSW0_POLICER_VLAN_REG" offset="0x3E108" width="32" description="Specifies the match enable/match index for the Outer VLAN and Inner VLAN addresses">
    <bitfield id="OVLAN_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame Outer VLAN address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OVLAN_INDEX" width="6" begin="21" end="16" resetval="0x0" description="If enabled, specifies the ALE Outer VLAN address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="IVLAN_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame Inner VLAN address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IVLAN_INDEX" width="6" begin="5" end="0" resetval="0x0" description="If enabled, specifies the ALE Inner VLAN address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_ETHERTYPE_IPSA_REG" acronym="CPSW0_POLICER_ETHERTYPE_IPSA_REG" offset="0x3E10C" width="32" description="Specifies the match enable/match index for the Ether Type and IP Source address">
    <bitfield id="ETHERTYPE_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame Ether Type match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ETHERTYPE_INDEX" width="6" begin="21" end="16" resetval="0x0" description="If enabled, specifies the ALE Ether Type lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="IPSRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Enabled frame IP Source address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPSRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="If enabled, specifies the ALE IP Source address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_IPDA_REG" acronym="CPSW0_POLICER_IPDA_REG" offset="0x3E110" width="32" description="Specifies the match enable/match index for the IP Destination address">
    <bitfield id="IPDST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Enabled frame IP Destination address match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPDST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="If enabled, specifies the ALE IP Destination address lookup table index to match for the selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_PIR_REG" acronym="CPSW0_POLICER_PIR_REG" offset="0x3E118" width="32" description="Specifies the PIR idle increment value">
    <bitfield id="PRI_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="The number added to the PIR counter every clock cycle. If 0, the PIR counter is disabled and packets will never be marked or processed as RED." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_CIR_REG" acronym="CPSW0_POLICER_CIR_REG" offset="0x3E11C" width="32" description="Specifies the CIR idle increment value">
    <bitfield id="CIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="The number added to the CIR counter every clock cycle. If 0, the CIR counter is disabled." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_TBL_CTL_REG" acronym="CPSW0_POLICER_TBL_CTL_REG" offset="0x3E120" width="32" description="The Policing Table Control is used to read or write the selected policing/classifier entry">
    <bitfield id="WRITE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Setting this bit will write the POLICER_CFG 0-7 to the pol_tbl_index selected policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TBL_INDEX" width="3" begin="2" end="0" resetval="0x0" description="This field specifies the policing/classifier entry to be read or written" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_CTL_REG" acronym="CPSW0_POLICER_CTL_REG" offset="0x3E124" width="32" description="The Control Enables color marking as well as internal ALE packet dropping">
    <bitfield id="POL_EN" width="1" begin="31" end="31" resetval="0x0" description="Enables the policing to color the packets. This also enables red or yellow drop capabilities." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RED_DROP_EN" width="1" begin="29" end="29" resetval="0x0" description="Red Drop Enable" range="" rwaccess="RW"/>
    <bitfield id="YELLOW_DROP_EN" width="1" begin="28" end="28" resetval="0x0" description="Yellow Drop Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="YELLOW_THRESH" width="3" begin="26" end="24" resetval="0x0" description="Yellow Drop Threshold" range="" rwaccess="RW"/>
    <bitfield id="POL_MATCH_MODE" width="2" begin="23" end="22" resetval="0x0" description="Policing Match Mode determines what happens to packets that fail to hit any policing/classifier entry" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="21" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_TEST_CTL_REG" acronym="CPSW0_POLICER_TEST_CTL_REG" offset="0x3E128" width="32" description="The Policing Test Control enables the ability to determine which policing entry has been hit and whether they reported a red or yellow rate condition">
    <bitfield id="POL_CLR" width="1" begin="31" end="31" resetval="0x0" description="Policer Clear - This bit clears all the policer/classifier hit bits (policer_hit, policer_hit_red, and policer_hit_yellow bits for all policer/classifiers)" range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_RED" width="1" begin="30" end="30" resetval="0x0" description="Policer Clear RED - This bit clears all policer/classifier RED hit bits (policer_hit_red for all policer/classifiers)" range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_YELLOW" width="1" begin="29" end="29" resetval="0x0" description="Policer Clear YELLOW - This bit clears all policer/classifier YELLOW hit bits (policer_hit_yellow for all policer/classifiers)" range="" rwaccess="RW"/>
    <bitfield id="POL_CLR_SELECTED" width="1" begin="28" end="28" resetval="0x0" description="Policer Clear Selected - This bit clears the selected policer/classifier policer_hit, policer_hit_red, and policer_hit_yellow bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="27" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TEST_ENTRY" width="3" begin="2" end="0" resetval="0x0" description="Policer Test Entry Pointer - This field selects the policer/classifier entry that will have hit bits read or written" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_POLICER_HIT_STATUS_REG" acronym="CPSW0_POLICER_HIT_STATUS_REG" offset="0x3E12C" width="32" description="The policing hit status is a read only register that reads the hit bits of the selected policing/classifier">
    <bitfield id="POL_HIT" width="1" begin="31" end="31" resetval="0x0" description="This indicates that the selected policing/classifier via the pol_test_index field has been hit by a packet seen on any port that matches the policing/classifier entry match." range="" rwaccess="R"/>
    <bitfield id="POL_HIT_RED" width="1" begin="30" end="30" resetval="0x0" description="This indicates that the selected policing/classifier via the pol_test_index field has been hit during a RED condition by a packet seen on any port that matches the policing/classifier entry match." range="" rwaccess="R"/>
    <bitfield id="POL_HIT_YELLOW" width="1" begin="29" end="29" resetval="0x0" description="This indicates that the selected policing/classifier via the pol_test_index field has been hit during a YELLOW condition by a packet seen on any port that matches the policing/classifier entry match." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="28" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="CPSW0_THREAD_DEF_REG" acronym="CPSW0_THREAD_DEF_REG" offset="0x3E134" width="32" description="The THREAD Mapping Default Value register is used to set the default thread ID when no classifier is matched">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="This field is the read or written enable for the Default Thread ID. When set, the switch will use the def_thread_val for the default thread ID if no classifier is matched. If clear, the switch will generate its own thread ID based on port and priority if there is no classifier match." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="This field is the read or written default thread ID value that is used for host traffic." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_THREAD_CTL_REG" acronym="CPSW0_THREAD_CTL_REG" offset="0x3E138" width="32" description="The THREAD Mapping Control register allows the highest matched classifier to return a particular thread ID for traffic sent to the host">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTRY_PTR" width="3" begin="2" end="0" resetval="0x0" description="Policer Thread Entry Pointer." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_THREAD_VAL_REG" acronym="CPSW0_THREAD_VAL_REG" offset="0x3E13C" width="32" description="The THREAD Mapping Value register is used to set the thread ID for a particular classifier entry">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0x0" description="This field is the read or written enable for the Thread ID. When set, the switch will use the thread_val for the particular classifier match. If clear, the switch will generate its own thread ID based on port and priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="This field is the read or written thread ID value that is used to map a classifier hit to thread ID for host traffic." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW0_PORT_CONTROL_REG_y" acronym="CPSW0_PORT_CONTROL_REG_y" offset="0xEE040" width="32" description="Port N Control Offset = 0003E040h + (y * 4h); where y = 0h to 1h">
    <bitfield id="BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit" range="" rwaccess="RW"/>
    <bitfield id="MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit" range="" rwaccess="RW"/>
    <bitfield id="DROP_DBL_VLAN" width="1" begin="15" end="15" resetval="0x0" description="DROP Double VLAN" range="" rwaccess="RW"/>
    <bitfield id="DROP_DUAL_VLAN" width="1" begin="14" end="14" resetval="0x0" description="DROP Dual VLAN" range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY_CAF" width="1" begin="13" end="13" resetval="0x0" description="MAC Only Copy All Frames" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_AUTH_MODE" width="1" begin="12" end="12" resetval="0x0" description="Disable MAC Authorization Mode" range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY" width="1" begin="11" end="11" resetval="0x0" description="MAC Only Mode" range="" rwaccess="RW"/>
    <bitfield id="TRUNK_EN" width="1" begin="10" end="10" resetval="0x0" description="Trunk Enable" range="" rwaccess="RW"/>
    <bitfield id="TRUNK_NUMBER" width="2" begin="9" end="8" resetval="0x0" description="Trunk Number" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_SP" width="1" begin="7" end="7" resetval="0x0" description="Mirror Source Port Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update" range="" rwaccess="RW"/>
    <bitfield id="NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn Mode" range="" rwaccess="RW"/>
    <bitfield id="VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN ID Ingress Check" range="" rwaccess="RW"/>
    <bitfield id="DROP_UNTAGGED" width="1" begin="2" end="2" resetval="0x0" description="Drop Untagged Packets" range="" rwaccess="RW"/>
    <bitfield id="PORT_STATE" width="2" begin="1" end="0" resetval="0x0" description="Port State" range="" rwaccess="RW"/>
  </register>
</module>
