[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4550 ]
[d frameptr 4065 ]
"34 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _ATC ATC `(v  1 e 0 0 ]
"40
[v _resetBT resetBT `(v  1 e 0 0 ]
"47
[v _modoAttention modoAttention `(v  1 e 0 0 ]
"59
[v _modoNormal modoNormal `(v  1 e 0 0 ]
"68
[v _configBR6 configBR6 `(v  1 e 0 0 ]
"80
[v _bt_ini bt_ini `(v  1 e 0 0 ]
"159
[v _send_hex send_hex `(v  1 e 0 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\abdiv.c
[v ___abdiv __abdiv `(c  1 e 1 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\abmod.c
[v ___abmod __abmod `(c  1 e 1 0 ]
"31 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\abtofl.c
[v ___abtofl __abtofl `(d  1 e 3 0 ]
"33 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\abtoft.c
[v ___abtoft __abtoft `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\almod.c
[v ___almod __almod `(l  1 e 4 0 ]
"36 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\altofl.c
[v ___altofl __altofl `(d  1 e 3 0 ]
"42 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\altoft.c
[v ___altoft __altoft `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\atdiv.c
[v ___atdiv __atdiv `(m  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\atmod.c
[v ___atmod __atmod `(m  1 e 3 0 ]
"37 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\attofl.c
[v ___attofl __attofl `(d  1 e 3 0 ]
"37 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\attoft.c
[v ___attoft __attoft `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"31 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\awtofl.c
[v ___awtofl __awtofl `(d  1 e 3 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\awtoft.c
[v ___awtoft __awtoft `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\bmul.c
[v ___bmul __bmul `(uc  1 e 1 0 ]
"63 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\double.c
[v ___flpack __flpack `(d  1 e 3 0 ]
"88 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\fladd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"49 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\fldiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\flge.c
[v ___flge __flge `(b  1 e 0 0 ]
"50 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\flmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\flneg.c
[v ___flneg __flneg `(d  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\flsub.c
[v ___flsub __flsub `(d  1 e 3 0 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"49 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftge.c
[v ___ftge __ftge `(b  1 e 0 0 ]
"51 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftneg.c
[v ___ftneg __ftneg `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\fttol.c
[v ___fttol __fttol `(l  1 e 4 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lbdiv.c
[v ___lbdiv __lbdiv `(uc  1 e 1 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lbmod.c
[v ___lbmod __lbmod `(uc  1 e 1 0 ]
"27 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lbtofl.c
[v ___lbtofl __lbtofl `(d  1 e 3 0 ]
"27 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lbtoft.c
[v ___lbtoft __lbtoft `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\llmod.c
[v ___llmod __llmod `(ul  1 e 4 0 ]
"30 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lltofl.c
[v ___lltofl __lltofl `(d  1 e 3 0 ]
"35 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lltoft.c
[v ___lltoft __lltoft `(f  1 e 3 0 ]
"9 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lmul.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ltdiv.c
[v ___ltdiv __ltdiv `(um  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\ltmod.c
[v ___ltmod __ltmod `(um  1 e 3 0 ]
"30 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lttofl.c
[v ___lttofl __lttofl `(d  1 e 3 0 ]
"30 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lttoft.c
[v ___lttoft __lttoft `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwtofl.c
[v ___lwtofl __lwtofl `(d  1 e 3 0 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwtoft.c
[v ___lwtoft __lwtoft `(f  1 e 3 0 ]
"9 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\tmul.c
[v ___tmul __tmul `(um  1 e 3 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\wmul.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asfladd.c
[v ___asfladd __asfladd `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asfldiv.c
[v ___asfldiv __asfldiv `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asflmul.c
[v ___asflmul __asflmul `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asflsub.c
[v ___asflsub __asflsub `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asftadd.c
[v ___asftadd __asftadd `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asftdiv.c
[v ___asftdiv __asftdiv `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asftmul.c
[v ___asftmul __asftmul `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\asftsub.c
[v ___asftsub __asftsub `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\aslmul.c
[v ___aslmul __aslmul `(ul  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\d1ktcyx.c
[v _Delay1KTCYx Delay1KTCYx `(v  1 e 0 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\plib\USART\uread.c
[v _ReadUSART ReadUSART `(uc  1 e 1 0 ]
"26 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\main.c
[v _interrupcao interrupcao `II(v  1 e 0 0 ]
"71
[v _main main `(v  1 e 0 0 ]
"68 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _habilita_interrupcao habilita_interrupcao `(v  1 e 0 0 ]
"86
[v _portaA_saida portaA_saida `(v  1 e 0 0 ]
"87
[v _portaB_saida portaB_saida `(v  1 e 0 0 ]
"88
[v _portaC_saida portaC_saida `(v  1 e 0 0 ]
"90
[v _portaA_entrada portaA_entrada `(v  1 e 0 0 ]
"91
[v _portaB_entrada portaB_entrada `(v  1 e 0 0 ]
"92
[v _portaC_entrada portaC_entrada `(v  1 e 0 0 ]
"165
[v _habilita_wdt habilita_wdt `(v  1 e 0 0 ]
"167
[v _limpaflag_wdt limpaflag_wdt `(v  1 e 0 0 ]
"169
[v _nivel_alto nivel_alto `(v  1 e 0 0 ]
[v i2_nivel_alto nivel_alto `(v  1 e 0 0 ]
"199
[v _nivel_baixo nivel_baixo `(v  1 e 0 0 ]
[v i2_nivel_baixo nivel_baixo `(v  1 e 0 0 ]
"228
[v _inverte_saida inverte_saida `(v  1 e 0 0 ]
[v i2_inverte_saida inverte_saida `(v  1 e 0 0 ]
"257
[v _saida_pino saida_pino `(v  1 e 0 0 ]
"284
[v _tempo_us tempo_us `(v  1 e 0 0 ]
"290
[v _tempo_ms tempo_ms `(v  1 e 0 0 ]
"311
[v _habilita_canal_AD habilita_canal_AD `(v  1 e 0 0 ]
"315
[v _le_AD8bits le_AD8bits `(i  1 e 2 0 ]
"334
[v _le_AD10bits le_AD10bits `(ui  1 e 2 0 ]
"352
[v _multiplica_timer16bits multiplica_timer16bits `(v  1 e 0 0 ]
"388
[v _tempo_timer16bits tempo_timer16bits `(v  1 e 0 0 ]
"398
[v _timer0_ms timer0_ms `(v  1 e 0 0 ]
"412
[v _escreve_eeprom escreve_eeprom `(v  1 e 0 0 ]
"425
[v _le_eeprom le_eeprom `(uc  1 e 1 0 ]
"435
[v _clock_int_48MHz clock_int_48MHz `(v  1 e 0 0 ]
"446
[v _taxa_serial taxa_serial `(v  1 e 0 0 ]
"460
[v _serial_putc serial_putc `(v  1 e 0 0 ]
"466
[v _swputc swputc `(v  1 e 0 0 ]
"471
[v _sputc sputc `(v  1 e 0 0 ]
"478
[v _sendrw sendrw `(v  1 e 0 0 ]
"482
[v _sendr sendr `(v  1 e 0 0 ]
"486
[v _sendsw sendsw `(v  1 e 0 0 ]
"490
[v _sends sends `(v  1 e 0 0 ]
"493
[v _sendnum sendnum `(v  1 e 0 0 ]
"510
[v _SetaPWM1 SetaPWM1 `(v  1 e 0 0 ]
"525
[v _SetaPWM2 SetaPWM2 `(v  1 e 0 0 ]
"13 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _chegou chegou `s  1 e 2 0 ]
[v _c c `s  1 e 2 0 ]
[v _flagb flagb `s  1 e 2 0 ]
[v _flagc flagc `s  1 e 2 0 ]
"14
[v _comand comand `[30]uc  1 e 30 0 ]
[v _z z `uc  1 e 1 0 ]
[v _y y `uc  1 e 1 0 ]
"15
[v _G G `uc  1 e 1 0 ]
[v _ru ru `uc  1 e 1 0 ]
[v _po po `uc  1 e 1 0 ]
[v _e e `uc  1 e 1 0 ]
[v _Fe Fe `uc  1 e 1 0 ]
[v _rr rr `uc  1 e 1 0 ]
"17
[v _icg icg `C[9]uc  1 e 9 0 ]
"18
[v _icp icp `C[3]uc  1 e 3 0 ]
"19
[v _icr icr `C[9]uc  1 e 9 0 ]
"20
[v _icb icb `C[9]uc  1 e 9 0 ]
"21
[v _icm icm `C[15]uc  1 e 15 0 ]
"22
[v _icn icn `C[17]uc  1 e 17 0 ]
"23
[v _icgs icgs `C[20]uc  1 e 20 0 ]
"24
[v _icms icms `C[19]uc  1 e 19 0 ]
"25
[v _icrs icrs `C[11]uc  1 e 11 0 ]
"26
[v _atc atc `C[5]uc  1 e 5 0 ]
[s S587 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"2616 C:\Program Files (x86)\Microchip\xc8\v1.31\include\pic18f4550.h
[s S623 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S631 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S637 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S640 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S643 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S646 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S648 . 1 `S587 1 . 1 0 `S623 1 . 1 0 `S631 1 . 1 0 `S637 1 . 1 0 `S640 1 . 1 0 `S643 1 . 1 0 `S646 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES648  1 e 1 @3968 ]
[s S700 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"2755
[s S740 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S748 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S751 . 1 `S700 1 . 1 0 `S740 1 . 1 0 `S748 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES751  1 e 1 @3969 ]
[s S816 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"2883
[s S825 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S832 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S839 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S845 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S848 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S851 . 1 `S816 1 . 1 0 `S825 1 . 1 0 `S832 1 . 1 0 `S839 1 . 1 0 `S842 1 . 1 0 `S845 1 . 1 0 `S848 1 . 1 0 ]
[v _PORTCbits PORTCbits `VES851  1 e 1 @3970 ]
[s S905 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"3018
[s S945 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S954 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S957 . 1 `S905 1 . 1 0 `S945 1 . 1 0 `S954 1 . 1 0 ]
[v _PORTDbits PORTDbits `VES957  1 e 1 @3971 ]
[s S1332 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
"3209
[s S1339 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S1343 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1346 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1349 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1352 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1358 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1361 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1367 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1373 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1376 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1379 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1382 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1385 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1387 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1389 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1392 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1395 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1398 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1401 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1404 . 1 `S1332 1 . 1 0 `S1339 1 . 1 0 `S1343 1 . 1 0 `S1346 1 . 1 0 `S1349 1 . 1 0 `S1352 1 . 1 0 `S1355 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 `S1367 1 . 1 0 `S1370 1 . 1 0 `S1373 1 . 1 0 `S1376 1 . 1 0 `S1379 1 . 1 0 `S1382 1 . 1 0 `S1385 1 . 1 0 `S1387 1 . 1 0 `S1389 1 . 1 0 `S1392 1 . 1 0 `S1395 1 . 1 0 `S1398 1 . 1 0 `S1401 1 . 1 0 ]
[v _PORTEbits PORTEbits `VES1404  1 e 1 @3972 ]
"3358
[v _LATA LATA `VEuc  1 e 1 @3977 ]
"3493
[v _LATB LATB `VEuc  1 e 1 @3978 ]
"3625
[v _LATC LATC `VEuc  1 e 1 @3979 ]
"3974
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
[s S579 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
"4004
[u S595 . 1 `S579 1 . 1 0 `S587 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES595  1 e 1 @3986 ]
"4171
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
[s S482 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"4203
[s S491 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S500 . 1 `S482 1 . 1 0 `S491 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES500  1 e 1 @3987 ]
"4392
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
[s S777 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"4424
[s S784 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S791 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S794 . 1 `S777 1 . 1 0 `S784 1 . 1 0 `S791 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES794  1 e 1 @3988 ]
"4595
[v _TRISDbits TRISDbits `VES500  1 e 1 @3989 ]
[s S212 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
"4972
[s S221 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S224 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S227 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S230 . 1 `S212 1 . 1 0 `S221 1 . 1 0 `S224 1 . 1 0 `S227 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES230  1 e 1 @3997 ]
"5060
[v _PIR1bits PIR1bits `VES230  1 e 1 @3998 ]
"5148
[v _IPR1bits IPR1bits `VES230  1 e 1 @3999 ]
[s S348 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"5228
[s S357 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S360 . 1 `S348 1 . 1 0 `S357 1 . 1 0 ]
[v _PIE2bits PIE2bits `VES360  1 e 1 @4000 ]
"5417
[v _EECON1 EECON1 `VEuc  1 e 1 @4006 ]
[s S1112 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"5438
[s S1121 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S1124 . 1 `S1112 1 . 1 0 `S1121 1 . 1 0 ]
[v _EECON1bits EECON1bits `VES1124  1 e 1 @4006 ]
"5482
[v _EECON2 EECON2 `VEuc  1 e 1 @4007 ]
"5488
[v _EEDATA EEDATA `VEuc  1 e 1 @4008 ]
"5494
[v _EEADR EEADR `VEuc  1 e 1 @4009 ]
"5500
[v _RCSTA RCSTA `VEuc  1 e 1 @4011 ]
[s S1855 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"5541
[s S1864 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S1867 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[s S1870 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S1873 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S1876 . 1 `uc 1 RCD8 1 0 :1:0 
]
[u S1878 . 1 `S1855 1 . 1 0 `S1864 1 . 1 0 `S1867 1 . 1 0 `S1870 1 . 1 0 `S1873 1 . 1 0 `S1876 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES1878  1 e 1 @4011 ]
"5709
[v _TXSTA TXSTA `VEuc  1 e 1 @4012 ]
[s S1146 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"5769
[s S1155 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S1158 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S1161 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S1164 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S1167 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S1170 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S1173 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S1175 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[s S1178 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S1181 . 1 `uc 1 TXD8 1 0 :1:0 
]
[u S1183 . 1 `S1146 1 . 1 0 `S1155 1 . 1 0 `S1158 1 . 1 0 `S1161 1 . 1 0 `S1164 1 . 1 0 `S1167 1 . 1 0 `S1170 1 . 1 0 `S1173 1 . 1 0 `S1175 1 . 1 0 `S1178 1 . 1 0 `S1181 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES1183  1 e 1 @4012 ]
"6006
[v _TXREG TXREG `VEuc  1 e 1 @4013 ]
"6017
[v _RCREG RCREG `VEuc  1 e 1 @4014 ]
"6028
[v _SPBRG SPBRG `VEuc  1 e 1 @4015 ]
"6039
[v _SPBRGH SPBRGH `VEuc  1 e 1 @4016 ]
[s S376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"6088
[s S379 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S387 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S393 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S396 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S402 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S405 . 1 `S376 1 . 1 0 `S379 1 . 1 0 `S387 1 . 1 0 `S393 1 . 1 0 `S396 1 . 1 0 `S399 1 . 1 0 `S402 1 . 1 0 ]
[v _T3CONbits T3CONbits `VES405  1 e 1 @4017 ]
"6173
[v _TMR3L TMR3L `VEuc  1 e 1 @4018 ]
"6179
[v _TMR3H TMR3H `VEuc  1 e 1 @4019 ]
"6662
[v _BAUDCON BAUDCON `VEuc  1 e 1 @4024 ]
[s S1234 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"6698
[s S1243 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S1248 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S1251 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S1254 . 1 `S1234 1 . 1 0 `S1243 1 . 1 0 `S1248 1 . 1 0 `S1251 1 . 1 0 ]
[v _BAUDCONbits BAUDCONbits `VES1254  1 e 1 @4024 ]
"6841
[v _CCP2CON CCP2CON `VEuc  1 e 1 @4026 ]
"6910
[v _CCPR2L CCPR2L `VEuc  1 e 1 @4027 ]
"6922
[v _CCP1CON CCP1CON `VEuc  1 e 1 @4029 ]
"7089
[v _CCPR1L CCPR1L `VEuc  1 e 1 @4030 ]
"7101
[v _ADCON2 ADCON2 `VEuc  1 e 1 @4032 ]
[s S1000 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"7122
[s S1005 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S1012 . 1 `S1000 1 . 1 0 `S1005 1 . 1 0 ]
[v _ADCON2bits ADCON2bits `VES1012  1 e 1 @4032 ]
"7171
[v _ADCON1 ADCON1 `VEuc  1 e 1 @4033 ]
"7261
[v _ADCON0 ADCON0 `VEuc  1 e 1 @4034 ]
[s S1028 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"7309
[s S1031 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S1038 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S1045 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S1048 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S1051 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S1054 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S1057 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S1060 . 1 `S1028 1 . 1 0 `S1031 1 . 1 0 `S1028 1 . 1 0 `S1038 1 . 1 0 `S1045 1 . 1 0 `S1048 1 . 1 0 `S1051 1 . 1 0 `S1054 1 . 1 0 `S1057 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES1060  1 e 1 @4034 ]
"7383
[v _ADRES ADRES `VEus  1 e 2 @4035 ]
"7395
[v _ADRESH ADRESH `VEuc  1 e 1 @4036 ]
"7809
[v _T2CON T2CON `VEuc  1 e 1 @4042 ]
[s S307 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"7837
[s S311 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S319 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S325 . 1 `S307 1 . 1 0 `S311 1 . 1 0 `S319 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES325  1 e 1 @4042 ]
"7906
[v _PR2 PR2 `VEuc  1 e 1 @4043 ]
[s S254 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"8056
[s S257 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S265 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S271 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S274 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S277 . 1 `S254 1 . 1 0 `S257 1 . 1 0 `S265 1 . 1 0 `S271 1 . 1 0 `S274 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES277  1 e 1 @4045 ]
"8131
[v _TMR1L TMR1L `VEuc  1 e 1 @4046 ]
"8137
[v _TMR1H TMR1H `VEuc  1 e 1 @4047 ]
[s S21 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"8192
[s S23 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S26 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S29 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S32 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S35 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S44 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S47 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S55 . 1 `S21 1 . 1 0 `S23 1 . 1 0 `S26 1 . 1 0 `S29 1 . 1 0 `S32 1 . 1 0 `S35 1 . 1 0 `S44 1 . 1 0 `S47 1 . 1 0 ]
[v _RCONbits RCONbits `VES55  1 e 1 @4048 ]
[s S567 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
"8304
[s S569 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S571 . 1 `S567 1 . 1 0 `S569 1 . 1 0 ]
[v _WDTCONbits WDTCONbits `VES571  1 e 1 @4049 ]
"8669
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
[s S186 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"8689
[s S193 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S197 . 1 `S186 1 . 1 0 `S193 1 . 1 0 ]
[v _T0CONbits T0CONbits `VES197  1 e 1 @4053 ]
"8744
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"8750
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
"9017
[v _INTCON3bits INTCON3bits `VES500  1 e 1 @4080 ]
[s S443 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"9108
[s S446 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S455 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S460 . 1 `S443 1 . 1 0 `S446 1 . 1 0 `S455 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES460  1 e 1 @4081 ]
[s S99 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"9209
[s S108 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S117 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S126 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S135 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S139 . 1 `S99 1 . 1 0 `S108 1 . 1 0 `S117 1 . 1 0 `S126 1 . 1 0 `S135 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES139  1 e 1 @4082 ]
[s S1838 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"5 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\plib\USART\udefs.c
[u S1844 USART 1 `uc 1 val 1 0 `S1838 1 . 1 0 ]
[v _USART_Status USART_Status `S1844  1 e 1 0 ]
"16 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\main.c
[v _valor valor `uc  1 e 1 0 ]
[v _valorbcd valorbcd `uc  1 e 1 0 ]
[v _endereco endereco `uc  1 e 1 0 ]
[v _numquant numquant `uc  1 e 1 0 ]
[v _temp temp `uc  1 e 1 0 ]
"17
[v _n n `uc  1 e 1 0 ]
[v _m m `uc  1 e 1 0 ]
[v _ind ind `uc  1 e 1 0 ]
"18
[v _envia envia `s  1 e 2 0 ]
"19
[v _i i `ui  1 e 2 0 ]
[v _w w `ui  1 e 2 0 ]
[v _time time `ui  1 e 2 0 ]
[v _temperatura temperatura `ui  1 e 2 0 ]
"20
[v _incrementa incrementa `ul  1 e 4 0 ]
"22
[v _flag flag `s  1 e 2 0 ]
[v _flagstart flagstart `s  1 e 2 0 ]
[v _flagNM flagNM `s  1 e 2 0 ]
[v _vorbei vorbei `s  1 e 2 0 ]
"23
[v _comando comando `[30]uc  1 e 30 0 ]
[v _c1 c1 `uc  1 e 1 0 ]
"35 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _R R `ui  1 e 2 0 ]
"36
[v _REG REG `uc  1 e 1 0 ]
[v _REGad REGad `uc  1 e 1 0 ]
"37
[v _k k `uc  1 e 1 0 ]
"71 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\main.c
[v _main main `(v  1 e 0 0 ]
{
"112
} 0
"446 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _taxa_serial taxa_serial `(v  1 e 0 0 ]
{
"447
[v taxa_serial@baud_sanusb baud_sanusb `ul  1 a 4 12 ]
"446
[v taxa_serial@taxa taxa `ul  1 p 4 0 ]
"458
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
{
"11
[v ___lldiv@quotient quotient `ul  1 a 4 29 ]
"12
[v ___lldiv@counter counter `uc  1 a 1 33 ]
"8
[v ___lldiv@dividend dividend `ul  1 p 4 20 ]
[v ___lldiv@divisor divisor `ul  1 p 4 24 ]
"31
} 0
"478 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _sendrw sendrw `(v  1 e 0 0 ]
{
[v sendrw@st st `*.25uc  1 p 2 21 ]
"480
} 0
"493
[v _sendnum sendnum `(v  1 e 0 0 ]
{
[v sendnum@sannum sannum `ui  1 p 2 13 ]
"508
} 0
"466
[v _swputc swputc `(v  1 e 0 0 ]
{
[v swputc@c c `uc  1 a 1 wreg ]
[v swputc@c c `uc  1 a 1 wreg ]
[v swputc@c c `uc  1 a 1 20 ]
"470
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 12 ]
"8
[v ___lwmod@dividend dividend `ui  1 p 2 7 ]
[v ___lwmod@divisor divisor `ui  1 p 2 9 ]
"26
} 0
"334 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _le_AD10bits le_AD10bits `(ui  1 e 2 0 ]
{
[v le_AD10bits@conv conv `uc  1 a 1 wreg ]
[v le_AD10bits@conv conv `uc  1 a 1 wreg ]
[v le_AD10bits@conv conv `uc  1 a 1 32 ]
"350
} 0
"68
[v _habilita_interrupcao habilita_interrupcao `(v  1 e 0 0 ]
{
[v habilita_interrupcao@tipo tipo `ui  1 p 2 20 ]
"82
} 0
"311
[v _habilita_canal_AD habilita_canal_AD `(v  1 e 0 0 ]
{
[v habilita_canal_AD@canal canal `uc  1 a 1 wreg ]
[v habilita_canal_AD@canal canal `uc  1 a 1 wreg ]
[v habilita_canal_AD@canal canal `uc  1 a 1 20 ]
"314
} 0
"435
[v _clock_int_48MHz clock_int_48MHz `(v  1 e 0 0 ]
{
"443
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 5 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 4 ]
"8
[v ___lwdiv@dividend dividend `ui  1 p 2 0 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 2 ]
"31
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
{
"11
[v ___awmod@sign sign `uc  1 a 1 26 ]
[v ___awmod@counter counter `uc  1 a 1 25 ]
"8
[v ___awmod@dividend dividend `i  1 p 2 20 ]
[v ___awmod@divisor divisor `i  1 p 2 22 ]
"35
} 0
"80 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _bt_ini bt_ini `(v  1 e 0 0 ]
{
"154
} 0
"425 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _le_eeprom le_eeprom `(uc  1 e 1 0 ]
{
[v le_eeprom@endereco endereco `uc  1 a 1 wreg ]
[v le_eeprom@endereco endereco `uc  1 a 1 wreg ]
"427
[v le_eeprom@endereco endereco `uc  1 a 1 20 ]
"433
} 0
"412
[v _escreve_eeprom escreve_eeprom `(v  1 e 0 0 ]
{
[v escreve_eeprom@endereco endereco `uc  1 a 1 wreg ]
[v escreve_eeprom@endereco endereco `uc  1 a 1 wreg ]
[v escreve_eeprom@dado dado `uc  1 p 1 20 ]
"414
[v escreve_eeprom@endereco endereco `uc  1 a 1 21 ]
"423
} 0
"68 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _configBR6 configBR6 `(v  1 e 0 0 ]
{
"76
} 0
"59
[v _modoNormal modoNormal `(v  1 e 0 0 ]
{
"66
} 0
"40
[v _resetBT resetBT `(v  1 e 0 0 ]
{
"45
} 0
"199 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _nivel_baixo nivel_baixo `(v  1 e 0 0 ]
{
[v nivel_baixo@pino pino `ui  1 p 2 20 ]
"227
} 0
"47 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _modoAttention modoAttention `(v  1 e 0 0 ]
{
"57
} 0
"169 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _nivel_alto nivel_alto `(v  1 e 0 0 ]
{
[v nivel_alto@pino pino `ui  1 p 2 20 ]
"198
} 0
"34 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\bt_usb.h
[v _ATC ATC `(v  1 e 0 0 ]
{
"39
} 0
"290 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _tempo_ms tempo_ms `(v  1 e 0 0 ]
{
"291
[v tempo_ms@k k `ui  1 a 2 28 ]
"290
[v tempo_ms@i i `ui  1 p 2 26 ]
"296
} 0
"3 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\common\wmul.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"5
[v ___wmul@product product `ui  1 a 2 24 ]
"3
[v ___wmul@multiplier multiplier `ui  1 p 2 20 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 22 ]
"41
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\d1ktcyx.c
[v _Delay1KTCYx Delay1KTCYx `(v  1 e 0 0 ]
{
[v Delay1KTCYx@unit unit `uc  1 a 1 wreg ]
[v Delay1KTCYx@unit unit `uc  1 a 1 wreg ]
[v Delay1KTCYx@unit unit `uc  1 a 1 20 ]
"13
} 0
"482 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v _sendr sendr `(v  1 e 0 0 ]
{
[v sendr@st st `*.25uc  1 p 2 23 ]
"484
} 0
"471
[v _sputc sputc `(v  1 e 0 0 ]
{
[v sputc@c c `uc  1 a 1 wreg ]
[v sputc@c c `uc  1 a 1 wreg ]
[v sputc@c c `uc  1 a 1 22 ]
"475
} 0
"228
[v _inverte_saida inverte_saida `(v  1 e 0 0 ]
{
[v inverte_saida@pino pino `ui  1 p 2 20 ]
"256
} 0
"26 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\main.c
[v _interrupcao interrupcao `II(v  1 e 0 0 ]
{
"69
} 0
"199 C:\Users\Sandro\Dropbox\Public\SanUSBLE\MPLABX\Projeto1XC8.X\SanUSB48X.h
[v i2_nivel_baixo nivel_baixo `(v  1 e 0 0 ]
{
[v i2nivel_baixo@pino pino `ui  1 p 2 0 ]
"227
} 0
"169
[v i2_nivel_alto nivel_alto `(v  1 e 0 0 ]
{
[v i2nivel_alto@pino pino `ui  1 p 2 0 ]
"198
} 0
"228
[v i2_inverte_saida inverte_saida `(v  1 e 0 0 ]
{
[v i2inverte_saida@pino pino `ui  1 p 2 0 ]
"256
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.31\sources\pic18\plib\USART\uread.c
[v _ReadUSART ReadUSART `(uc  1 e 1 0 ]
{
"17
[v ReadUSART@data data `uc  1 a 1 0 ]
"37
} 0
