{
  "design": {
    "design_info": {
      "boundary_crc": "0x4B8449ED6EFB46D2",
      "device": "xc7z020clg484-1",
      "name": "fourier_bram",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axiBramCtrlLeft": "",
      "axiSmc": "",
      "rstAxi": "",
      "rstRTL": "",
      "blkMemGenLeft": "",
      "blkMemGenRight": "",
      "axiBramCtrlRight": "",
      "I2S_receiver_0": "",
      "fifoLeft": "",
      "fifoRight": "",
      "axi_quad_spi_0": "",
      "fifoDataInRight": "",
      "fifoDataInLeft": "",
      "axi_gpio_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "ila_dft_domain": "",
      "i2s2bram_0": "",
      "ila_i2c_domain": "",
      "Freq2BRAMLeft": "",
      "Freq2BRAMRight": "",
      "DFTStageWrapperLeft": "",
      "DFTStageWrapperRight": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "spi_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "btns_5bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "LRCLK": {
        "direction": "I"
      },
      "BCLK": {
        "direction": "I"
      },
      "ADC_SDATA": {
        "direction": "I"
      },
      "FCLK_CLK2_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fourier_bram_processing_system7_0_0_FCLK_CLK2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led0": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "fourier_bram_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "142.857132"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "142857132"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "200000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK3_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK3_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > fourier_bram axiBramCtrlLeft fourier_bram axiBramCtrlRight fourier_bram axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axiBramCtrlLeft": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fourier_bram_axi_bram_ctrl_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > fourier_bram blkMemGenLeft",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axiSmc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "fourier_bram_axi_smc_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rstAxi": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "fourier_bram_rst_ps7_0_100M_0"
      },
      "rstRTL": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "fourier_bram_proc_sys_reset_0_0"
      },
      "blkMemGenLeft": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fourier_bram_blk_mem_gen_0_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "blkMemGenRight": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fourier_bram_blk_mem_gen_1_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axiBramCtrlRight": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fourier_bram_axi_bram_ctrl_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x42000000 32 > fourier_bram blkMemGenRight",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "I2S_receiver_0": {
        "vlnv": "xilinx.com:user:I2S_receiver:1.0",
        "xci_name": "fourier_bram_I2S_receiver_0_0"
      },
      "fifoLeft": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "fourier_bram_fifo_generator_0_0",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "24"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "fifoRight": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "fourier_bram_fifo_generator_0_1",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "24"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "fourier_bram_axi_quad_spi_0_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "0"
          }
        }
      },
      "fifoDataInRight": {
        "vlnv": "xilinx.com:module_ref:fifoDataIn:1.0",
        "xci_name": "fourier_bram_fifoDataInLeft_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifoDataIn",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_fifoData": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_fifoRdEn": {
            "direction": "O"
          },
          "i_fifoEmpty": {
            "direction": "I"
          },
          "o_dftData": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_dftDataValid": {
            "direction": "O"
          },
          "i_dftReady": {
            "direction": "I"
          }
        }
      },
      "fifoDataInLeft": {
        "vlnv": "xilinx.com:module_ref:fifoDataIn:1.0",
        "xci_name": "fourier_bram_fifoDataIn_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifoDataIn",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_fifoData": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_fifoRdEn": {
            "direction": "O"
          },
          "i_fifoEmpty": {
            "direction": "I"
          },
          "o_dftData": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_dftDataValid": {
            "direction": "O"
          },
          "i_dftReady": {
            "direction": "I"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "fourier_bram_axi_gpio_0_0",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "btns_5bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fourier_bram_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fourier_bram_axi_bram_ctrl_0_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x44000000 32 > fourier_bram blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "ila_dft_domain": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "fourier_bram_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "12"
          },
          "C_PROBE0_WIDTH": {
            "value": "24"
          },
          "C_PROBE10_WIDTH": {
            "value": "25"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "25"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE6_WIDTH": {
            "value": "8"
          },
          "C_PROBE7_WIDTH": {
            "value": "25"
          },
          "C_PROBE8_WIDTH": {
            "value": "25"
          },
          "C_PROBE9_WIDTH": {
            "value": "9"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          }
        }
      },
      "i2s2bram_0": {
        "vlnv": "xilinx.com:module_ref:i2s2bram:1.0",
        "xci_name": "fourier_bram_i2s2bram_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2s2bram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_i2sData": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_bramAddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_bramDin": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_bramEn": {
            "direction": "O"
          },
          "o_bramByteWe": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ila_i2c_domain": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "fourier_bram_ila_0_1",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          },
          "C_PROBE2_WIDTH": {
            "value": "24"
          }
        }
      },
      "Freq2BRAMLeft": {
        "vlnv": "xilinx.com:module_ref:Freq2BRAM:1.0",
        "xci_name": "fourier_bram_Freq2BRAM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Freq2BRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "fourier_bram_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "142857132",
                "value_src": "user_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "i_freqDataEn": {
            "direction": "I"
          },
          "i_freqDataIndex": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_freqDataReal": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "i_freqDataImag": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "o_bramAddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_bramDin": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "i_bramDout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "o_bramEn": {
            "direction": "O"
          },
          "o_bramByteWe": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Freq2BRAMRight": {
        "vlnv": "xilinx.com:module_ref:Freq2BRAM:1.0",
        "xci_name": "fourier_bram_Freq2BRAM_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Freq2BRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "fourier_bram_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "142857132",
                "value_src": "user_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "i_freqDataEn": {
            "direction": "I"
          },
          "i_freqDataIndex": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_freqDataReal": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "i_freqDataImag": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "o_bramAddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_bramDin": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "i_bramDout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "o_bramEn": {
            "direction": "O"
          },
          "o_bramByteWe": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "DFTStageWrapperLeft": {
        "vlnv": "xilinx.com:module_ref:DFTStageWrapper:1.0",
        "xci_name": "fourier_bram_DFTStageWrapper_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DFTStageWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "fourier_bram_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "142857132",
                "value_src": "user_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "o_ready": {
            "direction": "O"
          },
          "i_dataValid": {
            "direction": "I"
          },
          "i_dataNew": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "o_freqDataEn": {
            "direction": "O"
          },
          "o_freqDataIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_freqDataReal": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_freqDataImag": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_r_f": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_dataOld": {
            "direction": "O",
            "left": "24",
            "right": "0"
          }
        }
      },
      "DFTStageWrapperRight": {
        "vlnv": "xilinx.com:module_ref:DFTStageWrapper:1.0",
        "xci_name": "fourier_bram_DFTStageWrapper_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DFTStageWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "fourier_bram_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "142857132",
                "value_src": "user_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "o_ready": {
            "direction": "O"
          },
          "i_dataValid": {
            "direction": "I"
          },
          "i_dataNew": {
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "o_freqDataEn": {
            "direction": "O"
          },
          "o_freqDataIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_freqDataReal": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_freqDataImag": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "o_r_f": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_dataOld": {
            "direction": "O",
            "left": "24",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axiSmc_M03_AXI": {
        "interface_ports": [
          "axiSmc/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "spi_rtl",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "axiSmc_M04_AXI": {
        "interface_ports": [
          "axiSmc/M04_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axiSmc/M00_AXI",
          "axiBramCtrlLeft/S_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "btns_5bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axiBramCtrlLeft/BRAM_PORTA",
          "blkMemGenLeft/BRAM_PORTA"
        ]
      },
      "axiSmc_M02_AXI": {
        "interface_ports": [
          "axiSmc/M02_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axiSmc/M01_AXI",
          "axiBramCtrlRight/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axiSmc/S00_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA1": {
        "interface_ports": [
          "blkMemGenRight/BRAM_PORTA",
          "axiBramCtrlRight/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA2": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axiSmc/aclk",
          "axiBramCtrlLeft/s_axi_aclk",
          "rstAxi/slowest_sync_clk",
          "axiBramCtrlRight/s_axi_aclk",
          "I2S_receiver_0/CLK",
          "fifoRight/wr_clk",
          "fifoLeft/wr_clk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_gpio_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "blk_mem_gen_0/clkb",
          "ila_i2c_domain/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rstAxi/ext_reset_in",
          "rstRTL/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rstAxi/peripheral_aresetn",
          "axiBramCtrlLeft/s_axi_aresetn",
          "axiSmc/aresetn",
          "axiBramCtrlRight/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "blk_mem_gen_0/rstb"
        ]
      },
      "Net": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "rstRTL/slowest_sync_clk",
          "blkMemGenLeft/clkb",
          "blkMemGenRight/clkb",
          "fifoRight/rd_clk",
          "fifoLeft/rd_clk",
          "ila_dft_domain/clk",
          "Freq2BRAMLeft/i_clk",
          "Freq2BRAMRight/i_clk",
          "DFTStageWrapperLeft/i_clk",
          "DFTStageWrapperRight/i_clk"
        ]
      },
      "DFTStageWrapper_0_o_freqDataEn": {
        "ports": [
          "DFTStageWrapperLeft/o_freqDataEn",
          "Freq2BRAMLeft/i_freqDataEn"
        ]
      },
      "DFTStageWrapper_0_o_freqDataIndex": {
        "ports": [
          "DFTStageWrapperLeft/o_freqDataIndex",
          "Freq2BRAMLeft/i_freqDataIndex"
        ]
      },
      "DFTStageWrapper_0_o_freqDataReal": {
        "ports": [
          "DFTStageWrapperLeft/o_freqDataReal",
          "Freq2BRAMLeft/i_freqDataReal"
        ]
      },
      "DFTStageWrapper_0_o_freqDataImag": {
        "ports": [
          "DFTStageWrapperLeft/o_freqDataImag",
          "Freq2BRAMLeft/i_freqDataImag"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "rstRTL/peripheral_reset",
          "blkMemGenLeft/rstb",
          "blkMemGenRight/rstb",
          "Freq2BRAMLeft/i_reset",
          "Freq2BRAMRight/i_reset",
          "DFTStageWrapperLeft/i_reset",
          "DFTStageWrapperRight/i_reset"
        ]
      },
      "Freq2BRAM_0_o_bramAddr": {
        "ports": [
          "Freq2BRAMLeft/o_bramAddr",
          "blkMemGenLeft/addrb"
        ]
      },
      "Freq2BRAM_0_o_bramDin": {
        "ports": [
          "Freq2BRAMLeft/o_bramDin",
          "blkMemGenLeft/dinb"
        ]
      },
      "Freq2BRAM_0_o_bramEn": {
        "ports": [
          "Freq2BRAMLeft/o_bramEn",
          "blkMemGenLeft/enb"
        ]
      },
      "Freq2BRAM_0_o_bramByteWe": {
        "ports": [
          "Freq2BRAMLeft/o_bramByteWe",
          "blkMemGenLeft/web"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blkMemGenLeft/doutb",
          "Freq2BRAMLeft/i_bramDout"
        ]
      },
      "DFTStageWrapper_1_o_freqDataEn": {
        "ports": [
          "DFTStageWrapperRight/o_freqDataEn",
          "ila_dft_domain/probe5",
          "Freq2BRAMRight/i_freqDataEn"
        ]
      },
      "DFTStageWrapper_1_o_freqDataIndex": {
        "ports": [
          "DFTStageWrapperRight/o_freqDataIndex",
          "ila_dft_domain/probe6",
          "Freq2BRAMRight/i_freqDataIndex"
        ]
      },
      "DFTStageWrapper_1_o_freqDataReal": {
        "ports": [
          "DFTStageWrapperRight/o_freqDataReal",
          "ila_dft_domain/probe7",
          "Freq2BRAMRight/i_freqDataReal"
        ]
      },
      "DFTStageWrapper_1_o_freqDataImag": {
        "ports": [
          "DFTStageWrapperRight/o_freqDataImag",
          "ila_dft_domain/probe8",
          "Freq2BRAMRight/i_freqDataImag"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blkMemGenRight/doutb",
          "Freq2BRAMRight/i_bramDout"
        ]
      },
      "Freq2BRAM_1_o_bramAddr": {
        "ports": [
          "Freq2BRAMRight/o_bramAddr",
          "blkMemGenRight/addrb"
        ]
      },
      "Freq2BRAM_1_o_bramDin": {
        "ports": [
          "Freq2BRAMRight/o_bramDin",
          "blkMemGenRight/dinb"
        ]
      },
      "Freq2BRAM_1_o_bramEn": {
        "ports": [
          "Freq2BRAMRight/o_bramEn",
          "blkMemGenRight/enb"
        ]
      },
      "Freq2BRAM_1_o_bramByteWe": {
        "ports": [
          "Freq2BRAMRight/o_bramByteWe",
          "blkMemGenRight/web"
        ]
      },
      "ADC_SDATA_1": {
        "ports": [
          "ADC_SDATA",
          "I2S_receiver_0/SDATA",
          "led0"
        ]
      },
      "BCLK_1": {
        "ports": [
          "BCLK",
          "I2S_receiver_0/BCLK"
        ]
      },
      "LRCLK_1": {
        "ports": [
          "LRCLK",
          "I2S_receiver_0/LRCLK"
        ]
      },
      "I2S_receiver_0_WR_EN_LEFT": {
        "ports": [
          "I2S_receiver_0/WR_EN_LEFT",
          "fifoLeft/wr_en",
          "ila_i2c_domain/probe0"
        ]
      },
      "I2S_receiver_0_SDATA_REC": {
        "ports": [
          "I2S_receiver_0/SDATA_REC",
          "fifoRight/din",
          "fifoLeft/din",
          "i2s2bram_0/i_i2sData",
          "ila_i2c_domain/probe2"
        ]
      },
      "I2S_receiver_0_WR_EN_RIGHT": {
        "ports": [
          "I2S_receiver_0/WR_EN_RIGHT",
          "fifoRight/wr_en",
          "ila_i2c_domain/probe1"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "FCLK_CLK2_0"
        ]
      },
      "fifoLeft_empty": {
        "ports": [
          "fifoLeft/empty",
          "fifoDataInLeft/i_fifoEmpty"
        ]
      },
      "fifoLeft_dout": {
        "ports": [
          "fifoLeft/dout",
          "fifoDataInLeft/i_fifoData"
        ]
      },
      "fifoDataInLeft_o_fifoRdEn": {
        "ports": [
          "fifoDataInLeft/o_fifoRdEn",
          "fifoLeft/rd_en"
        ]
      },
      "fifoDataInLeft_o_dftDataValid": {
        "ports": [
          "fifoDataInLeft/o_dftDataValid",
          "DFTStageWrapperLeft/i_dataValid"
        ]
      },
      "fifoDataInLeft_o_dftData": {
        "ports": [
          "fifoDataInLeft/o_dftData",
          "DFTStageWrapperLeft/i_dataNew"
        ]
      },
      "DFTStageWrapperLeft_o_ready": {
        "ports": [
          "DFTStageWrapperLeft/o_ready",
          "fifoDataInLeft/i_dftReady"
        ]
      },
      "fifoRight_dout": {
        "ports": [
          "fifoRight/dout",
          "fifoDataInRight/i_fifoData",
          "ila_dft_domain/probe0"
        ]
      },
      "fifoRight_empty": {
        "ports": [
          "fifoRight/empty",
          "fifoDataInRight/i_fifoEmpty",
          "ila_dft_domain/probe11"
        ]
      },
      "fifoDataInRight_o_fifoRdEn": {
        "ports": [
          "fifoDataInRight/o_fifoRdEn",
          "fifoRight/rd_en",
          "ila_dft_domain/probe1"
        ]
      },
      "DFTStageWrapperRight_o_ready": {
        "ports": [
          "DFTStageWrapperRight/o_ready",
          "fifoDataInRight/i_dftReady",
          "ila_dft_domain/probe4"
        ]
      },
      "fifoDataInRight_o_dftDataValid": {
        "ports": [
          "fifoDataInRight/o_dftDataValid",
          "ila_dft_domain/probe3",
          "DFTStageWrapperRight/i_dataValid"
        ]
      },
      "fifoDataInRight_o_dftData": {
        "ports": [
          "fifoDataInRight/o_dftData",
          "ila_dft_domain/probe2",
          "DFTStageWrapperRight/i_dataNew"
        ]
      },
      "i2s2bram_0_o_bramAddr": {
        "ports": [
          "i2s2bram_0/o_bramAddr",
          "blk_mem_gen_0/addrb"
        ]
      },
      "i2s2bram_0_o_bramDin": {
        "ports": [
          "i2s2bram_0/o_bramDin",
          "blk_mem_gen_0/dinb"
        ]
      },
      "i2s2bram_0_o_bramEn": {
        "ports": [
          "i2s2bram_0/o_bramEn",
          "blk_mem_gen_0/enb"
        ]
      },
      "i2s2bram_0_o_bramByteWe": {
        "ports": [
          "i2s2bram_0/o_bramByteWe",
          "blk_mem_gen_0/web"
        ]
      },
      "DFTStageWrapperRight_o_r_f": {
        "ports": [
          "DFTStageWrapperRight/o_r_f",
          "ila_dft_domain/probe9"
        ]
      },
      "DFTStageWrapperRight_o_dataOld": {
        "ports": [
          "DFTStageWrapperRight/o_dataOld",
          "ila_dft_domain/probe10"
        ]
      },
      "fifoRight_full": {
        "ports": [
          "fifoRight/full",
          "ila_i2c_domain/probe3"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K"
              },
              "axiBramLeft": {
                "address_block": "/axiBramCtrlLeft/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "axiBramRight": {
                "address_block": "/axiBramCtrlRight/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}