;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	JMZ 0, 900
	SUB @121, 100
	SUB #12, @200
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 100
	MOV -1, <-20
	SUB #0, @2
	CMP @123, 106
	SUB 20, @12
	SUB @121, 106
	SUB @-127, 100
	CMP -702, -10
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	JMP -7, @-20
	SUB @-127, 100
	DJN -1, @-20
	ADD -1, <-20
	SUB -207, <-120
	SLT #270, <1
	ADD 30, 9
	CMP @121, 106
	SLT 30, 9
	MOV -1, <-20
	SLT 210, 10
	SUB @-127, 100
	SUB 20, @12
	SUB @-127, 100
	SLT 121, 1
	SUB @121, 103
	MOV -7, <-20
	CMP 300, 90
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	JMZ 0, 900
