// Seed: 1494729911
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    output supply1 id_12,
    input wor id_13,
    input uwire id_14
    , id_18,
    input wor id_15,
    output uwire id_16
);
  wire id_19;
  assign id_5#(
      .id_0(1),
      .id_7((1 !=? id_0))
  ) = id_0;
  wire id_20, id_21;
  wire id_22;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri1 id_8,
    output wor id_9,
    output wor id_10,
    output uwire id_11,
    output tri0 id_12,
    input supply0 id_13
    , id_26,
    input tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input uwire id_17,
    output supply1 id_18,
    output uwire id_19,
    output tri id_20,
    output wand id_21,
    input supply1 id_22,
    input wand id_23,
    output wire id_24
);
  assign id_19 = 1'b0;
  module_0(
      id_2,
      id_2,
      id_4,
      id_16,
      id_8,
      id_18,
      id_14,
      id_8,
      id_17,
      id_0,
      id_1,
      id_8,
      id_19,
      id_16,
      id_22,
      id_2,
      id_5
  );
endmodule
