-- VHDL for IBM SMS ALD group FChMisc1
-- Title: FChMisc1
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/5/2020 11:06:22 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity FChMisc1 is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_IN_PROCESS_RESET: in STD_LOGIC;
		PS_I_O_LOZENGE_LATCH: in STD_LOGIC;
		PS_I_O_ASTERISK_LATCH: in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY: in STD_LOGIC;
		PS_F_CH_NO_STATUS_ON: in STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_U: in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_B: in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F: in STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_STAR_1414: in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF: in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9: in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF: in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414: in STD_LOGIC;
		MS_F_CH_IN_PROCESS: out STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS: out STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS: out STD_LOGIC;
		MS_F_CH_UNOVLP_IN_PROCESS: out STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS: out STD_LOGIC;
		PS_F_CH_IN_PROCESS: out STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_UNIT: out STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT: out STD_LOGIC;
		LAMP_15A1K15: out STD_LOGIC;
		LAMP_15A1H15: out STD_LOGIC);
end FChMisc1;


ARCHITECTURE structural of FChMisc1 is

BEGIN

Page_13_64_08_1: ENTITY ALD_13_64_08_1_IN_PROCESS_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_O_LOZENGE_LATCH =>
		PS_I_O_LOZENGE_LATCH,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		PS_F_CH_STATUS_SAMPLE_A_DELAY,
	PS_F_CH_NO_STATUS_ON =>
		PS_F_CH_NO_STATUS_ON,
	MS_F_CH_STATUS_SAMPLE_B_DELAY =>
		MS_F_CH_STATUS_SAMPLE_B_DELAY,
	MS_IN_PROCESS_RESET =>
		MS_IN_PROCESS_RESET,
	PS_I_O_ASTERISK_LATCH =>
		PS_I_O_ASTERISK_LATCH,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		PS_F_CH_UNOVLP_IN_PROCESS,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	LAMP_15A1K15 =>
		LAMP_15A1K15,
	LAMP_15A1H15 =>
		LAMP_15A1H15
	);

Page_13_64_09_1: ENTITY ALD_13_64_09_1_7_8_BIT_EVEN_DD_PARITY_UNIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	MS_F_CH_SELECT_UNIT_B =>
		MS_F_CH_SELECT_UNIT_B,
	PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF =>
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF,
	PS_F_CH_SELECT_ODD_PARITY_STAR_1414 =>
		PS_F_CH_SELECT_ODD_PARITY_STAR_1414,
	PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9 =>
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9,
	MS_F_CH_SELECT_UNIT_U =>
		MS_F_CH_SELECT_UNIT_U,
	PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF =>
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF,
	PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414 =>
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414,
	PS_F_CH_SELECT_ODD_PARITY_UNIT =>
		PS_F_CH_SELECT_ODD_PARITY_UNIT,
	PS_F_CH_SELECT_7_BIT_UNIT =>
		PS_F_CH_SELECT_7_BIT_UNIT
	);


END;
