Partition Merge report for lab1
Sat May 26 00:09:12 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sat May 26 00:09:11 2018       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; lab1                                        ;
; Top-level Entity Name           ; lab1                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 5,459 / 32,070 ( 17 % )                     ;
; Total registers                 ; 7182                                        ;
; Total pins                      ; 227 / 457 ( 50 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,902 / 4,065,280 ( 5 % )                 ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                               ;
+-----------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                                ;
+-----------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                                                   ;
; sld_hub:auto_hub                        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                  ;
; sys_vga_Arm_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst                                                                                    ;
+-----------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 72.42% (11775 / 16259)         ; 72.42% (11775 / 16259)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (278 / 278)            ; 100.00% (278 / 278)           ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (772 / 772)            ; 4.79% (37 / 772)              ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                       ; 1091                    ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux_001                                                                                                                                                       ; 384                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter                                                                                                                                  ; 302                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                             ; 248                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                 ; 218                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                   ; 203                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                      ; 201                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                ; 182                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                    ; 167                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                       ; 164                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                       ; 160                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                         ; 143                     ;
; |lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                      ; 140                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_cmd_width_adapter                                                                                                                                                ; 135                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                      ; 132                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                                                   ; 130                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; 129                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                       ; 128                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                ; 127                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ram_s1_rsp_width_adapter                                                                                                                                                ; 118                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:reg32_avalon_interface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                   ; 118                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                      ; 108                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                       ; 108                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                  ; 107                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                          ; 107                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_004                                                                                                                                                       ; 106                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                       ; 106                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux_006                                                                                                                                                       ; 106                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hex5_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; 105                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; 105                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                   ; 103                     ;
; |lab1                                                                                                                                                                                                                                                            ; 101                     ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter                                                                                                                                  ; 80                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo                                                                                                                                   ; 75                      ;
; |lab1|sys_vga:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1                                                                                                                                                                                        ; 73                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex5_hex0_s1_agent_rdata_fifo                                                                                                                                                 ; 73                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo                                                                                                                      ; 73                      ;
; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                ; 71                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                         ; 71                      ;
; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                ; 69                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                             ; 69                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo                                                                                                                                           ; 66                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                ; 65                      ;
; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram ; 64                      ;
; |lab1|sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram ; 64                      ;
; |lab1|sys_vga:u0|sys_vga_ram:ram|altsyncram:the_altsyncram|altsyncram_re82:auto_generated                                                                                                                                                                        ; 64                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                           ; 60                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                            ; 56                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo                                                                                                                                     ; 55                      ;
; |lab1|sys_vga:u0|sys_vga_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rdata_fifo                                                                                                                             ; 55                      ;
; |lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                ; 5                       ;
; |lab1                                                                                                                                                                                                                                                            ; 2                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 172 changed logic entities


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                       ;
+------------------------+--------+----------------+--------------------------------------------------------------------------------------------------+
; Modified Assignments   ; Target ; Previous Value ; Current Value                                                                                    ;
+------------------------+--------+----------------+--------------------------------------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER ;        ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTUyNzEwODcyNg==::QXV0byBHRU5FUkFUSU9OX0lE                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMA==::MDAwMTAwMDExMDAwMQ==::QUNfUk9NX01SMA==                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMF9NSVJS::MDAwMTAwMTAwMTAwMQ==::QUNfUk9NX01SMF9NSVJS                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMF9ETExfUkVTRVQ=::MDAwMTEwMDExMDAwMA==::QUNfUk9NX01SMF9ETExfUkVTRVQ=                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMF9ETExfUkVTRVRfTUlSUg==::MDAwMTAxMTAwMTAwMA==::QUNfUk9NX01SMF9ETExfUkVTRVRfTUlSUg== ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMQ==::MDAwMDAwMTAwMDEwMA==::QUNfUk9NX01SMQ==                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMV9NSVJS::MDAwMDAwMDEwMDEwMA==::QUNfUk9NX01SMV9NSVJS                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMg==::MDAwMDAwMDAwMTAwMA==::QUNfUk9NX01SMg==                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; QUNfUk9NX01SMl9NSVJS::MDAwMDAwMDAxMDAwMA==::QUNfUk9NX01SMl9NSVJS                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TVIwX1dS::MQ==::TVIwX1dS                                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TVIxX09EUw==::MA==::TVIxX09EUw==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TVIxX1JUVA==::Mw==::TVIxX1JUVA==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TVIyX1JUVF9XUg==::MA==::TVIyX1JUVF9XUg==                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX1JFQURfRFFTX1dJRFRI::MQ==::TUVNX0lGX1JFQURfRFFTX1dJRFRI                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX1dSSVRFX0RRU19XSURUSA==::MQ==::TUVNX0lGX1dSSVRFX0RRU19XSURUSA==                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX0FERFJfV0lEVEg=::MTM=::TUVNX0lGX0FERFJfV0lEVEg=                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX1JPV19BRERSX1dJRFRI::MTI=::TUVNX0lGX1JPV19BRERSX1dJRFRI                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX0NPTF9BRERSX1dJRFRI::OA==::TUVNX0lGX0NPTF9BRERSX1dJRFRI                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX0RNX1dJRFRI::MQ==::TUVNX0lGX0RNX1dJRFRI                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX0RRU19XSURUSA==::MQ==::TnVtYmVyIG9mIERRUyBncm91cHM=                                     ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0lGX0RRX1dJRFRI::OA==::TUVNX0lGX0RRX1dJRFRI                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSQw==::MTc=::TUVNX1RSQw==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSQVM=::MTM=::TUVNX1RSQVM=                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSQ0Q=::NQ==::TUVNX1RSQ0Q=                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSUA==::NQ==::TUVNX1RSUA==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSRUZJ::MjEwMQ==::TUVNX1RSRUZJ                                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSRkM=::MjM=::TUVNX1RSRkM=                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RXUg==::NQ==::TUVNX1RXUg==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; RkxZX0JZ::ZmFsc2U=::RkxZX0JZ                                                                     ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0NMS19GUkVRX01BWA==::NDAwLjA=::TWVtb3J5IGRldmljZSBzcGVlZCBncmFkZQ==                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1JPV19BRERSX1dJRFRI::MTI=::Um93IGFkZHJlc3Mgd2lkdGg=                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0NPTF9BRERSX1dJRFRI::OA==::Q29sdW1uIGFkZHJlc3Mgd2lkdGg=                                     ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0RRX1dJRFRI::OA==::VG90YWwgaW50ZXJmYWNlIHdpZHRo                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX0RSVl9TVFI=::UlpRLzY=::T3V0cHV0IGRyaXZlIHN0cmVuZ3RoIHNldHRpbmc=                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1JUVF9OT00=::UlpRLzY=::T0RUIFJ0dCBub21pbmFsIHZhbHVl                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1JUVF9XUg==::RHluYW1pYyBPRFQgb2Zm::RHluYW1pYyBPRFQgKFJ0dF9XUikgdmFsdWU=                     ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1dUQ0w=::Ng==::TWVtb3J5IHdyaXRlIENBUyBsYXRlbmN5IHNldHRpbmc=                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RDTA==::Nw==::TWVtb3J5IENBUyBsYXRlbmN5IHNldHRpbmc=                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1RJUw==::MTc1::dElTIChiYXNlKQ==                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1RJSA==::MjUw::dElIIChiYXNlKQ==                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1REUw==::NTA=::dERTIChiYXNlKQ==                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1RESA==::MTI1::dERIIChiYXNlKQ==                                                         ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1REUVNDSw==::NDAw::dERRU0NL                                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; VElNSU5HX1RRU0g=::MC4zOA==::dFFTSA==                                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RJTklUX1VT::NDk5::dElOSVQ=                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RJTklUX0NL::MTQ5NzAw::TUVNX1RJTklUX0NL                                                     ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RNUkRfQ0s=::Mw==::dE1SRA==                                                                 ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSQVNfTlM=::NDAuMA==::dFJBUw==                                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSQ0RfTlM=::MTUuMA==::dFJDRA==                                                             ;
; IP_COMPONENT_PARAMETER ;        ; --             ; TUVNX1RSUF9OUw==::MTUuMA==::dFJQ                                                                 ;
+------------------------+--------+----------------+--------------------------------------------------------------------------------------------------+
This list only includes the top 50 out of 238 changed assignments


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                    ; Partition                               ; Type          ; Location           ; Status                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+--------------------+---------------------------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X36_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y8_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y8_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y11_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y11_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y6_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y6_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y16_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y16_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y15_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y15_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y8_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y8_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y23_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y23_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y25_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y25_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y16_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y16_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y16_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y16_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y4_N45  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y21_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y11_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y15_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y15_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y20_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y25_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y23_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y71_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y71_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Pad    ; IOPAD_X89_Y78_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Buffer ; IOOBUF_X89_Y78_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Pad    ; IOPAD_X89_Y78_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Buffer ; IOOBUF_X89_Y78_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Pad    ; IOPAD_X89_Y79_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Buffer ; IOOBUF_X89_Y79_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Pad    ; IOPAD_X89_Y79_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Buffer ; IOOBUF_X89_Y79_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Pad    ; IOPAD_X89_Y80_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Buffer ; IOOBUF_X89_Y80_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y71_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y71_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y72_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y72_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y72_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y72_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y72_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y72_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y72_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y72_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y73_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y73_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y73_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y73_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y78_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y78_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y78_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y78_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Pad    ; IOPAD_X89_Y74_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Buffer ; IOOBUF_X89_Y74_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Pad    ; IOPAD_X89_Y74_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Buffer ; IOOBUF_X89_Y74_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Pad    ; IOPAD_X89_Y74_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Buffer ; IOOBUF_X89_Y74_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Pad    ; IOPAD_X89_Y77_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Buffer ; IOOBUF_X89_Y77_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; IOPAD_X89_Y57_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; IOOBUF_X89_Y57_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                    ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                    ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Pad    ; IOPAD_X89_Y79_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; IOOBUF_X89_Y79_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; IOPAD_X89_Y65_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; IOOBUF_X89_Y65_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Pad    ; IOPAD_X89_Y77_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Buffer ; IOOBUF_X89_Y77_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Pad    ; IOPAD_X89_Y51_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Buffer ; IOOBUF_X89_Y51_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Pad     ; IOPAD_X89_Y80_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Input Buffer  ; IOIBUF_X89_Y80_N55 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Pad    ; IOPAD_X89_Y80_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; IOOBUF_X89_Y80_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; IOPAD_X55_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; IOOBUF_X55_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                       ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Pad     ; IOPAD_X79_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Input Buffer  ; IOIBUF_X79_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Pad    ; IOPAD_X79_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; IOOBUF_X79_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Pad     ; IOPAD_X52_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Input Buffer  ; IOIBUF_X52_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Port    ; n/a                ;                                             ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Pad     ; IOPAD_X49_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Input Buffer  ; IOIBUF_X49_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Pad     ; IOPAD_X49_Y81_N6   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Input Buffer  ; IOIBUF_X49_Y81_N7  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Pad    ; IOPAD_X52_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; IOOBUF_X52_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; sys_vga_Arm_A9_HPS_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Pad     ; IOPAD_X40_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Buffer  ; IOIBUF_X40_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Buffer  ; IOIBUF_X40_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y6_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y6_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X12_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X12_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X16_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X8_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X8_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X4_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X4_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X2_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X2_Y0_N41   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X16_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X16_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X4_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X4_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X4_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X4_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X4_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X4_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Pad     ; IOPAD_X2_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Input Buffer  ; IOIBUF_X2_Y0_N58   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Pad    ; IOPAD_X6_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; IOOBUF_X6_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X40_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X40_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X28_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X28_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X20_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X20_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X36_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X36_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X28_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X28_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X36_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X36_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X40_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X40_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X32_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X32_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                     ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X4_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X4_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X4_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X4_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X20_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X20_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X6_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X6_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X10_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X10_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X10_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X10_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X18_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X18_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X18_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X18_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Pad    ; IOPAD_X36_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Buffer ; IOOBUF_X36_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X40_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X40_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X38_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X38_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X26_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X26_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X38_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X38_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X36_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X36_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X22_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X22_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X22_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X22_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; IOPAD_X26_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; IOOBUF_X26_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; IOPAD_X28_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; IOOBUF_X28_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Output Pad    ; IOPAD_X34_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Output Buffer ; IOOBUF_X34_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                            ; Top                                     ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
; jtag.bp.u0_system_console_sys_vga_system_console_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                                         ;               ;                    ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+--------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5990                                                                                                                              ;
;                                             ;                                                                                                                                   ;
; Combinational ALUT usage for logic          ; 7580                                                                                                                              ;
;     -- 7 input functions                    ; 101                                                                                                                               ;
;     -- 6 input functions                    ; 1216                                                                                                                              ;
;     -- 5 input functions                    ; 1171                                                                                                                              ;
;     -- 4 input functions                    ; 1596                                                                                                                              ;
;     -- <=3 input functions                  ; 3496                                                                                                                              ;
;                                             ;                                                                                                                                   ;
; Dedicated logic registers                   ; 6996                                                                                                                              ;
;                                             ;                                                                                                                                   ;
; I/O pins                                    ; 227                                                                                                                               ;
; I/O registers                               ; 186                                                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                                                 ;
; Total block memory bits                     ; 199902                                                                                                                            ;
;                                             ;                                                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; Total PLLs                                  ; 3                                                                                                                                 ;
;     -- Fractional PLLs                      ; 3                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; Total DLLs                                  ; 1                                                                                                                                 ;
; Maximum fan-out node                        ; sys_vga:u0|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4820                                                                                                                              ;
; Total fan-out                               ; 63504                                                                                                                             ;
; Average fan-out                             ; 3.71                                                                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 33           ; 2048         ; 33           ; 67584  ; None            ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 128          ; 64           ; 128          ; 8192   ; None            ;
; sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 2            ; 51           ; 2            ; 51           ; 102    ; None            ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None            ;
; sys_vga:u0|sys_vga_fifo_fpga_to_hps:fifo_hps_to_fpga|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_2cr1:auto_generated|altsyncram_6q91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None            ;
; sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None            ;
; sys_vga:u0|sys_vga_ram:ram|altsyncram:the_altsyncram|altsyncram_re82:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; sys_vga_ram.hex ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None            ;
; sys_vga:u0|sys_vga_system_console:system_console|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat May 26 00:08:41 2018
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off lab1 -c lab1 --merge=on --recompile=on
Warning (20013): Ignored assignments for entity "mysystem" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_fpga_interfaces" -- entity does not exist in design
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_hps_io" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_hps_io_border" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_fifo_fpga_to_hps" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_hex5_hex0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_irq_mapper_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_new_sdram_controller_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_pushbuttons" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_ram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_sys_sdram_pll_0_sys_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_system_console" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sys_vga_Arm_A9_HPS_hps_io_border:border"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 25 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 12859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 139 output pins
    Info (21060): Implemented 69 bidirectional pins
    Info (21061): Implemented 11839 logic cells
    Info (21064): Implemented 132 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Warning (20013): Ignored assignments for entity "mysystem" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_fpga_interfaces" -- entity does not exist in design
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_hps_io" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_Arm_A9_HPS_hps_io_border" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_fifo_fpga_to_hps" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_hex5_hex0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_irq_mapper_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_router_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_mm_interconnect_1_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_new_sdram_controller_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_pushbuttons" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_ram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_sys_sdram_pll_0_sys_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Warning (20013): Ignored assignments for entity "mysystem_system_console" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 317 warnings
    Info: Peak virtual memory: 1891 megabytes
    Info: Processing ended: Sat May 26 00:09:13 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:27


