Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Tue Mar 10 14:31:47 2020
| Host             : CSE-P07-2168-12 running 64-bit major release  (build 9200)
| Command          : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
| Design           : processor
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 46.024 (Junction temp exceeded!) |
| Dynamic (W)              | 45.227                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.556 |     1297 |       --- |             --- |
|   LUT as Logic           |     5.353 |      614 |     63400 |            0.97 |
|   CARRY4                 |     0.145 |       33 |     15850 |            0.21 |
|   Register               |     0.019 |      355 |    126800 |            0.28 |
|   F7/F8 Muxes            |     0.016 |      129 |     63400 |            0.20 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |     0.011 |       32 |     19000 |            0.17 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     6.063 |      962 |       --- |             --- |
| I/O                      |    33.608 |       36 |       210 |           17.14 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    46.024 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    12.214 |      11.651 |      0.563 |
| Vccaux    |       1.800 |     1.323 |       1.230 |      0.093 |
| Vcco33    |       3.300 |     9.507 |       9.503 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| processor              |    45.227 |
|   ALU_Control_Unit     |     0.446 |
|   DataMemory           |     0.036 |
|     mem_reg_0_63_0_0   |     0.002 |
|     mem_reg_0_63_10_10 |    <0.001 |
|     mem_reg_0_63_11_11 |    <0.001 |
|     mem_reg_0_63_12_12 |    <0.001 |
|     mem_reg_0_63_13_13 |    <0.001 |
|     mem_reg_0_63_14_14 |    <0.001 |
|     mem_reg_0_63_15_15 |    <0.001 |
|     mem_reg_0_63_16_16 |    <0.001 |
|     mem_reg_0_63_17_17 |    <0.001 |
|     mem_reg_0_63_18_18 |    <0.001 |
|     mem_reg_0_63_19_19 |    <0.001 |
|     mem_reg_0_63_1_1   |     0.002 |
|     mem_reg_0_63_20_20 |    <0.001 |
|     mem_reg_0_63_21_21 |    <0.001 |
|     mem_reg_0_63_22_22 |    <0.001 |
|     mem_reg_0_63_23_23 |    <0.001 |
|     mem_reg_0_63_24_24 |    <0.001 |
|     mem_reg_0_63_25_25 |    <0.001 |
|     mem_reg_0_63_26_26 |    <0.001 |
|     mem_reg_0_63_27_27 |    <0.001 |
|     mem_reg_0_63_28_28 |    <0.001 |
|     mem_reg_0_63_29_29 |    <0.001 |
|     mem_reg_0_63_2_2   |     0.003 |
|     mem_reg_0_63_30_30 |    <0.001 |
|     mem_reg_0_63_31_31 |    <0.001 |
|     mem_reg_0_63_3_3   |     0.002 |
|     mem_reg_0_63_4_4   |    <0.001 |
|     mem_reg_0_63_5_5   |    <0.001 |
|     mem_reg_0_63_6_6   |    <0.001 |
|     mem_reg_0_63_7_7   |    <0.001 |
|     mem_reg_0_63_8_8   |    <0.001 |
|     mem_reg_0_63_9_9   |    <0.001 |
|   Driver1              |     0.802 |
|   MUX_Adder            |     0.134 |
|   MUX_DataMem          |     0.210 |
|   MUX_RF               |     0.410 |
|   PC                   |     6.777 |
|     genblk1[10].ff1    |     0.017 |
|     genblk1[11].ff1    |     0.030 |
|     genblk1[12].ff1    |     0.025 |
|     genblk1[1].ff1     |     0.062 |
|     genblk1[2].ff1     |     0.350 |
|     genblk1[3].ff1     |     1.532 |
|     genblk1[4].ff1     |     0.314 |
|     genblk1[5].ff1     |     4.334 |
|     genblk1[6].ff1     |     0.065 |
|     genblk1[7].ff1     |     0.042 |
|     genblk1[8].ff1     |    <0.001 |
|     genblk1[9].ff1     |     0.005 |
|   RegisterFile         |     1.093 |
|     genblk1[12].rm1    |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[1].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[2].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[3].rm1     |     0.569 |
|       genblk1[0].ff1   |     0.014 |
|       genblk1[10].ff1  |     0.019 |
|       genblk1[11].ff1  |     0.014 |
|       genblk1[12].ff1  |     0.022 |
|       genblk1[13].ff1  |     0.018 |
|       genblk1[14].ff1  |     0.021 |
|       genblk1[15].ff1  |     0.020 |
|       genblk1[16].ff1  |     0.021 |
|       genblk1[17].ff1  |     0.019 |
|       genblk1[18].ff1  |     0.016 |
|       genblk1[19].ff1  |     0.015 |
|       genblk1[1].ff1   |     0.022 |
|       genblk1[20].ff1  |     0.018 |
|       genblk1[21].ff1  |     0.020 |
|       genblk1[22].ff1  |     0.019 |
|       genblk1[23].ff1  |     0.016 |
|       genblk1[24].ff1  |     0.016 |
|       genblk1[25].ff1  |     0.021 |
|       genblk1[26].ff1  |     0.011 |
|       genblk1[27].ff1  |     0.018 |
|       genblk1[28].ff1  |     0.015 |
|       genblk1[29].ff1  |     0.020 |
|       genblk1[2].ff1   |     0.025 |
|       genblk1[30].ff1  |     0.014 |
|       genblk1[31].ff1  |     0.028 |
|       genblk1[3].ff1   |     0.017 |
|       genblk1[4].ff1   |     0.012 |
|       genblk1[5].ff1   |     0.010 |
|       genblk1[6].ff1   |     0.015 |
|       genblk1[7].ff1   |     0.021 |
|       genblk1[8].ff1   |     0.016 |
|       genblk1[9].ff1   |     0.017 |
|     genblk1[4].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[5].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[6].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[7].rm1     |     0.517 |
|       genblk1[0].ff1   |     0.020 |
|       genblk1[10].ff1  |     0.015 |
|       genblk1[11].ff1  |     0.013 |
|       genblk1[12].ff1  |     0.020 |
|       genblk1[13].ff1  |     0.020 |
|       genblk1[14].ff1  |     0.021 |
|       genblk1[15].ff1  |     0.015 |
|       genblk1[16].ff1  |     0.020 |
|       genblk1[17].ff1  |     0.013 |
|       genblk1[18].ff1  |     0.014 |
|       genblk1[19].ff1  |     0.014 |
|       genblk1[1].ff1   |     0.016 |
|       genblk1[20].ff1  |     0.020 |
|       genblk1[21].ff1  |     0.018 |
|       genblk1[22].ff1  |     0.014 |
|       genblk1[23].ff1  |     0.012 |
|       genblk1[24].ff1  |     0.020 |
|       genblk1[25].ff1  |     0.014 |
|       genblk1[26].ff1  |     0.008 |
|       genblk1[27].ff1  |     0.014 |
|       genblk1[28].ff1  |     0.013 |
|       genblk1[29].ff1  |     0.019 |
|       genblk1[2].ff1   |     0.023 |
|       genblk1[30].ff1  |     0.009 |
|       genblk1[31].ff1  |     0.020 |
|       genblk1[3].ff1   |     0.016 |
|       genblk1[4].ff1   |     0.020 |
|       genblk1[5].ff1   |     0.008 |
|       genblk1[6].ff1   |     0.013 |
|       genblk1[7].ff1   |     0.020 |
|       genblk1[8].ff1   |     0.019 |
|       genblk1[9].ff1   |     0.014 |
|     genblk1[8].rm1     |     0.003 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
|     genblk1[9].rm1     |    <0.001 |
|       genblk1[0].ff1   |    <0.001 |
|       genblk1[10].ff1  |    <0.001 |
|       genblk1[11].ff1  |    <0.001 |
|       genblk1[12].ff1  |    <0.001 |
|       genblk1[13].ff1  |    <0.001 |
|       genblk1[14].ff1  |    <0.001 |
|       genblk1[15].ff1  |    <0.001 |
|       genblk1[16].ff1  |    <0.001 |
|       genblk1[17].ff1  |    <0.001 |
|       genblk1[18].ff1  |    <0.001 |
|       genblk1[19].ff1  |    <0.001 |
|       genblk1[1].ff1   |    <0.001 |
|       genblk1[20].ff1  |    <0.001 |
|       genblk1[21].ff1  |    <0.001 |
|       genblk1[22].ff1  |    <0.001 |
|       genblk1[23].ff1  |    <0.001 |
|       genblk1[24].ff1  |    <0.001 |
|       genblk1[25].ff1  |    <0.001 |
|       genblk1[26].ff1  |    <0.001 |
|       genblk1[27].ff1  |    <0.001 |
|       genblk1[28].ff1  |    <0.001 |
|       genblk1[29].ff1  |    <0.001 |
|       genblk1[2].ff1   |    <0.001 |
|       genblk1[30].ff1  |    <0.001 |
|       genblk1[31].ff1  |    <0.001 |
|       genblk1[3].ff1   |    <0.001 |
|       genblk1[4].ff1   |    <0.001 |
|       genblk1[5].ff1   |    <0.001 |
|       genblk1[6].ff1   |    <0.001 |
|       genblk1[7].ff1   |    <0.001 |
|       genblk1[8].ff1   |    <0.001 |
|       genblk1[9].ff1   |    <0.001 |
+------------------------+-----------+


