E1	C1->C2	M5R0V1_RNG	M5R1V1_RNG	M5R0V0_CCC	M5R1V0_CCC								
E2	C1->C4	M2R0V0_RNG	M2R1V0_RNG	M2R2V0_RNG	M7R0V1_CCCRNG	M7R1V1_CCCRNG	M7R2V1_CCCRNG	M2R0V1_DEC	M2R1V1_DEC	M2R2V1_DEC	M7R0V0_WRD	M7R1V0_WRD	M7R2V0_WRD
E3	C1->C5	M5R0V1_RNG	M5R1V1_RNG	M5R0V2_OR	M5R1V2_OR								
E4	C2->C4	M1R2V0_CCC	M1R2V1_DEFAULT										
E5	C2->C5	M5R0V0_CCC	M5R1V0_CCC	M6R0V1_CCC	M6R1V1_CCC	M5R0V2_OR	M5R1V2_OR	M6R0V0_OR	M6R1V0_OR				
E6	C3->C4	M1R0V0_CCC	M1R1V0_CCC	M1R0V1_DEFAULT	M1R1V1_DEFAULT								
E7	D1->D2	M4R1V0_DBB	M4R0V2_DBB	M4R1V2_QST	M4R0V0_QST								
E8	D1->D3	M4R0V2_DBB	M4R1V0_DBB	M4R0V1_OR	M4R1V1_OR								
E9	D2->D3	M4R0V0_QST	M4R1V2_QST	M4R0V1_OR	M4R1V1_OR								
E10	L2->L3	M8R1V0_SEQKLE	M8R2V0_SEQKLE	M8R1V1_ADD	M8R2V1_ADD						
E11	S1->S2	M0R0V1_CC_SNG	M0R1V1_CC_SNG	M0R2V1_CC_SNG	M0R0V0_CC_SEQ	M0R1V0_CC_SEQ	M0R2V0_CC_SEQ						
E12	T1->T3	M9R0V1_LIT	M9R1V1_LIT	M9R2V1_LIT	M9R0V0_CCC	M9R1V0_CCC	M9R2V0_CCC						
E13	T1->T4	M6R0V1_CCC	M6R1V1_CCC	M6R0V2_OCTCCC	M6R1V2_OCTCCC								
E14	T2->T4	M3R0V2_HEXRNG	M3R1V2_HEXRNG	M3R0V0_OCTRNG	M3R1V0_OCTRNG								