---
title: ps_1_1__ps_1_2__ps_1_3__ps_1_4 Register
description: Pixel-Shader sind von Registern abhängig, um Scheitelpunktdaten abzurufen, Pixeldaten auszugeben, temporäre Ergebnisse während der Berechnungen zu speichern und Textursamplingstufen zu identifizieren.
ms.assetid: ca25a030-b4da-4893-b9f3-e3bb12f18d83
keywords:
- 'Registrierungen: ps_1_1 für ps_1_4'
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 291f78b8bf74a20dfecf4a74ed65173a895bcc1b
ms.sourcegitcommit: b6fe9acffad983c14864b8fe0296f6025cb1f961
ms.translationtype: MT
ms.contentlocale: de-DE
ms.lasthandoff: 04/26/2021
ms.locfileid: "107998637"
---
# <a name="ps_1_1__ps_1_2__ps_1_3__ps_1_4-registers"></a><span data-ttu-id="f088f-104">ps \_ 1 \_ 1 \_ \_ ps \_ 1 \_ 2 ps \_ \_ \_ 1 \_ 3 ps \_ \_ \_ 1 \_ 4 Register</span><span class="sxs-lookup"><span data-stu-id="f088f-104">ps\_1\_1\_\_ps\_1\_2\_\_ps\_1\_3\_\_ps\_1\_4 Registers</span></span>

<span data-ttu-id="f088f-105">Pixel-Shader sind von Registern abhängig, um Scheitelpunktdaten abzurufen, Pixeldaten auszugeben, temporäre Ergebnisse bei Berechnungen zu speichern und Textursamplingstufen zu identifizieren.</span><span class="sxs-lookup"><span data-stu-id="f088f-105">Pixel shaders depend on registers to get vertex data, to output pixel data, to hold temporary results during calculations and to identify texture sampling stages.</span></span> <span data-ttu-id="f088f-106">Es gibt mehrere Arten von Registern, die jeweils eine eindeutige Funktionalität aufweisen.</span><span class="sxs-lookup"><span data-stu-id="f088f-106">There are several types of registers, each with a unique functionality.</span></span> <span data-ttu-id="f088f-107">Dieser Abschnitt enthält Referenzinformationen zu den Eingabe- und Ausgaberegistern, die von Version 1 X des Pixelshader implementiert \_ werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-107">This section contains reference information for the input and output registers implemented by pixel shader version 1\_X.</span></span>

<span data-ttu-id="f088f-108">Register enthalten Daten für die Verwendung durch den Pixelshader.</span><span class="sxs-lookup"><span data-stu-id="f088f-108">Registers hold data for use by the pixel shader.</span></span> <span data-ttu-id="f088f-109">Register werden in den folgenden Abschnitten vollständig beschrieben.</span><span class="sxs-lookup"><span data-stu-id="f088f-109">Registers are fully described in the following sections.</span></span>

-   <span data-ttu-id="f088f-110">Registertypen beschreibt die vier verfügbaren Registertypen und ihre Zwecke.</span><span class="sxs-lookup"><span data-stu-id="f088f-110">Register Types describes the four types of registers available and their purposes.</span></span>
-   <span data-ttu-id="f088f-111">Lesen des Portlimits beschreibt die Einschränkungen bei der Verwendung mehrerer Register in einer einzigen Anweisung.</span><span class="sxs-lookup"><span data-stu-id="f088f-111">Read Port Limit details the restrictions on using multiple registers in a single instruction.</span></span>
-   <span data-ttu-id="f088f-112">Schreibgeschützter Schreibzugriff beschreibt, welche Register zum Lesen, Schreiben oder beidem verwendet werden können.</span><span class="sxs-lookup"><span data-stu-id="f088f-112">Read only Read Write describes which registers can be used for reading, writing, or both.</span></span>
-   <span data-ttu-id="f088f-113">Der Bereich beschreibt den Bereich der Komponentendaten.</span><span class="sxs-lookup"><span data-stu-id="f088f-113">Range details the range of the component data.</span></span>

## <a name="register-types"></a><span data-ttu-id="f088f-114">Registrieren von Typen</span><span class="sxs-lookup"><span data-stu-id="f088f-114">Register Types</span></span>



|      |                    | <span data-ttu-id="f088f-115">Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-115">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="f088f-116">Name</span><span class="sxs-lookup"><span data-stu-id="f088f-116">Name</span></span> | <span data-ttu-id="f088f-117">type</span><span class="sxs-lookup"><span data-stu-id="f088f-117">Type</span></span>               | <span data-ttu-id="f088f-118">1\_1</span><span class="sxs-lookup"><span data-stu-id="f088f-118">1\_1</span></span>     | <span data-ttu-id="f088f-119">1\_2</span><span class="sxs-lookup"><span data-stu-id="f088f-119">1\_2</span></span> | <span data-ttu-id="f088f-120">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="f088f-120">1\_3</span></span> | <span data-ttu-id="f088f-121">1\_4</span><span class="sxs-lookup"><span data-stu-id="f088f-121">1\_4</span></span>         |
| <span data-ttu-id="f088f-122">c\#</span><span class="sxs-lookup"><span data-stu-id="f088f-122">c\#</span></span>  | <span data-ttu-id="f088f-123">Konstantenregister</span><span class="sxs-lookup"><span data-stu-id="f088f-123">Constant register</span></span>  | <span data-ttu-id="f088f-124">8</span><span class="sxs-lookup"><span data-stu-id="f088f-124">8</span></span>        | <span data-ttu-id="f088f-125">8</span><span class="sxs-lookup"><span data-stu-id="f088f-125">8</span></span>    | <span data-ttu-id="f088f-126">8</span><span class="sxs-lookup"><span data-stu-id="f088f-126">8</span></span>    | <span data-ttu-id="f088f-127">8</span><span class="sxs-lookup"><span data-stu-id="f088f-127">8</span></span>            |
| <span data-ttu-id="f088f-128">R\#</span><span class="sxs-lookup"><span data-stu-id="f088f-128">r\#</span></span>  | <span data-ttu-id="f088f-129">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="f088f-129">Temporary register</span></span> | <span data-ttu-id="f088f-130">2</span><span class="sxs-lookup"><span data-stu-id="f088f-130">2</span></span>        | <span data-ttu-id="f088f-131">2</span><span class="sxs-lookup"><span data-stu-id="f088f-131">2</span></span>    | <span data-ttu-id="f088f-132">2</span><span class="sxs-lookup"><span data-stu-id="f088f-132">2</span></span>    | <span data-ttu-id="f088f-133">6</span><span class="sxs-lookup"><span data-stu-id="f088f-133">6</span></span>            |
| <span data-ttu-id="f088f-134">T\#</span><span class="sxs-lookup"><span data-stu-id="f088f-134">t\#</span></span>  | <span data-ttu-id="f088f-135">Texturregister</span><span class="sxs-lookup"><span data-stu-id="f088f-135">Texture register</span></span>   | <span data-ttu-id="f088f-136">4</span><span class="sxs-lookup"><span data-stu-id="f088f-136">4</span></span>        | <span data-ttu-id="f088f-137">4</span><span class="sxs-lookup"><span data-stu-id="f088f-137">4</span></span>    | <span data-ttu-id="f088f-138">4</span><span class="sxs-lookup"><span data-stu-id="f088f-138">4</span></span>    | <span data-ttu-id="f088f-139">6</span><span class="sxs-lookup"><span data-stu-id="f088f-139">6</span></span>            |
| <span data-ttu-id="f088f-140">V\#</span><span class="sxs-lookup"><span data-stu-id="f088f-140">v\#</span></span>  | <span data-ttu-id="f088f-141">Farbregister</span><span class="sxs-lookup"><span data-stu-id="f088f-141">Color register</span></span>     | <span data-ttu-id="f088f-142">2</span><span class="sxs-lookup"><span data-stu-id="f088f-142">2</span></span>        | <span data-ttu-id="f088f-143">2</span><span class="sxs-lookup"><span data-stu-id="f088f-143">2</span></span>    | <span data-ttu-id="f088f-144">2</span><span class="sxs-lookup"><span data-stu-id="f088f-144">2</span></span>    | <span data-ttu-id="f088f-145">2 in Phase 2</span><span class="sxs-lookup"><span data-stu-id="f088f-145">2 in phase 2</span></span> |



 

-   <span data-ttu-id="f088f-146">Konstante Register enthalten konstante Daten.</span><span class="sxs-lookup"><span data-stu-id="f088f-146">Constant registers contain constant data.</span></span> <span data-ttu-id="f088f-147">Daten können mit [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) in ein Konstantenregister geladen oder mit [def - ps definiert werden.](def---ps.md)</span><span class="sxs-lookup"><span data-stu-id="f088f-147">Data can be loaded into a constant register using [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) or it can be defined using [def - ps](def---ps.md).</span></span> <span data-ttu-id="f088f-148">Konstante Register können nicht von Texturadressenanweisungen verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-148">Constant registers are not usable by texture address instructions.</span></span> <span data-ttu-id="f088f-149">Die einzige Ausnahme ist die [texm3x3spec -](texm3x3spec---ps.md) ps-Anweisung, die ein konstantes Register verwendet, um einen Augenstrahlvektor zu liefern.</span><span class="sxs-lookup"><span data-stu-id="f088f-149">The only exception is the [texm3x3spec - ps](texm3x3spec---ps.md) instruction, which uses a constant register to supply an eye-ray vector.</span></span>
-   <span data-ttu-id="f088f-150">Temporäre Register werden verwendet, um Zwischenergebnisse zu speichern.</span><span class="sxs-lookup"><span data-stu-id="f088f-150">Temporary registers are used to store intermediate results.</span></span> <span data-ttu-id="f088f-151">r0 dient darüber hinaus als Pixel-Shaderausgabe.</span><span class="sxs-lookup"><span data-stu-id="f088f-151">r0 additionally serves as the pixel shader output.</span></span> <span data-ttu-id="f088f-152">Der Wert in r0 am Ende des Shaders ist die Pixelfarbe für den Shader.</span><span class="sxs-lookup"><span data-stu-id="f088f-152">The value in r0 at the end of the shader is the pixel color for the shader.</span></span>

    <span data-ttu-id="f088f-153">Bei der Shadervalidierung ist [**createPixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) auf jedem Shader, der versucht, aus einem temporären Register zu lesen, das nicht von einer vorherigen Anweisung geschrieben wurde, fehlgeschlagen.</span><span class="sxs-lookup"><span data-stu-id="f088f-153">Shader validation will fail [**CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) on any shader that attempts to read from a temporary register that has not been written by a previous instruction.</span></span> <span data-ttu-id="f088f-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) ist auf ähnliche Weise nicht erfolgreich, vorausgesetzt, die Validierung ist aktiviert (verwenden Sie D3DXSHADER \_ SKIPVALIDATION nicht).</span><span class="sxs-lookup"><span data-stu-id="f088f-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) will fail similarly, assuming validation is enabled (do not use D3DXSHADER\_SKIPVALIDATION).</span></span>

-   <span data-ttu-id="f088f-155">Texturregister</span><span class="sxs-lookup"><span data-stu-id="f088f-155">Texture registers</span></span>

    <span data-ttu-id="f088f-156">Bei Pixel-Shadern der Versionen \_ 1 1 bis 1 3 enthalten \_ Texturregister Texturdaten oder Texturkoordinaten.</span><span class="sxs-lookup"><span data-stu-id="f088f-156">For pixel shader version 1\_1 to 1\_3, texture registers contain texture data or texture coordinates.</span></span> <span data-ttu-id="f088f-157">Texturdaten werden in ein Texturregister geladen, wenn eine Textur entnommen wird.</span><span class="sxs-lookup"><span data-stu-id="f088f-157">Texture data is loaded into a texture register when a texture is sampled.</span></span> <span data-ttu-id="f088f-158">Bei der Texturstichprobe werden Texturkoordinaten verwendet, um einen Farbwert an den angegebenen Koordinaten (u,v,w,q) zu suchen oder zu beproben, während die Zustandsattribute der Texturphase berücksichtigt werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-158">Texture sampling uses texture coordinates to look up, or sample, a color value at the specified (u,v,w,q) coordinates while taking into account the texture stage state attributes.</span></span> <span data-ttu-id="f088f-159">Die Texturkoordinatendaten werden aus den Koordinatendaten der Scheitelpunkttextur interpoliert und einer bestimmten Texturstufe zugeordnet.</span><span class="sxs-lookup"><span data-stu-id="f088f-159">The texture coordinate data is interpolated from the vertex texture coordinate data and is associated with a specific texture stage.</span></span> <span data-ttu-id="f088f-160">Es gibt eine standardmäßige 1:1-Zuordnung zwischen der Texturstufennummer und der Reihenfolge der Texturkoordinatendeklaration.</span><span class="sxs-lookup"><span data-stu-id="f088f-160">There is a default one-to-one association between texture stage number and texture coordinate declaration order.</span></span> <span data-ttu-id="f088f-161">Standardmäßig wird der erste Satz von Texturkoordinaten, die im Scheitelpunktformat definiert sind, textur stage 0 zugeordnet.</span><span class="sxs-lookup"><span data-stu-id="f088f-161">By default, the first set of texture coordinates defined in the vertex format is associated with texture stage 0.</span></span>

    <span data-ttu-id="f088f-162">Für diese Pixel-Shaderversionen verhalten sich Texturregister wie temporäre Register, wenn sie von arithmetischen Anweisungen verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-162">For these pixel shader versions, texture registers behave just like temporary registers when used by arithmetic instructions.</span></span>

    <span data-ttu-id="f088f-163">Für Die Pixelshaderversion 1 \_ 4 enthalten Texturregister (t \# ) schreibgeschützte Texturkoordinatendaten.</span><span class="sxs-lookup"><span data-stu-id="f088f-163">For pixel shader version 1\_4, texture registers (t\#) contain read-only texture coordinate data.</span></span> <span data-ttu-id="f088f-164">Dies bedeutet, dass der Texturkoordinatensatz und die Texturstufennummer voneinander unabhängig sind.</span><span class="sxs-lookup"><span data-stu-id="f088f-164">This means that the texture coordinate set and the texture stage number are independent from each other.</span></span> <span data-ttu-id="f088f-165">Die Nummer der Texturstufe (aus der eine Textur entnommen werden soll) wird durch die Zielregisternummer (r0 bis r5) bestimmt.</span><span class="sxs-lookup"><span data-stu-id="f088f-165">The texture stage number (from which to sample a texture) is determined by the destination register number (r0 to r5).</span></span> <span data-ttu-id="f088f-166">Für die Texld-Anweisung wird der Texturkoordinatensatz durch das Quellregister (t0 bis t5) bestimmt, sodass der Texturkoordinatensatz jeder Texturphase zugeordnet werden kann.</span><span class="sxs-lookup"><span data-stu-id="f088f-166">For the texld instruction, the texture coordinate set is determined by the source register (t0 to t5), so the texture coordinate set can be mapped to any texture stage.</span></span> <span data-ttu-id="f088f-167">Darüber hinaus kann das Quellregister (das Texturkoordinaten angibt) für texld auch ein temporäres Register (r) sein. \# In diesem Fall werden die Inhalte des temporären Registers als Texturkoordinaten verwendet.</span><span class="sxs-lookup"><span data-stu-id="f088f-167">In addition, the source register (specifying texture coordinates) for texld can also be a temporary register (r\#), in which case the contents of the temporary register are used as texture coordinates.</span></span>

-   <span data-ttu-id="f088f-168">Farbregister enthalten Farbwerte pro Pixel.</span><span class="sxs-lookup"><span data-stu-id="f088f-168">Color registers contain per-pixel color values.</span></span> <span data-ttu-id="f088f-169">Die Werte werden durch eine Pixeliteration der diffusen und specularen Farbwerte in den Scheitelpunktdaten abgerufen.</span><span class="sxs-lookup"><span data-stu-id="f088f-169">The values are obtained by per-pixel iteration of the diffuse and specular color values in the vertex data.</span></span> <span data-ttu-id="f088f-170">Für Pixelshader der Version 1 \_ 4 sind Farbregister nur in der zweiten Phase verfügbar.</span><span class="sxs-lookup"><span data-stu-id="f088f-170">For pixel shader version 1\_4 shaders, color registers are available only during the second phase.</span></span>

    <span data-ttu-id="f088f-171">Wenn der Schattierungsmodus auf D3DSHADE FLAT festgelegt \_ ist, ist die Iteration beider Scheitelpunktfarben (diffus und specular) deaktiviert.</span><span class="sxs-lookup"><span data-stu-id="f088f-171">If the shade mode is set to D3DSHADE\_FLAT, the iteration of both vertex colors (diffuse and specular) is disabled.</span></span> <span data-ttu-id="f088f-172">Unabhängig vom Schattierungsmodus wird der Farbton weiterhin von der Pipeline durchlaufen, wenn pixelfarben aktiviert ist.</span><span class="sxs-lookup"><span data-stu-id="f088f-172">Regardless of the shade mode, fog will still be iterated by the pipeline if pixel fog is enabled.</span></span> <span data-ttu-id="f088f-173">Beachten Sie, dass Dies später in der Pipeline als der Pixelshader angewendet wird.</span><span class="sxs-lookup"><span data-stu-id="f088f-173">Keep in mind that fog is applied later in the pipeline than the pixelshader.</span></span>

    <span data-ttu-id="f088f-174">Es ist üblich, das v0-Register mit den diffusen Vertexfarbdaten zu laden.</span><span class="sxs-lookup"><span data-stu-id="f088f-174">It is common to load the v0 register with the vertex diffuse color data.</span></span> <span data-ttu-id="f088f-175">Es ist auch üblich, das v1-Register mit den Scheitelpunkt-Specular-Farbdaten zu laden.</span><span class="sxs-lookup"><span data-stu-id="f088f-175">It is also common to load the v1 register with the vertex specular color data.</span></span>

    <span data-ttu-id="f088f-176">Eingabefarbdatenwerte werden an den Bereich von 0 bis 1 klammern, da dies der gültige Eingabebereich für Farbregister im Pixelshader ist.</span><span class="sxs-lookup"><span data-stu-id="f088f-176">Input color data values are clamped (saturated) to the range 0 through 1 because this is the valid input range for color registers in the pixel shader.</span></span>

    <span data-ttu-id="f088f-177">Pixel-Shader haben schreibgeschützten Zugriff auf Farbregister.</span><span class="sxs-lookup"><span data-stu-id="f088f-177">Pixel shaders have read only access to color registers.</span></span> <span data-ttu-id="f088f-178">Bei den Inhalten dieser Register handelt es sich um iterierte Werte, die Iteration kann jedoch mit viel geringerer Genauigkeit als Texturkoordinaten ausgeführt werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-178">The contents of these registers are iterated values, but iteration may be performed at much lower precision than texture coordinates.</span></span>

## <a name="read-port-limit"></a><span data-ttu-id="f088f-179">Portlimit lesen</span><span class="sxs-lookup"><span data-stu-id="f088f-179">Read Port Limit</span></span>

<span data-ttu-id="f088f-180">Der Grenzwert für Leseports gibt die Anzahl der verschiedenen Register jedes Registertyps an, die als Quellregister in einer einzelnen Anweisung verwendet werden können.</span><span class="sxs-lookup"><span data-stu-id="f088f-180">The read port limit specifies the number of different registers of each register type that can be used as a source register in a single instruction.</span></span>



|      |                    | <span data-ttu-id="f088f-181">Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-181">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="f088f-182">Name</span><span class="sxs-lookup"><span data-stu-id="f088f-182">Name</span></span> | <span data-ttu-id="f088f-183">type</span><span class="sxs-lookup"><span data-stu-id="f088f-183">Type</span></span>               | <span data-ttu-id="f088f-184">1\_1</span><span class="sxs-lookup"><span data-stu-id="f088f-184">1\_1</span></span>     | <span data-ttu-id="f088f-185">1\_2</span><span class="sxs-lookup"><span data-stu-id="f088f-185">1\_2</span></span> | <span data-ttu-id="f088f-186">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="f088f-186">1\_3</span></span> | <span data-ttu-id="f088f-187">1\_4</span><span class="sxs-lookup"><span data-stu-id="f088f-187">1\_4</span></span>         |
| <span data-ttu-id="f088f-188">c\#</span><span class="sxs-lookup"><span data-stu-id="f088f-188">c\#</span></span>  | <span data-ttu-id="f088f-189">Konstantenregister</span><span class="sxs-lookup"><span data-stu-id="f088f-189">Constant register</span></span>  | <span data-ttu-id="f088f-190">2</span><span class="sxs-lookup"><span data-stu-id="f088f-190">2</span></span>        | <span data-ttu-id="f088f-191">2</span><span class="sxs-lookup"><span data-stu-id="f088f-191">2</span></span>    | <span data-ttu-id="f088f-192">2</span><span class="sxs-lookup"><span data-stu-id="f088f-192">2</span></span>    | <span data-ttu-id="f088f-193">2</span><span class="sxs-lookup"><span data-stu-id="f088f-193">2</span></span>            |
| <span data-ttu-id="f088f-194">R\#</span><span class="sxs-lookup"><span data-stu-id="f088f-194">r\#</span></span>  | <span data-ttu-id="f088f-195">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="f088f-195">Temporary register</span></span> | <span data-ttu-id="f088f-196">2</span><span class="sxs-lookup"><span data-stu-id="f088f-196">2</span></span>        | <span data-ttu-id="f088f-197">2</span><span class="sxs-lookup"><span data-stu-id="f088f-197">2</span></span>    | <span data-ttu-id="f088f-198">2</span><span class="sxs-lookup"><span data-stu-id="f088f-198">2</span></span>    | <span data-ttu-id="f088f-199">3</span><span class="sxs-lookup"><span data-stu-id="f088f-199">3</span></span>            |
| <span data-ttu-id="f088f-200">T\#</span><span class="sxs-lookup"><span data-stu-id="f088f-200">t\#</span></span>  | <span data-ttu-id="f088f-201">Texturregister</span><span class="sxs-lookup"><span data-stu-id="f088f-201">Texture register</span></span>   | <span data-ttu-id="f088f-202">2</span><span class="sxs-lookup"><span data-stu-id="f088f-202">2</span></span>        | <span data-ttu-id="f088f-203">3</span><span class="sxs-lookup"><span data-stu-id="f088f-203">3</span></span>    | <span data-ttu-id="f088f-204">3</span><span class="sxs-lookup"><span data-stu-id="f088f-204">3</span></span>    | <span data-ttu-id="f088f-205">1</span><span class="sxs-lookup"><span data-stu-id="f088f-205">1</span></span>            |
| <span data-ttu-id="f088f-206">V\#</span><span class="sxs-lookup"><span data-stu-id="f088f-206">v\#</span></span>  | <span data-ttu-id="f088f-207">Farbregister</span><span class="sxs-lookup"><span data-stu-id="f088f-207">Color register</span></span>     | <span data-ttu-id="f088f-208">2</span><span class="sxs-lookup"><span data-stu-id="f088f-208">2</span></span>        | <span data-ttu-id="f088f-209">2</span><span class="sxs-lookup"><span data-stu-id="f088f-209">2</span></span>    | <span data-ttu-id="f088f-210">2</span><span class="sxs-lookup"><span data-stu-id="f088f-210">2</span></span>    | <span data-ttu-id="f088f-211">2 in Phase 2</span><span class="sxs-lookup"><span data-stu-id="f088f-211">2 in phase 2</span></span> |



 

<span data-ttu-id="f088f-212">Die Farbregister für fast alle Versionen haben z. B. ein Leseportlimit von zwei.</span><span class="sxs-lookup"><span data-stu-id="f088f-212">For example, the color registers for almost all versions have a read port limit of two.</span></span> <span data-ttu-id="f088f-213">Dies bedeutet, dass eine einzelne Anweisung maximal zwei verschiedene Farbregister (z. B. v0 und v1) als Quellregister verwenden kann.</span><span class="sxs-lookup"><span data-stu-id="f088f-213">This means that a single instruction can use a maximum of two different color registers (v0 and v1 for instance) as source registers.</span></span> <span data-ttu-id="f088f-214">In diesem Beispiel werden zwei Farbregister in derselben Anweisung verwendet:</span><span class="sxs-lookup"><span data-stu-id="f088f-214">This example shows two color registers being used in the same instruction:</span></span>


```
mad r0, v1, c2, v0
```



## <a name="read-only-readwrite"></a><span data-ttu-id="f088f-215">Schreibgeschützt, Lesen/Schreiben</span><span class="sxs-lookup"><span data-stu-id="f088f-215">Read-only, Read/Write</span></span>

<span data-ttu-id="f088f-216">Die Registertypen werden gemäß der schreibgeschützten Funktion (RO) oder der Lese-/Schreibfunktion (RW) in der folgenden Tabelle identifiziert.</span><span class="sxs-lookup"><span data-stu-id="f088f-216">The register types are identified according to read-only (RO) capability or read/write (RW) capability in the following table.</span></span> <span data-ttu-id="f088f-217">Schreibgeschützte Register können nur als Quellregister in einer Anweisung verwendet werden. sie können nie als Zielregister verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-217">Read-only registers can be used only as source registers in an instruction; they can never be used as a destination register.</span></span>



|      |                    | <span data-ttu-id="f088f-218">Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-218">Versions</span></span> |      |      |                    |
|------|--------------------|----------|------|------|--------------------|
| <span data-ttu-id="f088f-219">Name</span><span class="sxs-lookup"><span data-stu-id="f088f-219">Name</span></span> | <span data-ttu-id="f088f-220">type</span><span class="sxs-lookup"><span data-stu-id="f088f-220">Type</span></span>               | <span data-ttu-id="f088f-221">1\_1</span><span class="sxs-lookup"><span data-stu-id="f088f-221">1\_1</span></span>     | <span data-ttu-id="f088f-222">1\_2</span><span class="sxs-lookup"><span data-stu-id="f088f-222">1\_2</span></span> | <span data-ttu-id="f088f-223">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="f088f-223">1\_3</span></span> | <span data-ttu-id="f088f-224">1\_4</span><span class="sxs-lookup"><span data-stu-id="f088f-224">1\_4</span></span>               |
| <span data-ttu-id="f088f-225">c\#</span><span class="sxs-lookup"><span data-stu-id="f088f-225">c\#</span></span>  | <span data-ttu-id="f088f-226">Konstantes Register</span><span class="sxs-lookup"><span data-stu-id="f088f-226">Constant register</span></span>  | <span data-ttu-id="f088f-227">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-227">RO</span></span>       | <span data-ttu-id="f088f-228">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-228">RO</span></span>   | <span data-ttu-id="f088f-229">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-229">RO</span></span>   | <span data-ttu-id="f088f-230">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-230">RO</span></span>                 |
| <span data-ttu-id="f088f-231">R\#</span><span class="sxs-lookup"><span data-stu-id="f088f-231">r\#</span></span>  | <span data-ttu-id="f088f-232">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="f088f-232">Temporary register</span></span> | <span data-ttu-id="f088f-233">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-233">RW</span></span>       | <span data-ttu-id="f088f-234">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-234">RW</span></span>   | <span data-ttu-id="f088f-235">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-235">RW</span></span>   | <span data-ttu-id="f088f-236">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-236">RW</span></span>                 |
| <span data-ttu-id="f088f-237">T\#</span><span class="sxs-lookup"><span data-stu-id="f088f-237">t\#</span></span>  | <span data-ttu-id="f088f-238">Texturregister</span><span class="sxs-lookup"><span data-stu-id="f088f-238">Texture register</span></span>   | <span data-ttu-id="f088f-239">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-239">RW</span></span>       | <span data-ttu-id="f088f-240">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-240">RW</span></span>   | <span data-ttu-id="f088f-241">RW</span><span class="sxs-lookup"><span data-stu-id="f088f-241">RW</span></span>   | <span data-ttu-id="f088f-242">Weitere Informationen finden Sie unter folgendem Hinweis:</span><span class="sxs-lookup"><span data-stu-id="f088f-242">See following note</span></span> |
| <span data-ttu-id="f088f-243">V\#</span><span class="sxs-lookup"><span data-stu-id="f088f-243">v\#</span></span>  | <span data-ttu-id="f088f-244">Farbregister</span><span class="sxs-lookup"><span data-stu-id="f088f-244">Color register</span></span>     | <span data-ttu-id="f088f-245">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-245">RO</span></span>       | <span data-ttu-id="f088f-246">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-246">RO</span></span>   | <span data-ttu-id="f088f-247">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-247">RO</span></span>   | <span data-ttu-id="f088f-248">RO</span><span class="sxs-lookup"><span data-stu-id="f088f-248">RO</span></span>                 |



 

<span data-ttu-id="f088f-249">Rw-fähige Register können zum Speichern von Zwischenergebnissen verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-249">Registers that are RW capable can be used to store intermediate results.</span></span> <span data-ttu-id="f088f-250">Dies schließt die temporären Register und Texturregister für einige der Shaderversionen ein.</span><span class="sxs-lookup"><span data-stu-id="f088f-250">This includes the temporary registers and texture registers for some of the shader versions.</span></span>

> [!Note]  
>
> -   <span data-ttu-id="f088f-251">Für Version 1 4 des Pixelshader \_ sind Texturregister RO für Texturadressierungsanweisungen, und Texturregister können weder aus gelesen noch von arithmetischen Anweisungen in geschrieben werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-251">For pixel shader version 1\_4, texture registers are RO for texture addressing instructions, and texture registers can be neither read from nor written to by arithmetic instructions.</span></span> <span data-ttu-id="f088f-252">Da Texturregister zu Texturkoordinatenregistern geworden sind, ist ro-Zugriff keine Regression der vorherigen Funktionalität.</span><span class="sxs-lookup"><span data-stu-id="f088f-252">Also, because texture registers have become texture coordinate registers, having RO access is not a regression of previous functionality.</span></span>

 

## <a name="range"></a><span data-ttu-id="f088f-253">Range</span><span class="sxs-lookup"><span data-stu-id="f088f-253">Range</span></span>

<span data-ttu-id="f088f-254">Der Bereich ist der maximale und minimale Registerdatenwert.</span><span class="sxs-lookup"><span data-stu-id="f088f-254">The range is the maximum and minimum register data value.</span></span> <span data-ttu-id="f088f-255">Die Bereiche variieren je nach Typ des Registers.</span><span class="sxs-lookup"><span data-stu-id="f088f-255">The ranges vary based on the type of register.</span></span> <span data-ttu-id="f088f-256">Die Bereiche für einige der Register können über die Geräteobergrenzen mit [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps)abgefragt werden.</span><span class="sxs-lookup"><span data-stu-id="f088f-256">The ranges for some of the registers can be queried from the device caps using [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span></span>



| <span data-ttu-id="f088f-257">Name</span><span class="sxs-lookup"><span data-stu-id="f088f-257">Name</span></span> | <span data-ttu-id="f088f-258">type</span><span class="sxs-lookup"><span data-stu-id="f088f-258">Type</span></span>               | <span data-ttu-id="f088f-259">Range</span><span class="sxs-lookup"><span data-stu-id="f088f-259">Range</span></span>                                               | <span data-ttu-id="f088f-260">Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-260">Versions</span></span>     |
|------|--------------------|-----------------------------------------------------|--------------|
| <span data-ttu-id="f088f-261">c\#</span><span class="sxs-lookup"><span data-stu-id="f088f-261">c\#</span></span>  | <span data-ttu-id="f088f-262">Konstantenregister</span><span class="sxs-lookup"><span data-stu-id="f088f-262">Constant register</span></span>  | <span data-ttu-id="f088f-263">-1 bis +1</span><span class="sxs-lookup"><span data-stu-id="f088f-263">-1 to +1</span></span>                                            | <span data-ttu-id="f088f-264">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-264">All versions</span></span> |
| <span data-ttu-id="f088f-265">R\#</span><span class="sxs-lookup"><span data-stu-id="f088f-265">r\#</span></span>  | <span data-ttu-id="f088f-266">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="f088f-266">Temporary register</span></span> | <span data-ttu-id="f088f-267">\- PixelShader1xMaxValue bis + PixelShader1xMaxValue</span><span class="sxs-lookup"><span data-stu-id="f088f-267">\- PixelShader1xMaxValue to + PixelShader1xMaxValue</span></span> | <span data-ttu-id="f088f-268">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-268">All versions</span></span> |
| <span data-ttu-id="f088f-269">T\#</span><span class="sxs-lookup"><span data-stu-id="f088f-269">t\#</span></span>  | <span data-ttu-id="f088f-270">Texturregister</span><span class="sxs-lookup"><span data-stu-id="f088f-270">Texture register</span></span>   | <span data-ttu-id="f088f-271">\- MaxTextureRepeat zu + MaxTextureRepeat</span><span class="sxs-lookup"><span data-stu-id="f088f-271">\- MaxTextureRepeat to + MaxTextureRepeat</span></span>           | <span data-ttu-id="f088f-272">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-272">All versions</span></span> |
| <span data-ttu-id="f088f-273">V\#</span><span class="sxs-lookup"><span data-stu-id="f088f-273">v\#</span></span>  | <span data-ttu-id="f088f-274">Farbregister</span><span class="sxs-lookup"><span data-stu-id="f088f-274">Color register</span></span>     | <span data-ttu-id="f088f-275">0 bis 1</span><span class="sxs-lookup"><span data-stu-id="f088f-275">0 to 1</span></span>                                              | <span data-ttu-id="f088f-276">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="f088f-276">All versions</span></span> |



 

<span data-ttu-id="f088f-277">Frühe Pixel-Shaderhardware stellt Daten in Registern mithilfe einer Festen Punktzahl dar.</span><span class="sxs-lookup"><span data-stu-id="f088f-277">Early pixel shader hardware represents data in registers using a fixed-point number.</span></span> <span data-ttu-id="f088f-278">Dadurch wird die Genauigkeit für den Bruchteil einer Zahl auf maximal acht Bits beschränkt.</span><span class="sxs-lookup"><span data-stu-id="f088f-278">This limits precision to a maximum of approximately eight bits for the fractional part of a number.</span></span> <span data-ttu-id="f088f-279">Beachten Sie dies beim Entwerfen eines Shaders.</span><span class="sxs-lookup"><span data-stu-id="f088f-279">Keep this in mind when designing a shader.</span></span>

<span data-ttu-id="f088f-280">Für die Pixel-Shaderversion \_ 1 1 bis 1 3 muss \_ MaxTextureRepeat mindestens eins sein.</span><span class="sxs-lookup"><span data-stu-id="f088f-280">For pixel shader version 1\_1 to 1\_3, MaxTextureRepeat must be a minimum of one.</span></span> <span data-ttu-id="f088f-281">Für 1 \_ 4 muss MaxTextureRepeat mindestens acht sein.</span><span class="sxs-lookup"><span data-stu-id="f088f-281">For 1\_4, MaxTextureRepeat must be a minimum of eight.</span></span>

<span data-ttu-id="f088f-282">Weitere Informationen zu PixelShader1xMaxValue finden Sie unter [**D3DCAPS9.**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9)</span><span class="sxs-lookup"><span data-stu-id="f088f-282">See [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) for more information about PixelShader1xMaxValue.</span></span>

## <a name="related-topics"></a><span data-ttu-id="f088f-283">Zugehörige Themen</span><span class="sxs-lookup"><span data-stu-id="f088f-283">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="f088f-284">Register</span><span class="sxs-lookup"><span data-stu-id="f088f-284">Registers</span></span>](dx9-graphics-reference-asm-ps-registers.md)
</dt> </dl>

 

 
