Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 17:24:13 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.186        0.000                      0                  220        2.850        0.000                       0                   957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.186        0.000                      0                  220        2.850        0.000                       0                   441  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[160]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.228ns (24.540%)  route 3.776ns (75.460%))
  Logic Levels:           9  (LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.007 - 6.250 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.237ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         2.125     3.266    shift_reg_tap_i/clk_c
    SLICE_X95Y477        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.363 r  shift_reg_tap_i/sr_p.sr_1[160]/Q
                         net (fo=37, routed)          0.510     3.873    dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/input_slr_20
    SLICE_X97Y478        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.971 r  dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=55, routed)          0.704     4.675    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_23_0
    SLICE_X95Y470        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.826 r  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=2, routed)           0.348     5.174    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/idx_9[4]
    SLICE_X96Y470        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.289 r  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=3, routed)           0.320     5.609    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/idx_8_0
    SLICE_X95Y469        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.707 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=2, routed)           0.422     6.129    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_143_0
    SLICE_X98Y468        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     6.293 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=4, routed)           0.431     6.724    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_31_0
    SLICE_X100Y467       LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     6.860 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.162     7.022    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_60_0
    SLICE_X100Y470       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.135 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.176     7.311    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_120_0
    SLICE_X102Y469       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.374 r  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=3, routed)           0.435     7.809    dut_inst/idx[4]
    SLICE_X105Y475       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     8.002 r  dut_inst/.delname._x_14.ALTB_lut6_2_o6_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.268     8.270    shift_reg_tap_o/ALTB_lut6_2_o5_0_0
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         1.927     9.007    shift_reg_tap_o/clk_c
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/C
                         clock pessimism              0.457     9.464    
                         clock uncertainty           -0.035     9.429    
    SLICE_X103Y477       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     9.456    shift_reg_tap_o/sr_p.sr_1[145]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[160]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.228ns (24.540%)  route 3.776ns (75.460%))
  Logic Levels:           9  (LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.007 - 6.250 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.237ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         2.125     3.266    shift_reg_tap_i/clk_c
    SLICE_X95Y477        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.363 f  shift_reg_tap_i/sr_p.sr_1[160]/Q
                         net (fo=37, routed)          0.510     3.873    dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/input_slr_20
    SLICE_X97Y478        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.971 f  dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=55, routed)          0.704     4.675    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_23_0
    SLICE_X95Y470        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.826 r  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=2, routed)           0.348     5.174    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/idx_9[4]
    SLICE_X96Y470        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.289 r  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=3, routed)           0.320     5.609    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/idx_8_0
    SLICE_X95Y469        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.707 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=2, routed)           0.422     6.129    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_143_0
    SLICE_X98Y468        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     6.293 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=4, routed)           0.431     6.724    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_31_0
    SLICE_X100Y467       LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     6.860 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.162     7.022    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_60_0
    SLICE_X100Y470       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.135 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.176     7.311    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_120_0
    SLICE_X102Y469       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.374 r  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=3, routed)           0.435     7.809    dut_inst/idx[4]
    SLICE_X105Y475       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     8.002 r  dut_inst/.delname._x_14.ALTB_lut6_2_o6_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.268     8.270    shift_reg_tap_o/ALTB_lut6_2_o5_0_0
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         1.927     9.007    shift_reg_tap_o/clk_c
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/C
                         clock pessimism              0.457     9.464    
                         clock uncertainty           -0.035     9.429    
    SLICE_X103Y477       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     9.456    shift_reg_tap_o/sr_p.sr_1[145]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[160]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.228ns (24.540%)  route 3.776ns (75.460%))
  Logic Levels:           9  (LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.007 - 6.250 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.237ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         2.125     3.266    shift_reg_tap_i/clk_c
    SLICE_X95Y477        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.363 r  shift_reg_tap_i/sr_p.sr_1[160]/Q
                         net (fo=37, routed)          0.510     3.873    dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/input_slr_20
    SLICE_X97Y478        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.971 r  dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=55, routed)          0.704     4.675    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_23_0
    SLICE_X95Y470        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.826 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=2, routed)           0.348     5.174    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/idx_9[4]
    SLICE_X96Y470        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.289 f  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=3, routed)           0.320     5.609    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/idx_8_0
    SLICE_X95Y469        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.707 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=2, routed)           0.422     6.129    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_143_0
    SLICE_X98Y468        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     6.293 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=4, routed)           0.431     6.724    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_31_0
    SLICE_X100Y467       LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     6.860 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.162     7.022    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_60_0
    SLICE_X100Y470       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.135 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.176     7.311    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_120_0
    SLICE_X102Y469       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.374 f  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=3, routed)           0.435     7.809    dut_inst/idx[4]
    SLICE_X105Y475       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     8.002 f  dut_inst/.delname._x_14.ALTB_lut6_2_o6_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.268     8.270    shift_reg_tap_o/ALTB_lut6_2_o5_0_0
    SLICE_X103Y477       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         1.927     9.007    shift_reg_tap_o/clk_c
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/C
                         clock pessimism              0.457     9.464    
                         clock uncertainty           -0.035     9.429    
    SLICE_X103Y477       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     9.456    shift_reg_tap_o/sr_p.sr_1[145]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[160]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.228ns (24.540%)  route 3.776ns (75.460%))
  Logic Levels:           9  (LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.007 - 6.250 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.237ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         2.125     3.266    shift_reg_tap_i/clk_c
    SLICE_X95Y477        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.363 f  shift_reg_tap_i/sr_p.sr_1[160]/Q
                         net (fo=37, routed)          0.510     3.873    dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/input_slr_20
    SLICE_X97Y478        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.971 f  dut_inst/stage_g.1.pair_g.7.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=55, routed)          0.704     4.675    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_23_0
    SLICE_X95Y470        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.826 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=2, routed)           0.348     5.174    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/idx_9[4]
    SLICE_X96Y470        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.289 f  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=3, routed)           0.320     5.609    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/idx_8_0
    SLICE_X95Y469        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.707 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=2, routed)           0.422     6.129    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_143_0
    SLICE_X98Y468        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     6.293 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=4, routed)           0.431     6.724    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_31_0
    SLICE_X100Y467       LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     6.860 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.162     7.022    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_60_0
    SLICE_X100Y470       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.135 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.176     7.311    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_120_0
    SLICE_X102Y469       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.374 f  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=3, routed)           0.435     7.809    dut_inst/idx[4]
    SLICE_X105Y475       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     8.002 f  dut_inst/.delname._x_14.ALTB_lut6_2_o6_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.268     8.270    shift_reg_tap_o/ALTB_lut6_2_o5_0_0
    SLICE_X103Y477       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         1.927     9.007    shift_reg_tap_o/clk_c
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/C
                         clock pessimism              0.457     9.464    
                         clock uncertainty           -0.035     9.429    
    SLICE_X103Y477       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     9.456    shift_reg_tap_o/sr_p.sr_1[145]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[200]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.012ns (20.387%)  route 3.952ns (79.613%))
  Logic Levels:           9  (LUT2=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.007 - 6.250 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.237ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         2.134     3.275    shift_reg_tap_i/clk_c
    SLICE_X94Y471        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y471        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.374 f  shift_reg_tap_i/sr_p.sr_1[200]/Q
                         net (fo=42, routed)          0.266     3.640    dut_inst/input_slr[200]
    SLICE_X92Y470        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     3.702 f  dut_inst/.delname._x_119.ALTB_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=11, routed)          0.573     4.275    dut_inst/pt_9[0]
    SLICE_X96Y477        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     4.391 r  dut_inst/.delname._x_109.ALTB[0]/O
                         net (fo=28, routed)          0.372     4.763    dut_inst/un1_b_i_20
    SLICE_X95Y475        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     4.804 r  dut_inst/.delname._x_93.ALTB[0]/O
                         net (fo=27, routed)          0.578     5.382    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/un1_b_i_22
    SLICE_X96Y470        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.481 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.501     5.982    dut_inst/stage_g.5.pair_g.8.csn_cmp_inst/idx_109_0
    SLICE_X95Y464        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.142     6.124 r  dut_inst/stage_g.5.pair_g.8.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=4, routed)           0.621     6.745    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_30[4]
    SLICE_X100Y467       LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     6.829 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.162     6.991    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_60_0
    SLICE_X100Y470       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.104 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.176     7.280    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_120_0
    SLICE_X102Y469       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.343 r  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=3, routed)           0.435     7.778    dut_inst/idx[4]
    SLICE_X105Y475       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     7.971 r  dut_inst/.delname._x_14.ALTB_lut6_2_o6_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.268     8.239    shift_reg_tap_o/ALTB_lut6_2_o5_0_0
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=440, routed)         1.927     9.007    shift_reg_tap_o/clk_c
    SLICE_X103Y477       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[145]/C
                         clock pessimism              0.457     9.464    
                         clock uncertainty           -0.035     9.429    
    SLICE_X103Y477       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     9.456    shift_reg_tap_o/sr_p.sr_1[145]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  1.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y475   shift_reg_tap_i/sr_p.sr_1[103]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y475   shift_reg_tap_i/sr_p.sr_1[104]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y475   shift_reg_tap_i/sr_p.sr_1[105]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y476   shift_reg_tap_i/sr_p.sr_1[106]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[177]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[134]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[155]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[167]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y474   shift_reg_tap_i/sr_p.sr_1[111]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y475   shift_reg_tap_i/sr_p.sr_1[103]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y461   shift_reg_tap_i/sr_p.sr_1[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y476   shift_reg_tap_i/sr_p.sr_1[116]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y475   shift_reg_tap_i/sr_p.sr_1[119]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y461   shift_reg_tap_i/sr_p.sr_1[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X94Y470          lsfr_1/shiftreg_vector[207]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X94Y470          lsfr_1/shiftreg_vector[208]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X94Y472          lsfr_1/shiftreg_vector[209]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y462          lsfr_1/shiftreg_vector[20]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y462          lsfr_1/shiftreg_vector[21]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y462          lsfr_1/shiftreg_vector[22]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y472          lsfr_1/shiftreg_vector[209]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y462          lsfr_1/shiftreg_vector[20]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y472          lsfr_1/shiftreg_vector[210]/C



