verilog xil_defaultlib --include "../../../../../../fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ipshared/dcd4/hdl/verilog" --include "../../../../../../fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ipshared/ec67/hdl" --include "../../../../NTT_Vivado.srcs/sources_1/bd/NTT/ipshared/ec67/hdl" \
"../../../bd/NTT/sim/NTT.v" \
"d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/NTT_axi_pcie3_0_0_sim_netlist.v" \
"d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_xbar_0/NTT_xbar_0_sim_netlist.v" \
"d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_bram_ctrl_0_0/NTT_axi_bram_ctrl_0_0_sim_netlist.v" \
"d:/NTT_Xilinx/NTT_Vivado/NTT_Vivado.srcs/sources_1/bd/NTT/ip/NTT_util_ds_buf_0/NTT_util_ds_buf_0_sim_netlist.v" \
"d:/NTT_Xilinx/NTT_Vivado/NTT_Vivado.srcs/sources_1/bd/NTT/ip/NTT_auto_ds_0/NTT_auto_ds_0_sim_netlist.v" \
"../../../bd/NTT/ip/NTT_s00_mmu_0/sim/NTT_s00_mmu_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
