
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -667.90

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -6.88

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -6.88

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.r0.rcnt[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.r0.rcnt[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.r0.rcnt[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.08    0.32    0.32 v u0.r0.rcnt[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         u0.r0.rcnt[0] (net)
                  0.08    0.00    0.32 v _24438_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    0.40 ^ _24438_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00417_ (net)
                  0.06    0.00    0.40 ^ u0.r0.rcnt[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.r0.rcnt[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa02_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   104    0.25    2.29    1.86    1.86 ^ ld_r$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ld_r (net)
                  2.29    0.00    1.86 ^ _14981_/A (sky130_fd_sc_hd__inv_2)
   104    0.44    1.12    1.71    3.58 v _14981_/Y (sky130_fd_sc_hd__inv_2)
                                         _05879_ (net)
                  1.12    0.00    3.58 v _16230_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.27    0.34    3.91 v _16230_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _07098_ (net)
                  0.27    0.00    3.91 v _16231_/B (sky130_fd_sc_hd__xnor2_1)
    85    0.20    4.16    3.18    7.09 ^ _16231_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _07099_ (net)
                  4.16    0.00    7.09 ^ _16232_/A (sky130_fd_sc_hd__clkinv_1)
    73    0.16    1.52    2.55    9.64 v _16232_/Y (sky130_fd_sc_hd__clkinv_1)
                                         _07100_ (net)
                  1.52    0.00    9.64 v _16334_/A (sky130_fd_sc_hd__nor2_1)
    10    0.02    0.56    0.81   10.45 ^ _16334_/Y (sky130_fd_sc_hd__nor2_1)
                                         _07199_ (net)
                  0.56    0.00   10.45 ^ _16760_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.15    0.13   10.59 v _16760_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _07617_ (net)
                  0.15    0.00   10.59 v _16763_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.22    0.19   10.78 ^ _16763_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _07620_ (net)
                  0.22    0.00   10.78 ^ _16768_/A2 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.35    0.11   10.89 v _16768_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _07625_ (net)
                  0.35    0.00   10.89 v _16798_/A2 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.25    0.38   11.27 ^ _16798_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _00055_ (net)
                  0.25    0.00   11.27 ^ sa02_sr[7]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.27   data arrival time

                  0.00    4.50    4.50   clock clk (rise edge)
                          0.00    4.50   clock network delay (ideal)
                          0.00    4.50   clock reconvergence pessimism
                                  4.50 ^ sa02_sr[7]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.39   library setup time
                                  4.39   data required time
-----------------------------------------------------------------------------
                                  4.39   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -6.88   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa02_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   104    0.25    2.29    1.86    1.86 ^ ld_r$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ld_r (net)
                  2.29    0.00    1.86 ^ _14981_/A (sky130_fd_sc_hd__inv_2)
   104    0.44    1.12    1.71    3.58 v _14981_/Y (sky130_fd_sc_hd__inv_2)
                                         _05879_ (net)
                  1.12    0.00    3.58 v _16230_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.27    0.34    3.91 v _16230_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _07098_ (net)
                  0.27    0.00    3.91 v _16231_/B (sky130_fd_sc_hd__xnor2_1)
    85    0.20    4.16    3.18    7.09 ^ _16231_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _07099_ (net)
                  4.16    0.00    7.09 ^ _16232_/A (sky130_fd_sc_hd__clkinv_1)
    73    0.16    1.52    2.55    9.64 v _16232_/Y (sky130_fd_sc_hd__clkinv_1)
                                         _07100_ (net)
                  1.52    0.00    9.64 v _16334_/A (sky130_fd_sc_hd__nor2_1)
    10    0.02    0.56    0.81   10.45 ^ _16334_/Y (sky130_fd_sc_hd__nor2_1)
                                         _07199_ (net)
                  0.56    0.00   10.45 ^ _16760_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.15    0.13   10.59 v _16760_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _07617_ (net)
                  0.15    0.00   10.59 v _16763_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.22    0.19   10.78 ^ _16763_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _07620_ (net)
                  0.22    0.00   10.78 ^ _16768_/A2 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.35    0.11   10.89 v _16768_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _07625_ (net)
                  0.35    0.00   10.89 v _16798_/A2 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.25    0.38   11.27 ^ _16798_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _00055_ (net)
                  0.25    0.00   11.27 ^ sa02_sr[7]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.27   data arrival time

                  0.00    4.50    4.50   clock clk (rise edge)
                          0.00    4.50   clock network delay (ideal)
                          0.00    4.50   clock reconvergence pessimism
                                  4.50 ^ sa02_sr[7]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.39   library setup time
                                  4.39   data required time
-----------------------------------------------------------------------------
                                  4.39   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -6.88   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.19e-03   1.91e-03   4.91e-09   1.01e-02   5.6%
Combinational          7.64e-02   9.44e-02   2.43e-08   1.71e-01  94.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.46e-02   9.63e-02   2.92e-08   1.81e-01 100.0%
                          46.8%      53.2%       0.0%
