
// File generated by darts version O-2018.09#f5599cac26#190121, Tue May 28 10:43:39 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// darts -B -I../lib +p -d -h -I../lib/runtime/include -D__tct_patch__=300 +Ihex +u Release/sum_abs_diff tmicro

// Release: ipd O-2018.09-SP3
	     0      "0010010000011010" // 	mvi sp,1 /* MW 2 */
	     1      "0000000000000001" // /* MW 1 */
	     2      "0010111010011000" // 	cl 18 /* MW 2 */
	     3      "0000000000010010" // /* MW 1 */
	     4      "0010111000000000" // 	nop 
	     5      "0010110111111111" // 	jr -1
	     6      "0011000000000000" // 	mvib r0,0
	     7      "0000111010011000" // 	le r3,r0
	     8      "0010111100000111" // 	jcr 7
	     9      "0010111011011011" // 	do r3,16 /* MW 2 */
	    10      "0000000000010000" // /* MW 1 */
	    11      "0010111000000000" // 	nop 
	    12      "0100000001010100" // 	ld r4,dm(r1++)
	    13      "0100000010010101" // 	ld r5,dm(r2++)
	    14      "0000010100100101" // 	sub r4,r4,r5
	    15      "1100000100100000" // 	ext_abs r4,r4
	    16 .noswbrkpt       "0000000000000100" // 	add r0,r0,r4
	    17      "0010111010111000" // 	rt 
	    18      "0101000001010000" // 	addb sp, 5
	    19      "0111111111000001" // 	st r1,dm(sp-4)
	    20      "0111111111011011" // 	st lr,dm(sp-3)
	    21      "0111111110110000" // 	st r0,dm(sp-5)
	    22      "0010010000010010" // 	mvi r2,8202 /* MW 2 */
	    23      "0010000000001010" // /* MW 1 */
	    24      "0011000010100011" // 	mvib r3,10
	    25      "0010010000010001" // 	mvi r1,8192 /* MW 2 */
	    26      "0010000000000000" // /* MW 1 */
	    27      "0010111010011000" // 	cl 6 /* MW 2 */
	    28      "0000000000000110" // /* MW 1 */
	    29      "0110111110110010" // 	ld r2,dm(sp-5)
	    30      "0000010000000010" // 	sub r0,r0,r2
	    31      "0110111111000010" // 	ld r2,dm(sp-4)
	    32      "0000011010001010" // 	subb r2,r1,r2
	    33      "0111111111110010" // 	st r2,dm(sp-1)
	    34      "0111111111100000" // 	st r0,dm(sp-2)
	    35      "0010010000010001" // 	mvi r1,8212 /* MW 2 */
	    36      "0010000000010100" // /* MW 1 */
	    37      "0010111010011000" // 	cl 63 /* MW 2 */
	    38      "0000000000111111" // /* MW 1 */
	    39      "0110111111011011" // 	ld lr,dm(sp-3)
	    40      "0010111011000000" // 	rtd 
	    41      "0011000000000000" // 	mvib r0,0
	    42      "0101111110110000" // 	addb sp, -5
	    43      "0010111010111000" // 	rt 
	    44      "0101000100110000" // 	addb sp, 19
	    45      "0010010100001010" // 	mv r0,sp
	    46      "0011111011010100" // 	mvib r4,-19
	    47      "0100000001000101" // 	ld r5,dm(r1)
	    48      "0000000000000100" // 	add r0,r0,r4
	    49      "0011111111110001" // 	mvib r1,-1
	    50      "0011000000100100" // 	mvib r4,2
	    51      "0111111111111011" // 	st lr,dm(sp-1)
	    52      "0111111011100101" // 	st r5,dm(sp-18)
	    53      "0111111100100010" // 	st r2,dm(sp-14)
	    54      "0111111111100011" // 	st r3,dm(sp-2)
	    55      "0111111011110001" // 	st r1,dm(sp-17)
	    56      "0100001000000100" // 	st r4,dm(r0)
	    57      "0010111010011000" // 	cl 43 /* MW 2 */
	    58      "0000000000101011" // /* MW 1 */
	    59      "0110111111111011" // 	ld lr,dm(sp-1)
	    60      "0010111011000000" // 	rtd 
	    61      "0110111011110000" // 	ld r0,dm(sp-17)
	    62      "0101111011010000" // 	addb sp, -19
	    63      "0010010000010000" // 	mvi r0,8270 /* MW 2 */
	    64      "0010000001001110" // /* MW 1 */
	    65      "0010010100111010" // 	mv r3,sp
	    66      "0011000000000100" // 	mvib r4,0
	    67      "0010010100100001" // 	mv r2,r1
	    68      "0100000000000001" // 	ld r1,dm(r0)
	    69      "0000000011011100" // 	add r3,r3,r4
	    70      "0010111010000000" // 	j 44 /* MW 2 */
	    71      "0000000000101100" // /* MW 1 */
