WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000002 cycles: 252805 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000002 cycles: 252805 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 3886744 cumulative IPC: 0.2573 (Simulation time: 00 hr 00 min 32 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 3886744 cumulative IPC: 0.2573 (Simulation time: 00 hr 00 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2573 instructions: 1000001 cycles: 3886744
CPU 0 Branch Prediction Accuracy: 96.62% MPKI: 8.322 Average ROB Occupancy at Mispredict: 62.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.29
BRANCH_DIRECT_CALL: 0.009
BRANCH_INDIRECT_CALL: 0.004
BRANCH_RETURN: 0.012

LLC TOTAL        ACCESS:      62781 HIT:      27758 MISS:      35023
LLC LOAD         ACCESS:      26269 HIT:       6167 MISS:      20102
LLC RFO          ACCESS:      16640 HIT:       1881 MISS:      14759
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      19681 HIT:      19679 MISS:          2
LLC TRANSLATION  ACCESS:        191 HIT:         31 MISS:        160
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 675.4 cycles
cpu0_DTLB TOTAL        ACCESS:     201794 HIT:     190621 MISS:      11173
cpu0_DTLB LOAD         ACCESS:     201794 HIT:     190621 MISS:      11173
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.33 cycles
cpu0_ITLB TOTAL        ACCESS:         68 HIT:         61 MISS:          7
cpu0_ITLB LOAD         ACCESS:         68 HIT:         61 MISS:          7
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 230.3 cycles
cpu0_L1D TOTAL        ACCESS:     225247 HIT:      56789 MISS:     168458
cpu0_L1D LOAD         ACCESS:     178754 HIT:      45147 MISS:     133607
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45655 HIT:      11137 MISS:      34518
cpu0_L1D TRANSLATION  ACCESS:        838 HIT:        505 MISS:        333
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 143 cycles
cpu0_L1I TOTAL        ACCESS:         78 HIT:         25 MISS:         53
cpu0_L1I LOAD         ACCESS:         78 HIT:         25 MISS:         53
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 307 cycles
cpu0_L2C TOTAL        ACCESS:      86246 HIT:      43144 MISS:      43102
cpu0_L2C LOAD         ACCESS:      46336 HIT:      20065 MISS:      26271
cpu0_L2C RFO          ACCESS:      16642 HIT:          2 MISS:      16640
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      22938 HIT:      22938 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        330 HIT:        139 MISS:        191
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 569.7 cycles
cpu0_STLB TOTAL        ACCESS:       3644 HIT:       2810 MISS:        834
cpu0_STLB LOAD         ACCESS:       3644 HIT:       2810 MISS:        834
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 465.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16613
  ROW_BUFFER_MISS:      18408
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        706
  FULL:      11649
