#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 17 19:17:26 2019
# Process ID: 11724
# Current directory: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11412 C:\Users\plane\Documents\ETSIT\DSED\PROYECTO\dsed_audio\dsed_audio.xpr
# Log file: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/vivado.log
# Journal file: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 827.523 ; gain = 89.051
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 17 19:18:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Thu Jan 17 19:18:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property used_in_synthesis false [get_files  {{C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/Telegram Desktop/controller_system_tb_play.vhd}}]
set_property top controlador [current_fileset]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 17 19:28:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Thu Jan 17 19:28:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
close_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 17 19:34:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top pwm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pwm_tb_vlog.prj"
"xvhdl --incr --relax -prj pwm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_global_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_global_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pwm_tb_behav xil_defaultlib.pwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package work.package_dsed
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_tb
Built simulation snapshot pwm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/pwm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/pwm_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 17 19:37:41 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 17 19:37:41 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1546.195 ; gain = 0.047
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_tb_behav -key {Behavioral:sim_1:Functional:pwm_tb} -tclbatch {pwm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pwm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1561.500 ; gain = 17.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.961 ; gain = 0.000
set_property top audio_interface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_interface_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_interface_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_interface_tb_behav xil_defaultlib.audio_interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package work.package_dsed
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface_tb
Built simulation snapshot audio_interface_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/audio_interface_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/audio_interface_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 17 19:39:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 17 19:39:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_interface_tb_behav -key {Behavioral:sim_1:Functional:audio_interface_tb} -tclbatch {audio_interface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.961 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1569.340 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.441 ; gain = 0.000
set_property top audio_global_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz_clk_12Mhz_clk_wiz [clk_12mhz_clk_12mhz_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz [clk_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_filter [control_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_mux [ram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized9\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized9\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized10\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized10\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized11\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized11\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized12\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized12\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized13\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized13\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized14\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized14\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized15\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized15\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized16\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized16\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized17\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized17\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized18\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized18\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized0\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized0\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized19\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized19\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized20\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized20\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized21\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized21\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized22\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized22\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized23\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized23\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized24\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized24\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized25\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized25\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized26\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized26\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized27\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized27\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized28\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized28\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized1\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized1\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized29\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized29\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized30\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized30\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized31\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized31\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized32\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized32\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized33\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized33\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized34\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized34\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized35\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized35\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized36\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized36\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized37\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized37\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized38\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized38\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized2\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized2\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized39\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized39\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized40\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized40\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized41\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized41\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized42\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized42\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized43\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized43\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized44\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized44\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized45\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized45\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized46\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized46\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized47\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized47\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized48\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized48\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized3\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized3\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized49\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized49\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized50\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized50\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized51\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized51\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized52\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized52\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized53\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized53\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized54\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized54\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized55\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized55\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized56\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized56\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized57\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized57\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized58\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized58\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized4\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized4\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized59\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized59\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized60\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized60\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized61\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized61\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized62\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized62\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized5\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized5\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized6\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized6\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized7\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized7\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized8\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized8\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth [ram_blk_mem_gen_v8_4_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1 [ram_blk_mem_gen_v8_4_1_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_system [controller_system_default]
Compiling architecture behavioral of entity xil_defaultlib.bit_converter [bit_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_global_tb
Built simulation snapshot audio_global_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/audio_global_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/audio_global_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 17 19:46:32 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 17 19:46:32 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1574.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1575.988 ; gain = 1.547
run 3 ms+
ERROR: [#UNDEF] Time unit ms+ is incorrect
run 3 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.645 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1580.887 ; gain = 0.281
INFO: [Common 17-344] 'run' was cancelled
set_property top en_4_cycles_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'en_4_cycles_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj en_4_cycles_tb_vlog.prj"
"xvhdl --incr --relax -prj en_4_cycles_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot en_4_cycles_tb_behav xil_defaultlib.en_4_cycles_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles_tb
Built simulation snapshot en_4_cycles_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/en_4_cycles_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim/xsim.dir/en_4_cycles_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 17 20:04:15 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 17 20:04:15 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.660 ; gain = 1.125
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "en_4_cycles_tb_behav -key {Behavioral:sim_1:Functional:en_4_cycles_tb} -tclbatch {en_4_cycles_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source en_4_cycles_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'en_4_cycles_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.035 ; gain = 9.535
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1595.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.219 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
restart
ERROR: [Simulator 45-11] The simulation is in a state in which it cannot execute the requested operation.  If you are attempting to re-launch the simulation after code changes, please correct any compilation errors reported in the log and retry the re-launch.
run 3 ms
ERROR: [Simulator 45-11] The simulation is in a state in which it cannot execute the requested operation.  If you are attempting to re-launch the simulation after code changes, please correct any compilation errors reported in the log and retry the re-launch.
set_property top audio_global_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_global_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_global_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz_clk_12Mhz_clk_wiz [clk_12mhz_clk_12mhz_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz [clk_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_filter [control_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_mux [ram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized9\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized9\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized10\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized10\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized11\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized11\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized12\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized12\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized13\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized13\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized14\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized14\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized15\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized15\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized16\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized16\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized17\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized17\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized18\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized18\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized0\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized0\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized19\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized19\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized20\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized20\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized21\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized21\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized22\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized22\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized23\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized23\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized24\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized24\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized25\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized25\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized26\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized26\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized27\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized27\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized28\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized28\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized1\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized1\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized29\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized29\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized30\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized30\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized31\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized31\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized32\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized32\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized33\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized33\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized34\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized34\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized35\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized35\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized36\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized36\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized37\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized37\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized38\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized38\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized2\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized2\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized39\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized39\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized40\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized40\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized41\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized41\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized42\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized42\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized43\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized43\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized44\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized44\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized45\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized45\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized46\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized46\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized47\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized47\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized48\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized48\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized3\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized3\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized49\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized49\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized50\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized50\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized51\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized51\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized52\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized52\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized53\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized53\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized54\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized54\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized55\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized55\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized56\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized56\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized57\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized57\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized58\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized58\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized4\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized4\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized59\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized59\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized60\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized60\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized61\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized61\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized62\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized62\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized5\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized5\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized6\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized6\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized7\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized7\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized8\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized8\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth [ram_blk_mem_gen_v8_4_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1 [ram_blk_mem_gen_v8_4_1_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_system [controller_system_default]
Compiling architecture behavioral of entity xil_defaultlib.bit_converter [bit_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_global_tb
Built simulation snapshot audio_global_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1597.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.219 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1597.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1597.219 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Jan 17 21:15:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Thu Jan 17 21:15:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 21:23:06 2019...
