GATE "LOGIC0" 0 O=CONST0;
GATE "LOGIC1" 0 O=CONST1;

GATE "AND" 1 O = I1 * I2;
  PIN I1 NONINV 0 0 0 0 0 0 
  PIN I2 NONINV 0 0 0 0 0 0

GATE "OR" 1 O = I1 + I2;
  PIN I1 NONINV 0 0 0 0 0 0 
  PIN I2 NONINV 0 0 0 0 0 0 

GATE "XOR" 1 O = I1 * !I2 + I2 * !I1;
  PIN I1 NONINV 0 0 0 0 0 0
  PIN I2 NONINV 0 0 0 0 0 0

GATE "NOR" 1 O = !(I1 + I2);
  PIN I1 NONINV 0 0 0 0 0 0 
  PIN I2 NONINV 0 0 0 0 0 0 

GATE "NAND" 1 O = !(I1 * I2);
  PIN I1 NONINV 0 0 0 0 0 0 
  PIN I2 NONINV 0 0 0 0 0 0 

