{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 00:56:43 2022 " "Info: Processing started: Mon Jan 03 00:56:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register IR:inst\|ir\[0\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 25.21 MHz 39.674 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.21 MHz between source register \"IR:inst\|ir\[0\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 39.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.569 ns + Longest register memory " "Info: + Longest register to memory delay is 19.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[0\] 1 REG LCFF_X19_Y4_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.651 ns) 2.225 ns con_signal:inst12\|always0~25 2 COMB LCCOMB_X18_Y7_N24 7 " "Info: 2: + IC(1.574 ns) + CELL(0.651 ns) = 2.225 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 7; COMB Node = 'con_signal:inst12\|always0~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.650 ns) 3.309 ns con_signal:inst12\|reg_ra\[0\]~4 3 COMB LCCOMB_X18_Y7_N6 16 " "Info: 3: + IC(0.434 ns) + CELL(0.650 ns) = 3.309 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.206 ns) 4.959 ns reg_group:inst4\|s\[2\]~34 4 COMB LCCOMB_X20_Y6_N30 1 " "Info: 4: + IC(1.444 ns) + CELL(0.206 ns) = 4.959 ns; Loc. = LCCOMB_X20_Y6_N30; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[2\]~34'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 6.251 ns reg_group:inst4\|s\[2\]~35 5 COMB LCCOMB_X21_Y7_N20 7 " "Info: 5: + IC(1.086 ns) + CELL(0.206 ns) = 6.251 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[2\]~35'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.621 ns) 8.742 ns ALU:inst5\|Add1~5 6 COMB LCCOMB_X13_Y5_N10 2 " "Info: 6: + IC(1.870 ns) + CELL(0.621 ns) = 8.742 ns; Loc. = LCCOMB_X13_Y5_N10; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.828 ns ALU:inst5\|Add1~7 7 COMB LCCOMB_X13_Y5_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.828 ns; Loc. = LCCOMB_X13_Y5_N12; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~5 ALU:inst5|Add1~7 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.018 ns ALU:inst5\|Add1~9 8 COMB LCCOMB_X13_Y5_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 9.018 ns; Loc. = LCCOMB_X13_Y5_N14; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst5|Add1~7 ALU:inst5|Add1~9 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.104 ns ALU:inst5\|Add1~11 9 COMB LCCOMB_X13_Y5_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.104 ns; Loc. = LCCOMB_X13_Y5_N16; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~11'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~9 ALU:inst5|Add1~11 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.610 ns ALU:inst5\|Add1~12 10 COMB LCCOMB_X13_Y5_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 9.610 ns; Loc. = LCCOMB_X13_Y5_N18; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~11 ALU:inst5|Add1~12 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.206 ns) 10.914 ns ALU:inst5\|t\[6\]~40 11 COMB LCCOMB_X17_Y5_N8 1 " "Info: 11: + IC(1.098 ns) + CELL(0.206 ns) = 10.914 ns; Loc. = LCCOMB_X17_Y5_N8; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~40'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { ALU:inst5|Add1~12 ALU:inst5|t[6]~40 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.206 ns) 12.137 ns ALU:inst5\|t\[6\]~42 12 COMB LCCOMB_X21_Y5_N0 1 " "Info: 12: + IC(1.017 ns) + CELL(0.206 ns) = 12.137 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~42'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 12.715 ns ALU:inst5\|t\[6\]~43 13 COMB LCCOMB_X21_Y5_N28 1 " "Info: 13: + IC(0.372 ns) + CELL(0.206 ns) = 12.715 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~43'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 13.282 ns ALU:inst5\|t\[6\]~44 14 COMB LCCOMB_X21_Y5_N6 3 " "Info: 14: + IC(0.361 ns) + CELL(0.206 ns) = 13.282 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 3; COMB Node = 'ALU:inst5\|t\[6\]~44'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.206 ns) 15.281 ns shift:inst6\|w\[6\]~28 15 COMB LCCOMB_X13_Y4_N6 2 " "Info: 15: + IC(1.793 ns) + CELL(0.206 ns) = 15.281 ns; Loc. = LCCOMB_X13_Y4_N6; Fanout = 2; COMB Node = 'shift:inst6\|w\[6\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { ALU:inst5|t[6]~44 shift:inst6|w[6]~28 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.206 ns) 17.372 ns inst8\[6\]~30 16 COMB LCCOMB_X18_Y7_N14 6 " "Info: 16: + IC(1.885 ns) + CELL(0.206 ns) = 17.372 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst8\[6\]~30'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { shift:inst6|w[6]~28 inst8[6]~30 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.128 ns) 19.569 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 17 MEM M4K_X11_Y6 1 " "Info: 17: + IC(2.069 ns) + CELL(0.128 ns) = 19.569 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.566 ns ( 23.33 % ) " "Info: Total cell delay = 4.566 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.003 ns ( 76.67 % ) " "Info: Total interconnect delay = 15.003 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.569 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~11 ALU:inst5|Add1~12 ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 shift:inst6|w[6]~28 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.569 ns" { IR:inst|ir[0] {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[2]~34 {} reg_group:inst4|s[2]~35 {} ALU:inst5|Add1~5 {} ALU:inst5|Add1~7 {} ALU:inst5|Add1~9 {} ALU:inst5|Add1~11 {} ALU:inst5|Add1~12 {} ALU:inst5|t[6]~40 {} ALU:inst5|t[6]~42 {} ALU:inst5|t[6]~43 {} ALU:inst5|t[6]~44 {} shift:inst6|w[6]~28 {} inst8[6]~30 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.574ns 0.434ns 1.444ns 1.086ns 1.870ns 0.000ns 0.000ns 0.000ns 0.000ns 1.098ns 1.017ns 0.372ns 0.361ns 1.793ns 1.885ns 2.069ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.082 ns - Smallest " "Info: - Smallest clock skew is 0.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.841 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.841 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X11_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.841 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.43 % ) " "Info: Total cell delay = 1.944 ns ( 68.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.57 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.759 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.759 ns IR:inst\|ir\[0\] 3 REG LCFF_X19_Y4_N27 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X19_Y4_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.569 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~11 ALU:inst5|Add1~12 ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 shift:inst6|w[6]~28 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.569 ns" { IR:inst|ir[0] {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[2]~34 {} reg_group:inst4|s[2]~35 {} ALU:inst5|Add1~5 {} ALU:inst5|Add1~7 {} ALU:inst5|Add1~9 {} ALU:inst5|Add1~11 {} ALU:inst5|Add1~12 {} ALU:inst5|t[6]~40 {} ALU:inst5|t[6]~42 {} ALU:inst5|t[6]~43 {} ALU:inst5|t[6]~44 {} shift:inst6|w[6]~28 {} inst8[6]~30 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.574ns 0.434ns 1.444ns 1.086ns 1.870ns 0.000ns 0.000ns 0.000ns 0.000ns 1.098ns 1.017ns 0.372ns 0.361ns 1.793ns 1.885ns 2.069ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 data_in\[5\] clk 10.646 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5\" (data pin = \"data_in\[5\]\", clock pin = \"clk\") is 10.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.441 ns + Longest pin memory " "Info: + Longest pin to memory delay is 13.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[5\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'data_in\[5\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.863 ns) + CELL(0.651 ns) 8.458 ns inst8\[5\]~14 2 COMB LCCOMB_X13_Y4_N30 1 " "Info: 2: + IC(6.863 ns) + CELL(0.651 ns) = 8.458 ns; Loc. = LCCOMB_X13_Y4_N30; Fanout = 1; COMB Node = 'inst8\[5\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { data_in[5] inst8[5]~14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.366 ns) 10.694 ns inst8\[5\]~15 3 COMB LCCOMB_X18_Y7_N22 3 " "Info: 3: + IC(1.870 ns) + CELL(0.366 ns) = 10.694 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 3; COMB Node = 'inst8\[5\]~15'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { inst8[5]~14 inst8[5]~15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 11.267 ns inst8\[5\]~29 4 COMB LCCOMB_X18_Y7_N20 6 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 11.267 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 6; COMB Node = 'inst8\[5\]~29'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst8[5]~15 inst8[5]~29 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.128 ns) 13.441 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 5 MEM M4K_X11_Y6 1 " "Info: 5: + IC(2.046 ns) + CELL(0.128 ns) = 13.441 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { inst8[5]~29 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 17.07 % ) " "Info: Total cell delay = 2.295 ns ( 17.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.146 ns ( 82.93 % ) " "Info: Total interconnect delay = 11.146 ns ( 82.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { data_in[5] inst8[5]~14 inst8[5]~15 inst8[5]~29 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { data_in[5] {} data_in[5]~combout {} inst8[5]~14 {} inst8[5]~15 {} inst8[5]~29 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.863ns 1.870ns 0.367ns 2.046ns } { 0.000ns 0.944ns 0.651ns 0.366ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.841 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.841 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M4K_X11_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.841 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.43 % ) " "Info: Total cell delay = 1.944 ns ( 68.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.57 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { data_in[5] inst8[5]~14 inst8[5]~15 inst8[5]~29 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { data_in[5] {} data_in[5]~combout {} inst8[5]~14 {} inst8[5]~15 {} inst8[5]~29 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.863ns 1.870ns 0.367ns 2.046ns } { 0.000ns 0.944ns 0.651ns 0.366ns 0.206ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk bus\[2\] IR:inst\|ir\[0\] 26.976 ns register " "Info: tco from clock \"clk\" to destination pin \"bus\[2\]\" through register \"IR:inst\|ir\[0\]\" is 26.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.759 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.759 ns IR:inst\|ir\[0\] 3 REG LCFF_X19_Y4_N27 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X19_Y4_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.913 ns + Longest register pin " "Info: + Longest register to pin delay is 23.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[0\] 1 REG LCFF_X19_Y4_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.651 ns) 2.225 ns con_signal:inst12\|always0~25 2 COMB LCCOMB_X18_Y7_N24 7 " "Info: 2: + IC(1.574 ns) + CELL(0.651 ns) = 2.225 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 7; COMB Node = 'con_signal:inst12\|always0~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.650 ns) 3.309 ns con_signal:inst12\|reg_ra\[0\]~4 3 COMB LCCOMB_X18_Y7_N6 16 " "Info: 3: + IC(0.434 ns) + CELL(0.650 ns) = 3.309 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.206 ns) 4.727 ns reg_group:inst4\|s\[0\]~38 4 COMB LCCOMB_X19_Y6_N30 1 " "Info: 4: + IC(1.212 ns) + CELL(0.206 ns) = 4.727 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[0\]~38'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[0]~38 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.624 ns) 5.723 ns reg_group:inst4\|s\[0\]~39 5 COMB LCCOMB_X19_Y6_N4 7 " "Info: 5: + IC(0.372 ns) + CELL(0.624 ns) = 5.723 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[0\]~39'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.621 ns) 8.207 ns ALU:inst5\|Add1~1 6 COMB LCCOMB_X13_Y5_N6 2 " "Info: 6: + IC(1.863 ns) + CELL(0.621 ns) = 8.207 ns; Loc. = LCCOMB_X13_Y5_N6; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { reg_group:inst4|s[0]~39 ALU:inst5|Add1~1 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.713 ns ALU:inst5\|Add1~2 7 COMB LCCOMB_X13_Y5_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 8.713 ns; Loc. = LCCOMB_X13_Y5_N8; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~1 ALU:inst5|Add1~2 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.206 ns) 10.022 ns ALU:inst5\|t\[1\]~76 8 COMB LCCOMB_X17_Y5_N26 1 " "Info: 8: + IC(1.103 ns) + CELL(0.206 ns) = 10.022 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~76'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { ALU:inst5|Add1~2 ALU:inst5|t[1]~76 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 10.588 ns ALU:inst5\|t\[1\]~77 9 COMB LCCOMB_X17_Y5_N12 1 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 10.588 ns; Loc. = LCCOMB_X17_Y5_N12; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~77'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 11.163 ns ALU:inst5\|t\[1\]~78 10 COMB LCCOMB_X17_Y5_N30 1 " "Info: 10: + IC(0.369 ns) + CELL(0.206 ns) = 11.163 ns; Loc. = LCCOMB_X17_Y5_N30; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~78'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.206 ns) 12.827 ns ALU:inst5\|t\[1\]~79 11 COMB LCCOMB_X21_Y7_N22 1 " "Info: 11: + IC(1.458 ns) + CELL(0.206 ns) = 12.827 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'ALU:inst5\|t\[1\]~79'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 13.400 ns ALU:inst5\|t\[1\]~80 12 COMB LCCOMB_X21_Y7_N8 3 " "Info: 12: + IC(0.367 ns) + CELL(0.206 ns) = 13.400 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 3; COMB Node = 'ALU:inst5\|t\[1\]~80'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.206 ns) 15.076 ns shift:inst6\|w\[2\]~24 13 COMB LCCOMB_X19_Y5_N2 2 " "Info: 13: + IC(1.470 ns) + CELL(0.206 ns) = 15.076 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'shift:inst6\|w\[2\]~24'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { ALU:inst5|t[1]~80 shift:inst6|w[2]~24 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.366 ns) 17.686 ns inst8\[2\]~21 14 COMB LCCOMB_X26_Y10_N0 2 " "Info: 14: + IC(2.244 ns) + CELL(0.366 ns) = 17.686 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; COMB Node = 'inst8\[2\]~21'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { shift:inst6|w[2]~24 inst8[2]~21 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(3.236 ns) 23.913 ns bus\[2\] 15 PIN PIN_139 0 " "Info: 15: + IC(2.991 ns) + CELL(3.236 ns) = 23.913 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'bus\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { inst8[2]~21 bus[2] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.096 ns ( 33.86 % ) " "Info: Total cell delay = 8.096 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.817 ns ( 66.14 % ) " "Info: Total interconnect delay = 15.817 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.913 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 ALU:inst5|Add1~1 ALU:inst5|Add1~2 ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 shift:inst6|w[2]~24 inst8[2]~21 bus[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.913 ns" { IR:inst|ir[0] {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[0]~38 {} reg_group:inst4|s[0]~39 {} ALU:inst5|Add1~1 {} ALU:inst5|Add1~2 {} ALU:inst5|t[1]~76 {} ALU:inst5|t[1]~77 {} ALU:inst5|t[1]~78 {} ALU:inst5|t[1]~79 {} ALU:inst5|t[1]~80 {} shift:inst6|w[2]~24 {} inst8[2]~21 {} bus[2] {} } { 0.000ns 1.574ns 0.434ns 1.212ns 0.372ns 1.863ns 0.000ns 1.103ns 0.360ns 0.369ns 1.458ns 0.367ns 1.470ns 2.244ns 2.991ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.624ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.913 ns" { IR:inst|ir[0] con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[0]~38 reg_group:inst4|s[0]~39 ALU:inst5|Add1~1 ALU:inst5|Add1~2 ALU:inst5|t[1]~76 ALU:inst5|t[1]~77 ALU:inst5|t[1]~78 ALU:inst5|t[1]~79 ALU:inst5|t[1]~80 shift:inst6|w[2]~24 inst8[2]~21 bus[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.913 ns" { IR:inst|ir[0] {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[0]~38 {} reg_group:inst4|s[0]~39 {} ALU:inst5|Add1~1 {} ALU:inst5|Add1~2 {} ALU:inst5|t[1]~76 {} ALU:inst5|t[1]~77 {} ALU:inst5|t[1]~78 {} ALU:inst5|t[1]~79 {} ALU:inst5|t[1]~80 {} shift:inst6|w[2]~24 {} inst8[2]~21 {} bus[2] {} } { 0.000ns 1.574ns 0.434ns 1.212ns 0.372ns 1.863ns 0.000ns 1.103ns 0.360ns 0.369ns 1.458ns 0.367ns 1.470ns 2.244ns 2.991ns } { 0.000ns 0.651ns 0.650ns 0.206ns 0.624ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_in\[2\] bus\[2\] 17.897 ns Longest " "Info: Longest tpd from source pin \"data_in\[2\]\" to destination pin \"bus\[2\]\" is 17.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[2\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'data_in\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.863 ns) + CELL(0.651 ns) 8.458 ns inst8\[2\]~20 2 COMB LCCOMB_X13_Y4_N14 2 " "Info: 2: + IC(6.863 ns) + CELL(0.651 ns) = 8.458 ns; Loc. = LCCOMB_X13_Y4_N14; Fanout = 2; COMB Node = 'inst8\[2\]~20'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { data_in[2] inst8[2]~20 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.006 ns) + CELL(0.206 ns) 11.670 ns inst8\[2\]~21 3 COMB LCCOMB_X26_Y10_N0 2 " "Info: 3: + IC(3.006 ns) + CELL(0.206 ns) = 11.670 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; COMB Node = 'inst8\[2\]~21'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { inst8[2]~20 inst8[2]~21 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(3.236 ns) 17.897 ns bus\[2\] 4 PIN PIN_139 0 " "Info: 4: + IC(2.991 ns) + CELL(3.236 ns) = 17.897 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'bus\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { inst8[2]~21 bus[2] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.037 ns ( 28.14 % ) " "Info: Total cell delay = 5.037 ns ( 28.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.860 ns ( 71.86 % ) " "Info: Total interconnect delay = 12.860 ns ( 71.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.897 ns" { data_in[2] inst8[2]~20 inst8[2]~21 bus[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.897 ns" { data_in[2] {} data_in[2]~combout {} inst8[2]~20 {} inst8[2]~21 {} bus[2] {} } { 0.000ns 0.000ns 6.863ns 3.006ns 2.991ns } { 0.000ns 0.944ns 0.651ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:inst\|ir\[3\] data_in\[3\] clk -7.274 ns register " "Info: th for register \"IR:inst\|ir\[3\]\" (data pin = \"data_in\[3\]\", clock pin = \"clk\") is -7.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.756 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.756 ns IR:inst\|ir\[3\] 3 REG LCFF_X17_Y4_N1 5 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.44 % ) " "Info: Total cell delay = 1.776 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[3] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.336 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[3\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'data_in\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.493 ns) + CELL(0.206 ns) 7.643 ns inst8\[3\]~18 2 COMB LCCOMB_X13_Y4_N12 2 " "Info: 2: + IC(6.493 ns) + CELL(0.206 ns) = 7.643 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'inst8\[3\]~18'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { data_in[3] inst8[3]~18 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.651 ns) 9.484 ns inst8\[3\]~34 3 COMB LCCOMB_X17_Y4_N14 6 " "Info: 3: + IC(1.190 ns) + CELL(0.651 ns) = 9.484 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 6; COMB Node = 'inst8\[3\]~34'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { inst8[3]~18 inst8[3]~34 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.460 ns) 10.336 ns IR:inst\|ir\[3\] 4 REG LCFF_X17_Y4_N1 5 " "Info: 4: + IC(0.392 ns) + CELL(0.460 ns) = 10.336 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { inst8[3]~34 IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 21.88 % ) " "Info: Total cell delay = 2.261 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.075 ns ( 78.13 % ) " "Info: Total interconnect delay = 8.075 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { data_in[3] inst8[3]~18 inst8[3]~34 IR:inst|ir[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { data_in[3] {} data_in[3]~combout {} inst8[3]~18 {} inst8[3]~34 {} IR:inst|ir[3] {} } { 0.000ns 0.000ns 6.493ns 1.190ns 0.392ns } { 0.000ns 0.944ns 0.206ns 0.651ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[3] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { data_in[3] inst8[3]~18 inst8[3]~34 IR:inst|ir[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { data_in[3] {} data_in[3]~combout {} inst8[3]~18 {} inst8[3]~34 {} IR:inst|ir[3] {} } { 0.000ns 0.000ns 6.493ns 1.190ns 0.392ns } { 0.000ns 0.944ns 0.206ns 0.651ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 00:56:44 2022 " "Info: Processing ended: Mon Jan 03 00:56:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
