Running: /home/agoody77/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/agoody77/school/microprocarch/RISC/RISC/EX_tb_isim_beh.exe -prj /home/agoody77/school/microprocarch/RISC/RISC/EX_tb_beh.prj work.EX_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/Mod_Function_unit.v" into library work
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/memDATA.v" into library work
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" into library work
Analyzing Verilog file "/home/agoody77/school/microprocarch/RISC/RISC/EX_tb.v" into library work
Analyzing Verilog file "/home/agoody77/XilinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX_tb.v" Line 73: Target <RW> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX_tb.v" Line 74: Target <DA> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX_tb.v" Line 75: Target <MD> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX_tb.v" Line 78: Target <PS> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 130: Target <Z_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 131: Target <C_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 132: Target <N_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 133: Target <V_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 134: Target <F_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/agoody77/school/microprocarch/RISC/RISC/EX.v" Line 142: Target <Data_Out_reg> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 96552 KB
Fuse CPU Usage: 1020 ms
Compiling module Mod_Function_unit
Compiling module memDATA
Compiling module EX
Compiling module EX_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/agoody77/school/microprocarch/RISC/RISC/EX_tb_isim_beh.exe
Fuse Memory Usage: 1181152 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 520 ms
