# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:10 on Dec 05,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 22:55:10 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:10 on Dec 05,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 22:55:11 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:11 on Dec 05,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 22:55:12 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:13 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 22:55:13 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:13 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 22:55:13 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# 
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:13 on Dec 05,2023
# vlog -reportprogress 300 ../BP_Filt.v ../DPRAM.v ../FIR_Filter.v ../OPRAM.v ../RAMCHECK.v ../RX.v ../TX.v ../brambeamformer.v ../communication.v ../delaybeamformer.v ../fullbeamformer.v ../fullbeamformer_tb.v ../indexram.v ../indexrom.v ../mainpll.v ../output_ram.v ../signalram.v ../signalram_nomem.v ../uartoutram.v 
# -- Compiling module BP_Filt
# -- Compiling module DPRAM
# -- Compiling module FIR_Filter
# -- Compiling module OPRAM
# -- Compiling module RAMCHECK
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module brambeamformer
# -- Compiling module communication
# -- Compiling module delaybeamformer
# -- Compiling module fullbeamformer
# -- Compiling module fullbeamformer_tb
# -- Compiling module indexram
# -- Compiling module indexrom
# -- Compiling module mainpll
# -- Compiling module output_ram
# -- Compiling module signalram
# -- Compiling module signalram_nomem
# -- Compiling module uartoutram
# 
# Top level modules:
# 	FIR_Filter
# 	RAMCHECK
# 	fullbeamformer_tb
# 	indexram
# 	mainpll
# End time: 22:55:13 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:13 on Dec 05,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v brambeamformer_tb.v delaybeamformer_tb.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module brambeamformer_tb
# -- Compiling module delaybeamformer_tb
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# 	brambeamformer_tb
# 	delaybeamformer_tb
# End time: 22:55:13 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "${projectpath}/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:13 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:14 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 22:55:14 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "${projectpath}/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:15 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 22:55:15 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:15 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 22:55:15 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:15 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 22:55:15 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:15 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 22:55:15 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.fullbeamformer_tb 
# Start time: 22:55:15 on Dec 05,2023
# Loading work.fullbeamformer_tb
# Loading work.fullbeamformer
# Loading work.signalram
# Loading altera_mf_ver.altsyncram
# Loading work.brambeamformer
# Loading work.BP_Filt
# Loading work.output_ram
# Loading work.delaybeamformer
# Loading work.indexrom
# Loading work.signalram_nomem
# Loading work.uartoutram
# Loading work.communication
# Loading work.TX
# Loading work.RX
# Loading work.DPRAM
# Loading work.OPRAM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'data'. The port definition is at: ../signalram.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ../signalram.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'DATA'. The port definition is at: ../RX.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/C2 File: ../communication.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../DPRAM.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'rdaddress'. The port definition is at: ../DPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'wraddress'. The port definition is at: ../DPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'address'. The port definition is at: ../OPRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../OPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: ../OPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component File: ../OPRAM.v Line: 63
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component/m_default/altsyncram_inst File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 47805
# ** Warning: Design size of 46732 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider tb
# add wave -noupdate -label clk /fullbeamformer_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: oestu  Hostname: LAPTOP-DAV19RQ7  ProcessID: 26952
#           Attempting to use alternate WLF file "./wlftgbssij".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgbssij
# add wave -noupdate -format Analog-Step -height 74 -label summed_value -max 177439000.0 -min -165703000.0 -radix decimal /fullbeamformer_tb/summed_value
# add wave -noupdate -label tx /fullbeamformer_tb/tx
# add wave -noupdate -label uart_flag /fullbeamformer_tb/uart_flag
# add wave -noupdate -label uartramaddress -radix unsigned /fullbeamformer_tb/uartramaddress
# add wave -noupdate -label mode -radix unsigned /fullbeamformer_tb/mode
# add wave -noupdate -divider beamformer
# add wave -noupdate -label control_state -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/control_state
# add wave -noupdate -label signal_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/signal_address
# add wave -noupdate -label readin_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/readin_address
# add wave -noupdate -label sumouten /fullbeamformer_tb/fullbeamformer_inst/sumouten
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/sumout_address
# add wave -noupdate -label output_value_1 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_1
# add wave -noupdate -label output_value_2 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_2
# add wave -noupdate -label output_value_3 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_3
# add wave -noupdate -label output_value_4 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_4
# add wave -noupdate -label output_value_5 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_5
# add wave -noupdate -label output_value_6 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_6
# add wave -noupdate -label output_value_7 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_7
# add wave -noupdate -label output_value_8 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_8
# add wave -noupdate -divider channel1
# add wave -noupdate -label data_in -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/data_in
# add wave -noupdate -label buffer_out -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/buffer_out
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address
# add wave -noupdate -label usedataflag /fullbeamformer_tb/fullbeamformer_inst/channel1/usedataflag
# add wave -noupdate -label beamformerout_signal -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/beamformerout_signal
# add wave -noupdate -label sumout_address_buffer -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address_buffer
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {58511631 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 155
# configure wave -valuecolwidth 52
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {233252250 ps}
# 
# Start simulation silently
# 
# set StdArithNoWarnings 1
# 1
# run 150 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: fullbeamformer_tb.uart.R1.altsyncram_component.m_default.altsyncram_inst
# 
# 
run
add wave -position end  sim:/fullbeamformer_tb/uart/C1/PRSCL
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
do fullbeamformer.tcl
# quit -sim
# End time: 23:06:32 on Dec 05,2023, Elapsed time: 0:11:17
# Errors: 0, Warnings: 166
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity fullbeamformer
# fullbeamformer
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# set projectpath "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6"
# D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:36 on Dec 05,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 23:06:36 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:36 on Dec 05,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 23:06:36 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:37 on Dec 05,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 23:06:38 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# 
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vlog -reportprogress 300 ../BP_Filt.v ../DPRAM.v ../FIR_Filter.v ../OPRAM.v ../RAMCHECK.v ../RX.v ../TX.v ../brambeamformer.v ../communication.v ../delaybeamformer.v ../fullbeamformer.v ../fullbeamformer_tb.v ../indexram.v ../indexrom.v ../mainpll.v ../output_ram.v ../signalram.v ../signalram_nomem.v ../uartoutram.v 
# -- Compiling module BP_Filt
# -- Compiling module DPRAM
# -- Compiling module FIR_Filter
# -- Compiling module OPRAM
# -- Compiling module RAMCHECK
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module brambeamformer
# -- Compiling module communication
# -- Compiling module delaybeamformer
# -- Compiling module fullbeamformer
# -- Compiling module fullbeamformer_tb
# -- Compiling module indexram
# -- Compiling module indexrom
# -- Compiling module mainpll
# -- Compiling module output_ram
# -- Compiling module signalram
# -- Compiling module signalram_nomem
# -- Compiling module uartoutram
# 
# Top level modules:
# 	FIR_Filter
# 	RAMCHECK
# 	fullbeamformer_tb
# 	indexram
# 	mainpll
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v brambeamformer_tb.v delaybeamformer_tb.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module brambeamformer_tb
# -- Compiling module delaybeamformer_tb
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# 	brambeamformer_tb
# 	delaybeamformer_tb
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "${projectpath}/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 23:06:39 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:39 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "${projectpath}/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 23:06:40 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:40 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 23:06:41 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:41 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 23:06:41 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.fullbeamformer_tb 
# Start time: 23:06:41 on Dec 05,2023
# Loading work.fullbeamformer_tb
# Loading work.fullbeamformer
# Loading work.signalram
# Loading altera_mf_ver.altsyncram
# Loading work.brambeamformer
# Loading work.BP_Filt
# Loading work.output_ram
# Loading work.delaybeamformer
# Loading work.indexrom
# Loading work.signalram_nomem
# Loading work.uartoutram
# Loading work.communication
# Loading work.TX
# Loading work.RX
# Loading work.DPRAM
# Loading work.OPRAM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'data'. The port definition is at: ../signalram.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ../signalram.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'DATA'. The port definition is at: ../RX.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/C2 File: ../communication.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../DPRAM.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'rdaddress'. The port definition is at: ../DPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'wraddress'. The port definition is at: ../DPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'address'. The port definition is at: ../OPRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../OPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: ../OPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component File: ../OPRAM.v Line: 63
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component/m_default/altsyncram_inst File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 47805
# ** Warning: Design size of 46733 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider tb
# add wave -noupdate -label clk /fullbeamformer_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: oestu  Hostname: LAPTOP-DAV19RQ7  ProcessID: 26952
#           Attempting to use alternate WLF file "./wlft6sr7da".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6sr7da
# add wave -noupdate -format Analog-Step -height 74 -label summed_value -max 177439000.0 -min -165703000.0 -radix decimal /fullbeamformer_tb/summed_value
# add wave -noupdate -label tx /fullbeamformer_tb/tx
# add wave -noupdate -label uart_flag /fullbeamformer_tb/uart_flag
# add wave -noupdate -label uartramaddress -radix unsigned /fullbeamformer_tb/uartramaddress
# add wave -noupdate -label mode -radix unsigned /fullbeamformer_tb/mode
# add wave -noupdate -divider beamformer
# add wave -noupdate -label control_state -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/control_state
# add wave -noupdate -label signal_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/signal_address
# add wave -noupdate -label readin_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/readin_address
# add wave -noupdate -label sumouten /fullbeamformer_tb/fullbeamformer_inst/sumouten
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/sumout_address
# add wave -noupdate -label output_value_1 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_1
# add wave -noupdate -label output_value_2 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_2
# add wave -noupdate -label output_value_3 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_3
# add wave -noupdate -label output_value_4 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_4
# add wave -noupdate -label output_value_5 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_5
# add wave -noupdate -label output_value_6 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_6
# add wave -noupdate -label output_value_7 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_7
# add wave -noupdate -label output_value_8 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_8
# add wave -noupdate -divider channel1
# add wave -noupdate -label data_in -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/data_in
# add wave -noupdate -label buffer_out -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/buffer_out
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address
# add wave -noupdate -label usedataflag /fullbeamformer_tb/fullbeamformer_inst/channel1/usedataflag
# add wave -noupdate -label beamformerout_signal -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/beamformerout_signal
# add wave -noupdate -label sumout_address_buffer -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address_buffer
# add wave -noupdate -divider uart
# add wave -noupdate -label PRSCL -radix unsigned -childformat {{{/fullbeamformer_tb/uart/C1/PRSCL[12]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[11]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[10]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[9]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[8]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[7]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[6]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[5]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[4]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[3]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[2]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[1]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[0]} -radix unsigned}} -subitemconfig {{/fullbeamformer_tb/uart/C1/PRSCL[12]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[11]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[10]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[9]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[8]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[7]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[6]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[5]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[4]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[3]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[2]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[1]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[0]} {-radix unsigned}} /fullbeamformer_tb/uart/C1/PRSCL
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {247007615 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 155
# configure wave -valuecolwidth 60
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {246298737 ps} {249259744 ps}
# 
# Start simulation silently
# 
# set StdArithNoWarnings 1
# 1
# run 150 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: fullbeamformer_tb.uart.R1.altsyncram_component.m_default.altsyncram_inst
# 
# 
run
add wave -position 5  sim:/fullbeamformer_tb/uartcounter
add wave -position 7  sim:/fullbeamformer_tb/uart_msg
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
do fullbeamformer.tcl
# quit -sim
# End time: 23:17:40 on Dec 05,2023, Elapsed time: 0:10:59
# Errors: 0, Warnings: 166
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity fullbeamformer
# fullbeamformer
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# set projectpath "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6"
# D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:42 on Dec 05,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 23:17:42 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:43 on Dec 05,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 23:17:43 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:43 on Dec 05,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 23:17:44 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:45 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 23:17:45 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:45 on Dec 05,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# 
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vlog -reportprogress 300 ../BP_Filt.v ../DPRAM.v ../FIR_Filter.v ../OPRAM.v ../RAMCHECK.v ../RX.v ../TX.v ../brambeamformer.v ../communication.v ../delaybeamformer.v ../fullbeamformer.v ../fullbeamformer_tb.v ../indexram.v ../indexrom.v ../mainpll.v ../output_ram.v ../signalram.v ../signalram_nomem.v ../uartoutram.v 
# -- Compiling module BP_Filt
# -- Compiling module DPRAM
# -- Compiling module FIR_Filter
# -- Compiling module OPRAM
# -- Compiling module RAMCHECK
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module brambeamformer
# -- Compiling module communication
# -- Compiling module delaybeamformer
# -- Compiling module fullbeamformer
# -- Compiling module fullbeamformer_tb
# -- Compiling module indexram
# -- Compiling module indexrom
# -- Compiling module mainpll
# -- Compiling module output_ram
# -- Compiling module signalram
# -- Compiling module signalram_nomem
# -- Compiling module uartoutram
# 
# Top level modules:
# 	FIR_Filter
# 	RAMCHECK
# 	fullbeamformer_tb
# 	indexram
# 	mainpll
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v brambeamformer_tb.v delaybeamformer_tb.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module brambeamformer_tb
# -- Compiling module delaybeamformer_tb
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# 	brambeamformer_tb
# 	delaybeamformer_tb
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "${projectpath}/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 23:17:46 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:46 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "${projectpath}/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:47 on Dec 05,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 23:17:47 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.fullbeamformer_tb 
# Start time: 23:17:47 on Dec 05,2023
# Loading work.fullbeamformer_tb
# Loading work.fullbeamformer
# Loading work.signalram
# Loading altera_mf_ver.altsyncram
# Loading work.brambeamformer
# Loading work.BP_Filt
# Loading work.output_ram
# Loading work.delaybeamformer
# Loading work.indexrom
# Loading work.signalram_nomem
# Loading work.uartoutram
# Loading work.communication
# Loading work.TX
# Loading work.RX
# Loading work.DPRAM
# Loading work.OPRAM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'data'. The port definition is at: ../signalram.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ../signalram.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'DATA'. The port definition is at: ../RX.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/C2 File: ../communication.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../DPRAM.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'rdaddress'. The port definition is at: ../DPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'wraddress'. The port definition is at: ../DPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'address'. The port definition is at: ../OPRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../OPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: ../OPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component File: ../OPRAM.v Line: 63
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component/m_default/altsyncram_inst File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 47805
# ** Warning: Design size of 46736 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider tb
# add wave -noupdate -label clk /fullbeamformer_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: oestu  Hostname: LAPTOP-DAV19RQ7  ProcessID: 26952
#           Attempting to use alternate WLF file "./wlft2e7ddn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2e7ddn
# add wave -noupdate -format Analog-Step -height 74 -label summed_value -max 177439000.0 -min -165703000.0 -radix decimal /fullbeamformer_tb/summed_value
# add wave -noupdate -label tx /fullbeamformer_tb/tx
# add wave -noupdate -label uart_flag /fullbeamformer_tb/uart_flag
# add wave -noupdate -label uartcounter -radix unsigned /fullbeamformer_tb/uartcounter
# add wave -noupdate -label uartramaddress -radix unsigned /fullbeamformer_tb/uartramaddress
# add wave -noupdate -label uart_msg -radix hexadecimal /fullbeamformer_tb/uart_msg
# add wave -noupdate -label mode -radix unsigned /fullbeamformer_tb/mode
# add wave -noupdate -divider beamformer
# add wave -noupdate -label control_state -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/control_state
# add wave -noupdate -label signal_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/signal_address
# add wave -noupdate -label readin_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/readin_address
# add wave -noupdate -label sumouten /fullbeamformer_tb/fullbeamformer_inst/sumouten
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/sumout_address
# add wave -noupdate -label output_value_1 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_1
# add wave -noupdate -label output_value_2 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_2
# add wave -noupdate -label output_value_3 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_3
# add wave -noupdate -label output_value_4 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_4
# add wave -noupdate -label output_value_5 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_5
# add wave -noupdate -label output_value_6 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_6
# add wave -noupdate -label output_value_7 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_7
# add wave -noupdate -label output_value_8 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_8
# add wave -noupdate -divider channel1
# add wave -noupdate -label data_in -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/data_in
# add wave -noupdate -label buffer_out -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/buffer_out
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address
# add wave -noupdate -label usedataflag /fullbeamformer_tb/fullbeamformer_inst/channel1/usedataflag
# add wave -noupdate -label beamformerout_signal -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/beamformerout_signal
# add wave -noupdate -label sumout_address_buffer -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address_buffer
# add wave -noupdate -divider uart
# add wave -noupdate -label PRSCL -radix unsigned -childformat {{{/fullbeamformer_tb/uart/C1/PRSCL[15]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[14]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[13]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[12]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[11]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[10]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[9]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[8]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[7]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[6]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[5]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[4]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[3]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[2]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[1]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[0]} -radix unsigned}} -subitemconfig {{/fullbeamformer_tb/uart/C1/PRSCL[15]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[14]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[13]} {-radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[12]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[11]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[10]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[9]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[8]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[7]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[6]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[5]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[4]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[3]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[2]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[1]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[0]} {-height 15 -radix unsigned}} /fullbeamformer_tb/uart/C1/PRSCL
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {199932821 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 155
# configure wave -valuecolwidth 60
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {199864556 ps} {199964885 ps}
# 
# Start simulation silently
# 
# set StdArithNoWarnings 1
# 1
# run 150 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: fullbeamformer_tb.uart.R1.altsyncram_component.m_default.altsyncram_inst
# 
# 
run
add wave -position end  sim:/fullbeamformer_tb/uart/C1/DATAFLL
run
add wave -position 32  sim:/fullbeamformer_tb/uart/C1/INDEX
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
run
add wave -position 31  sim:/fullbeamformer_tb/fullbeamformer_inst/channel1/delaybeamformer_inst/input_index
add wave -position 32  sim:/fullbeamformer_tb/fullbeamformer_inst/channel1/delaybeamformer_inst/desiredindex
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/wave.do}
do fullbeamformer.tcl
# quit -sim
# End time: 08:36:51 on Dec 06,2023, Elapsed time: 9:19:04
# Errors: 0, Warnings: 166
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity fullbeamformer
# fullbeamformer
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# set projectpath "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6"
# D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:53 on Dec 06,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 08:36:53 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:54 on Dec 06,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 08:36:54 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:54 on Dec 06,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 08:36:55 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 08:36:56 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# 
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vlog -reportprogress 300 ../BP_Filt.v ../DPRAM.v ../FIR_Filter.v ../OPRAM.v ../RAMCHECK.v ../RX.v ../TX.v ../brambeamformer.v ../communication.v ../delaybeamformer.v ../fullbeamformer.v ../fullbeamformer_tb.v ../indexram.v ../indexrom.v ../mainpll.v ../output_ram.v ../signalram.v ../signalram_nomem.v ../uartoutram.v 
# -- Compiling module BP_Filt
# -- Compiling module DPRAM
# -- Compiling module FIR_Filter
# -- Compiling module OPRAM
# -- Compiling module RAMCHECK
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module brambeamformer
# -- Compiling module communication
# -- Compiling module delaybeamformer
# -- Compiling module fullbeamformer
# -- Compiling module fullbeamformer_tb
# -- Compiling module indexram
# -- Compiling module indexrom
# -- Compiling module mainpll
# -- Compiling module output_ram
# -- Compiling module signalram
# -- Compiling module signalram_nomem
# -- Compiling module uartoutram
# 
# Top level modules:
# 	FIR_Filter
# 	RAMCHECK
# 	fullbeamformer_tb
# 	indexram
# 	mainpll
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vlog -reportprogress 300 FIR_Filter_tb.v altera_avalon_sc_fifo.v brambeamformer_tb.v delaybeamformer_tb.v 
# -- Compiling module FIR_Filter_tb
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module brambeamformer_tb
# -- Compiling module delaybeamformer_tb
# 
# Top level modules:
# 	FIR_Filter_tb
# 	altera_avalon_sc_fifo
# 	brambeamformer_tb
# 	delaybeamformer_tb
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work "${projectpath}/Modelsim/altera_avalon_sc_fifo.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/dspba_library_package.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/dspba_library.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_roundsat_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_math_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:57 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 08:36:57 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_lib_pkg_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work "${projectpath}/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work "${projectpath}/FIR_Filter.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vlog -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/FIR_Filter.v 
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002
# -- Compiling architecture syn of BP_Filt_0002
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_ast.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity BP_Filt_0002_ast
# -- Compiling architecture struct of BP_Filt_0002_ast
# End time: 08:36:58 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work "${projectpath}/Modelsim/BP_filt_0002_rtl_core.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:58 on Dec 06,2023
# vcom -reportprogress 300 -work work D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity BP_Filt_0002_rtl_core
# -- Compiling architecture normal of BP_Filt_0002_rtl_core
# End time: 08:36:59 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.fullbeamformer_tb 
# Start time: 08:36:59 on Dec 06,2023
# Loading work.fullbeamformer_tb
# Loading work.fullbeamformer
# Loading work.signalram
# Loading altera_mf_ver.altsyncram
# Loading work.brambeamformer
# Loading work.BP_Filt
# Loading work.output_ram
# Loading work.delaybeamformer
# Loading work.indexrom
# Loading work.signalram_nomem
# Loading work.uartoutram
# Loading work.communication
# Loading work.TX
# Loading work.RX
# Loading work.DPRAM
# Loading work.OPRAM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.bp_filt_0002(syn)
# Loading work.bp_filt_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.bp_filt_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'data'. The port definition is at: ../signalram.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ../signalram.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/in_signalram File: ../fullbeamformer.v Line: 74
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel1/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel2/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel3/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel4/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel5/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel6/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel7/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_17_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1004
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1160
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1266
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_11_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1325
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1402
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1534
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_4_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1680
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_1_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 1831
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2056
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_3_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2393
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_0_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2571
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_18_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2686
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_15_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2814
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_12_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 2942
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_10_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3048
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_8_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3112
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_7_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3176
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_5_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3269
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/fullbeamformer_inst/channel8/filt/bp_filt_inst/BP_Filt_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/BP_filt_0002_rtl_core.vhd Line: 3397
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'DATA'. The port definition is at: ../RX.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/C2 File: ../communication.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../DPRAM.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'rdaddress'. The port definition is at: ../DPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'wraddress'. The port definition is at: ../DPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R1 File: ../communication.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (12) for port 'address'. The port definition is at: ../OPRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'data'. The port definition is at: ../OPRAM.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'q'. The port definition is at: ../OPRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2 File: ../communication.v Line: 52
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component File: ../OPRAM.v Line: 63
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'wren_a').
#    Time: 0 ps  Iteration: 0  Instance: /fullbeamformer_tb/uart/R2/altsyncram_component/m_default/altsyncram_inst File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 47805
# ** Warning: Design size of 46736 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider tb
# add wave -noupdate -label clk /fullbeamformer_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: oestu  Hostname: LAPTOP-DAV19RQ7  ProcessID: 26952
#           Attempting to use alternate WLF file "./wlftstcm3k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftstcm3k
# add wave -noupdate -format Analog-Step -height 74 -label summed_value -max 177439000.0 -min -165703000.0 -radix decimal /fullbeamformer_tb/summed_value
# add wave -noupdate -label tx /fullbeamformer_tb/tx
# add wave -noupdate -label uart_flag /fullbeamformer_tb/uart_flag
# add wave -noupdate -label uartcounter -radix unsigned /fullbeamformer_tb/uartcounter
# add wave -noupdate -label uartramaddress -radix unsigned /fullbeamformer_tb/uartramaddress
# add wave -noupdate -label uart_msg -radix hexadecimal /fullbeamformer_tb/uart_msg
# add wave -noupdate -label mode -radix unsigned /fullbeamformer_tb/mode
# add wave -noupdate -divider beamformer
# add wave -noupdate -label control_state -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/control_state
# add wave -noupdate -label signal_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/signal_address
# add wave -noupdate -label readin_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/readin_address
# add wave -noupdate -label sumouten /fullbeamformer_tb/fullbeamformer_inst/sumouten
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/sumout_address
# add wave -noupdate -label output_value_1 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_1
# add wave -noupdate -label output_value_2 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_2
# add wave -noupdate -label output_value_3 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_3
# add wave -noupdate -label output_value_4 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_4
# add wave -noupdate -label output_value_5 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_5
# add wave -noupdate -label output_value_6 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_6
# add wave -noupdate -label output_value_7 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_7
# add wave -noupdate -label output_value_8 -radix decimal /fullbeamformer_tb/fullbeamformer_inst/output_value_8
# add wave -noupdate -divider channel1
# add wave -noupdate -label data_in -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/data_in
# add wave -noupdate -label buffer_out -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/buffer_out
# add wave -noupdate -label sumout_address -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address
# add wave -noupdate -label usedataflag /fullbeamformer_tb/fullbeamformer_inst/channel1/usedataflag
# add wave -noupdate -label beamformerout_signal -radix decimal /fullbeamformer_tb/fullbeamformer_inst/channel1/beamformerout_signal
# add wave -noupdate -label sumout_address_buffer -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/sumout_address_buffer
# add wave -noupdate -divider delaybeamformer1
# add wave -noupdate -label input_index -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/delaybeamformer_inst/input_index
# add wave -noupdate -label desiredindex -radix unsigned /fullbeamformer_tb/fullbeamformer_inst/channel1/delaybeamformer_inst/desiredindex
# add wave -noupdate -divider uart
# add wave -noupdate -label PRSCL -radix unsigned -childformat {{{/fullbeamformer_tb/uart/C1/PRSCL[15]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[14]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[13]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[12]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[11]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[10]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[9]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[8]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[7]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[6]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[5]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[4]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[3]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[2]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[1]} -radix unsigned} {{/fullbeamformer_tb/uart/C1/PRSCL[0]} -radix unsigned}} -subitemconfig {{/fullbeamformer_tb/uart/C1/PRSCL[15]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[14]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[13]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[12]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[11]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[10]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[9]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[8]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[7]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[6]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[5]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[4]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[3]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[2]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[1]} {-height 15 -radix unsigned} {/fullbeamformer_tb/uart/C1/PRSCL[0]} {-height 15 -radix unsigned}} /fullbeamformer_tb/uart/C1/PRSCL
# add wave -noupdate -label INDEX -radix unsigned /fullbeamformer_tb/uart/C1/INDEX
# add wave -noupdate -label DATAFLL /fullbeamformer_tb/uart/C1/DATAFLL
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {482242268 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 155
# configure wave -valuecolwidth 60
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1417500 ns}
# 
# Start simulation silently
# 
# set StdArithNoWarnings 1
# 1
# run 150 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: fullbeamformer_tb.uart.R1.altsyncram_component.m_default.altsyncram_inst
# 
# 
run
# Error opening D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v
# Path name 'D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
# Error opening D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v
# Path name 'D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
# Error opening D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v
# Path name 'D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
# Error opening D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v
# Path name 'D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
# Error opening D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v
# Path name 'D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f mti -data decimal -addr hex /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f mti -data decimal -addr decimal /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f binary /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f mti -data decimal -addr decimal -wordsperline 1 /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f mti -noaddress -data decimal -addr decimal /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
mem save -o {D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/Modelsim/uartramemory.mem} -f mti -noaddress -data decimal -addr decimal -wordsperline 1 /fullbeamformer_tb/uartoutram_inst/altsyncram_component/m_default/altsyncram_inst/mem_data
do fullbeamformer.tcl
# quit -sim
# End time: 09:24:05 on Dec 06,2023, Elapsed time: 0:47:06
# Errors: 0, Warnings: 166
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity BP_Filt
# BP_Filt
# set sim_entity fullbeamformer
# fullbeamformer
# set timing_resolution "1ps"
# 1ps
# set core_version 22.1
# 22.1
# set device_family "Cyclone IV"
# Cyclone IV
# set quartus_rootdir D:/intelFPGA_lite/22.1std/quartus/
# D:/intelFPGA_lite/22.1std/quartus/
# set projectpath "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6"
# D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# Info: RTL simulation.
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 0
# set device_lib_name [string tolower $temp_device_family2]
# cycloneiv
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneiv altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# file delete command returned 
# 
# file delete command returned 
# 
# file delete command returned 
# 
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cyclonev_atoms        {cyclonev_atoms cyclonev_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib lpm {220pack 220model} 220model {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib cyclonev_atoms {cyclonev_atoms cyclonev_components} {} {} D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib
# 	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#         if {[file exist $lib]} {
#             catch {eval "file delete -force -- $lib"} fid
#             puts "file delete command returned $fid\n"
#         }
#         if {[file exist $lib] == 0} 	{
#             vlib $lib
#             vmap $lib $lib
#         }
# 		foreach file_item $file_vhdl_list {
# 		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_verilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 		foreach file_item $file_sysverilog_list {
# 		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
# 		  if {![string match "" $err_msg]} {return $err_msg}
# 		}
# 	}
# file delete command returned 
# 
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:07 on Dec 06,2023
# vlog -reportprogress 300 -work lpm D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1578): (vlog-13233) Design unit "lpm_constant" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inv
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1629): (vlog-13233) Design unit "lpm_inv" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_and
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1682): (vlog-13233) Design unit "lpm_and" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_or
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1762): (vlog-13233) Design unit "lpm_or" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_xor
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1843): (vlog-13233) Design unit "lpm_xor" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bustri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(1972): (vlog-13233) Design unit "lpm_bustri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2058): (vlog-13233) Design unit "lpm_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_decode
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2193): (vlog-13233) Design unit "lpm_decode" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_clshift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2321): (vlog-13233) Design unit "lpm_clshift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_add_sub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2606): (vlog-13233) Design unit "lpm_add_sub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_compare
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2812): (vlog-13233) Design unit "lpm_compare" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(2986): (vlog-13233) Design unit "lpm_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_divide
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3272): (vlog-13233) Design unit "lpm_divide" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_abs
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3479): (vlog-13233) Design unit "lpm_abs" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_counter
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3543): (vlog-13233) Design unit "lpm_counter" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3827): (vlog-13233) Design unit "lpm_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ff
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(3951): (vlog-13233) Design unit "lpm_ff" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_shiftreg
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4170): (vlog-13233) Design unit "lpm_shiftreg" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dq
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4374): (vlog-13233) Design unit "lpm_ram_dq" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_dp
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4630): (vlog-13233) Design unit "lpm_ram_dp" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_ram_io
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(4921): (vlog-13233) Design unit "lpm_ram_io" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_rom
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5183): (vlog-13233) Design unit "lpm_rom" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5398): (vlog-13233) Design unit "lpm_fifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_dffpipe
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5729): (vlog-13233) Design unit "lpm_fifo_dc_dffpipe" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_fefifo
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(5816): (vlog-13233) Design unit "lpm_fifo_dc_fefifo" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc_async
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6018): (vlog-13233) Design unit "lpm_fifo_dc_async" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_fifo_dc
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6455): (vlog-13233) Design unit "lpm_fifo_dc" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_inpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6578): (vlog-13233) Design unit "lpm_inpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_outpad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6634): (vlog-13233) Design unit "lpm_outpad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module lpm_bipad
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v(6690): (vlog-13233) Design unit "lpm_bipad" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:24:08 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 30
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:08 on Dec 06,2023
# vlog -reportprogress 300 -work sgate D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(19): (vlog-13233) Design unit "oper_add" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_addsub
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(96): (vlog-13233) Design unit "oper_addsub" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module mux21
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(191): (vlog-13233) Design unit "mux21" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_tri
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(221): (vlog-13233) Design unit "io_buf_tri" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module io_buf_opdrn
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(249): (vlog-13233) Design unit "io_buf_opdrn" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mult
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(275): (vlog-13233) Design unit "oper_mult" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module tri_bus
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(348): (vlog-13233) Design unit "tri_bus" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_div
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(395): (vlog-13233) Design unit "oper_div" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mod
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(484): (vlog-13233) Design unit "oper_mod" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_left_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(573): (vlog-13233) Design unit "oper_left_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_right_shift
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(650): (vlog-13233) Design unit "oper_right_shift" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_left
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(733): (vlog-13233) Design unit "oper_rotate_left" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_rotate_right
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(794): (vlog-13233) Design unit "oper_rotate_right" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_less_than
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(854): (vlog-13233) Design unit "oper_less_than" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(946): (vlog-13233) Design unit "oper_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_selector
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(992): (vlog-13233) Design unit "oper_selector" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_decoder
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1037): (vlog-13233) Design unit "oper_decoder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_bus_mux
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1073): (vlog-13233) Design unit "oper_bus_mux" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# -- Compiling module oper_latch
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v(1136): (vlog-13233) Design unit "oper_latch" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:24:08 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
# file delete command returned 
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:09 on Dec 06,2023
# vlog -reportprogress 300 -work altera_lnsim D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 09:24:10 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# file delete command returned 
# 
# ** Warning: D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:11 on Dec 06,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 09:24:11 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:11 on Dec 06,2023
# vcom -reportprogress 300 -93 -work altera D:/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 09:24:11 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#     # Compile all FIR Compiler II RTL files
#     #vlog -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/altera_avalon_sc_fifo.v
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library_package.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/dspba_library.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_roundsat_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_math_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
#     #vcom -work work C:/Users/julie/Desktop/Work/Year5/ICDesign/Project/Quartus/Individual_components/UPsampler/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# 	
# 	#set file_list [glob ${top_entity}_0002_ast*.vhd]
# 	#foreach cur_file $file_list {
# 	#	vcom -work work $cur_file 
# 	#}
# 	
# 	#vcom -work work ${top_entity}_0002.vhd
# 	#vcom -work work ${top_entity}_0002_ast.vhd
# 	#vsim -work work ${sim_entity}.v
# 
#     #vsim -work work ${sim_entity}_tb.v
# 
# 
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:11 on Dec 06,2023
# vlog -reportprogress 300 ../BP_Filt.v ../DPRAM.v ../FIR_Filter.v ../OPRAM.v ../RAMCHECK.v ../RX.v ../TX.v ../brambeamformer.v ../communication.v ../delaybeamformer.v ../fullbeamformer.v ../fullbeamformer_tb.v ../indexram.v ../indexrom.v ../mainpll.v ../output_ram.v ../signalram.v ../signalram_nomem.v ../uartoutram.v 
# -- Compiling module BP_Filt
# -- Compiling module DPRAM
# -- Compiling module FIR_Filter
# -- Compiling module OPRAM
# -- Compiling module RAMCHECK
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module brambeamformer
# -- Compiling module communication
# -- Compiling module delaybeamformer
# -- Compiling module fullbeamformer
# -- Compiling module fullbeamformer_tb
# ** Error: ../fullbeamformer_tb.v(97): (vlog-2730) Undefined variable: 'sumcounter'.
# -- Compiling module indexram
# -- Compiling module indexrom
# -- Compiling module mainpll
# -- Compiling module output_ram
# -- Compiling module signalram
# -- Compiling module signalram_nomem
# -- Compiling module uartoutram
# End time: 09:24:11 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./fullbeamformer.tcl line 131
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../*.v"
do fullbeamformer.tcl
# quit -sim
#vlib work;
#vlog ../*.v
#vlog *.v
#vsim work.Upsampler_tb -Lf 220model_ver -Lf alterra_mf_ver -Lf verilog
#vsim -L altera_mf_ver -L lpm_ver -L cyclonev_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.Upsampler_tb
# 
# Compile all required simulation library files
# 
# transcript on
# write transcript BP_filter_transcript
