{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682089788936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682089788937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 17:09:48 2023 " "Processing started: Fri Apr 21 17:09:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682089788937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089788937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_to_hyperRamS27KL0641 -c AvalonMM_to_hyperRamS27KL0641 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_to_hyperRamS27KL0641 -c AvalonMM_to_hyperRamS27KL0641" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089788937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682089789116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682089789116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_driver-behavior " "Found design unit 1: AvalonMM_to_SSRAM_driver-behavior" {  } { { "tb/AvalonMM_to_SSRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_driver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798818 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_driver " "Found entity 1: AvalonMM_to_SSRAM_driver" {  } { { "tb/AvalonMM_to_SSRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_driver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_testbench-behavior " "Found design unit 1: AvalonMM_to_SSRAM_testbench-behavior" {  } { { "tb/AvalonMM_to_SSRAM_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_testbench.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798819 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_testbench " "Found entity 1: AvalonMM_to_SSRAM_testbench" {  } { { "tb/AvalonMM_to_SSRAM_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_testbench.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798820 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM-rtl " "Found design unit 1: AvalonMM_to_SSRAM-rtl" {  } { { "src/AvalonMM_to_SSRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798821 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM " "Found entity 1: AvalonMM_to_SSRAM" {  } { { "src/AvalonMM_to_SSRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_controlUnit-fsm " "Found design unit 1: AvalonMM_to_SSRAM_controlUnit-fsm" {  } { { "src/AvalonMM_to_SSRAM_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_controlUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798822 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_controlUnit " "Found entity 1: AvalonMM_to_SSRAM_controlUnit" {  } { { "src/AvalonMM_to_SSRAM_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_controlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM_executionUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM_executionUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_executionUnit-rtl " "Found design unit 1: AvalonMM_to_SSRAM_executionUnit-rtl" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798823 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_executionUnit " "Found entity 1: AvalonMM_to_SSRAM_executionUnit" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798825 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/sr_flipflop.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798825 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/sr_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ssram32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ssram32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram32-behavior " "Found design unit 1: ssram32-behavior" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798826 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram32 " "Found entity 1: ssram32" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_monitor-behavior " "Found design unit 1: AvalonMM_to_SSRAM_monitor-behavior" {  } { { "tb/AvalonMM_to_SSRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_monitor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798827 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_monitor " "Found entity 1: AvalonMM_to_SSRAM_monitor" {  } { { "tb/AvalonMM_to_SSRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_monitor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682089798827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798827 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pending_read AvalonMM_to_SSRAM_driver.vhd(112) " "VHDL error at AvalonMM_to_SSRAM_driver.vhd(112): object \"pending_read\" is used but not declared" {  } { { "tb/AvalonMM_to_SSRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_driver.vhd" 112 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1682089798827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682089798911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 17:09:58 2023 " "Processing ended: Fri Apr 21 17:09:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682089798911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682089798911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682089798911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682089798911 ""}
