
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar 22 18:40:50 2025
Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16_160.lef ./subckt/sram_w16_64.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_160_WC.lib ./subckt/sram_w16_64_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_160_BC.lib ./subckt/sram_w16_64_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16_160.lef ...

Loading LEF file ./subckt/sram_w16_64.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[63]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[62]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[61]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[60]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[59]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[58]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[57]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[56]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[55]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[54]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[53]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[52]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[51]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[50]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[49]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[48]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[47]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[46]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[45]' in macro 'sram_w16_64' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[63]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[62]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[61]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[60]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[59]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[58]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[57]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[56]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[55]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[54]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[53]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[52]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[51]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[50]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[49]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[48]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[47]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[46]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[45]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[44]' in macro 'sram_w16_64' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Mar 22 18:41:05 2025
viaInitial ends at Sat Mar 22 18:41:05 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr/pnrTopModule/subckt/sram_w16_160_WC.lib' ...
Read 1 cells in library 'sram_w16_160' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr/pnrTopModule/subckt/sram_w16_64_WC.lib' ...
Read 1 cells in library 'sram_w16_64' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr/pnrTopModule/subckt/sram_w16_160_BC.lib' ...
Read 1 cells in library 'sram_w16_160' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr/pnrTopModule/subckt/sram_w16_64_BC.lib' ...
Read 1 cells in library 'sram_w16_64' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.28min, fe_mem=466.6M) ***
*** Begin netlist parsing (mem=466.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 813 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 470.598M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=470.6M) ***
Set top cell to core.
Hooked 1626 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 12688 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 533.680M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:11.5, real=0:00:18.0, peak res=288.2M, current mem=655.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=303.4M, current mem=673.0M)
Current (total cpu=0:00:11.5, real=0:00:18.0, peak res=303.4M, current mem=673.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          239  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          224  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2099 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 0.5 0.70 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=913.5 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 913.5M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:00:15.9 mem=913.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.611  |  6.611  |  8.753  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 4.79 sec
Total Real time: 5.0 sec
Total Memory Usage: 811.574219 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
12691 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
12691 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 811.6M) ***
<CMD> addStripe -number_of_sets 20 -spacing 5 -layer M6 -width 2 -start_offset 20 -stop_offset 20 -nets { VSS VDD } -direction horizontal

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 40 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 811.6M) ***
<CMD> setObjFPlanBox Instance qmem_instance 75 190 300 290
<CMD> setObjFPlanBox Instance kmem_instance 415 190 700 290
<CMD> setObjFPlanBox Instance psum_mem_instance 160 50 500 200
<CMD> flipOrRotateObject -flip MY -name qmem_instance
<CMD> flipOrRotateObject -flip MY -name kmem_instance
<CMD> flipOrRotateObject -flip MY -name psum_mem_instance
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 0.5 bottom 0.5 left 0.5 right 0.5} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M6 at (157.50, 145.80) (484.90, 146.30)
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 811.6M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar 22 18:41:13 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr/pnrTopModule
SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1790.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 848 macros, 47 used
Read in 48 components
  45 core components: 45 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 243 logical pins
Read in 4 blockages
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 96 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 5
  Number of Stripe ports routed: 0
  Number of Core ports routed: 640
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 320
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1808.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 119 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar 22 18:41:13 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar 22 18:41:13 2025

sroute post-processing starts at Sat Mar 22 18:41:13 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar 22 18:41:13 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 15.44 megs
sroute: Total Peak Memory used = 827.02 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.75 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}  reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.0M).
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 3.5 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [core]:
Moving Pin [out[159]] to LEGAL location (  18.300    0.000 2 )
Moving Pin [out[158]] to LEGAL location (  21.900    0.000 2 )
Moving Pin [out[157]] to LEGAL location (  25.500    0.000 2 )
Moving Pin [out[156]] to LEGAL location (  29.100    0.000 2 )
Moving Pin [out[155]] to LEGAL location (  32.700    0.000 2 )
Moving Pin [out[154]] to LEGAL location (  36.300    0.000 2 )
Moving Pin [out[153]] to LEGAL location (  39.900    0.000 2 )
Moving Pin [out[152]] to LEGAL location (  43.500    0.000 2 )
Moving Pin [out[151]] to LEGAL location (  47.100    0.000 2 )
Moving Pin [out[150]] to LEGAL location (  50.700    0.000 2 )
Moving Pin [out[149]] to LEGAL location (  54.300    0.000 2 )
Moving Pin [out[148]] to LEGAL location (  57.900    0.000 2 )
Moving Pin [out[147]] to LEGAL location (  61.500    0.000 2 )
Moving Pin [out[146]] to LEGAL location (  65.100    0.000 2 )
Moving Pin [out[145]] to LEGAL location (  68.700    0.000 2 )
Moving Pin [out[144]] to LEGAL location (  72.300    0.000 2 )
Moving Pin [out[143]] to LEGAL location (  75.900    0.000 2 )
Moving Pin [out[142]] to LEGAL location (  79.500    0.000 2 )
Moving Pin [out[141]] to LEGAL location (  83.100    0.000 2 )
Moving Pin [out[140]] to LEGAL location (  86.700    0.000 2 )
Moving Pin [out[139]] to LEGAL location (  90.300    0.000 2 )
Moving Pin [out[138]] to LEGAL location (  93.900    0.000 2 )
Moving Pin [out[137]] to LEGAL location (  97.500    0.000 2 )
Moving Pin [out[136]] to LEGAL location ( 101.100    0.000 2 )
Moving Pin [out[135]] to LEGAL location ( 104.700    0.000 2 )
Moving Pin [out[134]] to LEGAL location ( 108.300    0.000 2 )
Moving Pin [out[133]] to LEGAL location ( 111.900    0.000 2 )
Moving Pin [out[132]] to LEGAL location ( 115.500    0.000 2 )
Moving Pin [out[131]] to LEGAL location ( 119.100    0.000 2 )
Moving Pin [out[130]] to LEGAL location ( 122.700    0.000 2 )
Moving Pin [out[129]] to LEGAL location ( 126.300    0.000 2 )
Moving Pin [out[128]] to LEGAL location ( 129.900    0.000 2 )
Moving Pin [out[127]] to LEGAL location ( 133.500    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 137.100    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 140.700    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 144.300    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 147.900    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 151.500    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 155.100    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 158.700    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 162.300    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 165.900    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 169.500    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 173.100    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 176.700    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 180.300    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 183.900    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 187.500    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 191.100    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 194.700    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 198.300    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 201.900    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 205.500    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 209.100    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 212.700    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 216.300    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 219.900    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 223.500    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 227.100    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 230.700    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 234.300    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 237.900    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 241.500    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 245.100    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 248.700    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 252.300    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 255.900    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 259.500    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 263.100    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 266.700    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 270.300    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 273.900    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 277.500    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 281.100    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 284.700    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 288.300    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 291.900    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 295.500    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 299.100    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 302.700    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 306.300    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 309.900    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 313.500    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 317.100    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 320.700    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 324.300    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 327.900    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 331.500    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 335.100    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 338.700    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 342.300    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 345.900    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 349.500    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 353.100    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 356.700    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 360.300    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 363.900    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 367.500    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 371.100    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 374.700    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 378.300    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 381.900    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 385.500    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 389.100    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 392.700    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 396.300    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 399.900    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 403.500    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 407.100    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 410.700    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 414.300    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 417.900    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 421.500    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 425.100    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 428.700    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 432.300    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 435.900    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 439.500    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 443.100    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 446.700    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 450.300    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 453.900    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 457.500    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 461.100    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 464.700    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 468.300    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 471.900    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 475.500    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 479.100    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 482.700    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 486.300    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 489.900    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 493.500    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 497.100    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 500.700    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 504.300    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 507.900    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 511.500    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 515.100    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 518.700    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 522.300    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 525.900    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 529.500    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 533.100    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 536.700    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 540.300    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 543.900    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 547.500    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 551.100    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 554.700    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 558.300    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 561.900    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 565.500    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 569.100    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 572.700    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 576.300    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 579.900    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 583.500    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 587.100    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 590.700    0.000 2 )
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 243
	Legally Assigned Pins              : 243
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition core were legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}  reset}
Updated attributes of 83 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.0M).
<CMD> editPin -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Updated attributes of 160 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=827.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
<CMD> streamOut core.gds2 -merge {./subckt/sram_w16_160.gds2 ./subckt/sram_w16_64.gds2}
Finding the highest version number among the merge files
Merge file: ./subckt/sram_w16_160.gds2 has version number: 3
Merge file: ./subckt/sram_w16_64.gds2 has version number: 3

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
No GDS was output for 12688 UNPLACED instances
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                              3

Ports/Pins                           241
    metal layer M2                   159
    metal layer M3                    82

Nets                                   0

    Via Instances                      0

Special Nets                        1038
    metal layer M1                   975
    metal layer M2                    19
    metal layer M6                    44

    Via Instances                   1656

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 242
    metal layer M2                   160
    metal layer M3                    82


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./subckt/sram_w16_160.gds2 to register cell name ......
Scanning GDS file ./subckt/sram_w16_64.gds2 to register cell name ......
Merging GDS file ./subckt/sram_w16_160.gds2 ......
	****** Merge file: ./subckt/sram_w16_160.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16_160.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./subckt/sram_w16_64.gds2 ......
	****** Merge file: ./subckt/sram_w16_64.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16_64.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
WARNING: Ignoring duplicate structure VIA23_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_V.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_HS.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_HN.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_V.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_1cut.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_1cut_V.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_C.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut.
A structure with the same name already exists in one of the merging GDSII files.
    There are 20 structures ignored in file ./subckt/sram_w16_64.gds2
######Streamout is finished!
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8973 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=942.734 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 942.7M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:03.5) (Real : 0:00:03.0) (mem : 942.7M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 35 instances (buffers/inverters) removed
*       :      9 instances of type 'CKBD1' removed
*       :      7 instances of type 'BUFFD1' removed
*       :     19 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=12653 (0 fixed + 12653 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=15456 #term=56878 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
stdCell: 12653 single + 0 double + 0 multi
Total standard cell length = 34.4942 (mm), area = 0.0621 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.589.
Density for the design = 0.589.
       = stdcell_area 172471 sites (62090 um^2) / alloc_area 292805 sites (105410 um^2).
Pin Density = 0.1193.
            = total # of pins 56878 / total area 476928.
=== lastAutoLevel = 10 
End delay calculation. (MEM=942.734 CPU=0:00:02.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.042e+05 (5.39e+04 5.03e+04)
              Est.  stn bbox = 1.100e+05 (5.75e+04 5.25e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 942.7M
Iteration  2: Total net bbox = 1.042e+05 (5.39e+04 5.03e+04)
              Est.  stn bbox = 1.100e+05 (5.75e+04 5.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 942.7M
Iteration  3: Total net bbox = 1.066e+05 (5.29e+04 5.37e+04)
              Est.  stn bbox = 1.221e+05 (6.00e+04 6.22e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 942.7M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1037.1 CPU=0:00:02.3 REAL=0:00:03.0)
Iteration  4: Total net bbox = 2.024e+05 (1.11e+05 9.13e+04)
              Est.  stn bbox = 2.438e+05 (1.31e+05 1.12e+05)
              cpu = 0:00:25.9 real = 0:00:26.0 mem = 1080.8M
Iteration  5: Total net bbox = 2.024e+05 (1.11e+05 9.13e+04)
              Est.  stn bbox = 2.438e+05 (1.31e+05 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1080.8M
Iteration  6: Total net bbox = 3.259e+05 (1.61e+05 1.65e+05)
              Est.  stn bbox = 3.731e+05 (1.86e+05 1.87e+05)
              cpu = 0:00:10.6 real = 0:00:11.0 mem = 1082.0M
Iteration  7: Total net bbox = 4.580e+05 (2.32e+05 2.26e+05)
              Est.  stn bbox = 5.126e+05 (2.61e+05 2.52e+05)
              cpu = 0:00:13.3 real = 0:00:13.0 mem = 1082.0M
Iteration  8: Total net bbox = 4.580e+05 (2.32e+05 2.26e+05)
              Est.  stn bbox = 5.126e+05 (2.61e+05 2.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.0M
Iteration  9: Total net bbox = 4.755e+05 (2.45e+05 2.30e+05)
              Est.  stn bbox = 5.337e+05 (2.76e+05 2.58e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1082.0M
Iteration 10: Total net bbox = 4.755e+05 (2.45e+05 2.30e+05)
              Est.  stn bbox = 5.337e+05 (2.76e+05 2.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.0M
Iteration 11: Total net bbox = 4.766e+05 (2.47e+05 2.30e+05)
              Est.  stn bbox = 5.354e+05 (2.78e+05 2.57e+05)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 1082.0M
Iteration 12: Total net bbox = 4.766e+05 (2.47e+05 2.30e+05)
              Est.  stn bbox = 5.354e+05 (2.78e+05 2.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.0M
Iteration 13: Total net bbox = 4.628e+05 (2.46e+05 2.17e+05)
              Est.  stn bbox = 5.201e+05 (2.77e+05 2.43e+05)
              cpu = 0:00:15.5 real = 0:00:16.0 mem = 1112.3M
Iteration 14: Total net bbox = 4.628e+05 (2.46e+05 2.17e+05)
              Est.  stn bbox = 5.201e+05 (2.77e+05 2.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1112.3M
Iteration 15: Total net bbox = 4.628e+05 (2.46e+05 2.17e+05)
              Est.  stn bbox = 5.201e+05 (2.77e+05 2.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1112.3M
Finished Global Placement (cpu=0:01:24, real=0:01:26, mem=1112.3M)
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:51 mem=948.7M) ***
Total net bbox length = 4.628e+05 (2.456e+05 2.172e+05) (ext = 5.385e+04)
Move report: Detail placement moves 12653 insts, mean move: 1.16 um, max move: 19.69 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_): (538.71, 137.58) --> (538.60, 118.00)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 951.1MB
Summary Report:
Instances move: 12653 (out of 12653 movable)
Mean displacement: 1.16 um
Max displacement: 19.69 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_) (538.708, 137.584) -> (538.6, 118)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.466e+05 (2.289e+05 2.177e+05) (ext = 5.385e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 951.1MB
*** Finished refinePlace (0:01:54 mem=951.1M) ***
*** Finished Initial Placement (cpu=0:01:31, real=0:01:32, mem=951.1M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15456  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15456 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15456 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.26% V. EstWL: 4.851108e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.18% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.24% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 56038
[NR-eagl] Layer2(M2)(V) length: 1.172099e+05um, number of vias: 80026
[NR-eagl] Layer3(M3)(H) length: 1.544067e+05um, number of vias: 6601
[NR-eagl] Layer4(M4)(V) length: 7.950033e+04um, number of vias: 2553
[NR-eagl] Layer5(M5)(H) length: 7.455389e+04um, number of vias: 1588
[NR-eagl] Layer6(M6)(V) length: 9.008004e+03um, number of vias: 1164
[NR-eagl] Layer7(M7)(H) length: 2.095029e+04um, number of vias: 1135
[NR-eagl] Layer8(M8)(V) length: 3.941767e+04um, number of vias: 0
[NR-eagl] Total length: 4.950468e+05um, number of vias: 149105
[NR-eagl] End Peak syMemory usage = 956.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.74 seconds
**placeDesign ... cpu = 0: 1:36, real = 0: 1:37, mem = 953.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 963.6M, totSessionCpu=0:01:56 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=963.6M)
Extraction called for design 'core' of instances=12656 and nets=15552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 963.586M)
** Profile ** Start :  cpu=0:00:00.0, mem=963.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=963.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1063.43 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1063.4M) ***
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:02:01 mem=1063.4M)
** Profile ** Overall slacks :  cpu=0:00:04.1, mem=1063.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1063.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.118  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4890   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.188   |    226 (226)     |
|   max_tran     |    284 (4365)    |   -6.591   |    284 (4365)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.211%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1063.4M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1008.2M, totSessionCpu=0:02:01 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1008.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1008.2M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 12656

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 12653 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 12653 (100.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  15456
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.15MB/811.15MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.26MB/811.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.30MB/811.30MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT)
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 10%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 20%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 30%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 40%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 50%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 60%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 70%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 80%
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT): 90%

Finished Levelizing
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT)

Starting Activity Propagation
2025-Mar-22 18:43:00 (2025-Mar-23 01:43:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 10%
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.43MB/812.43MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT)
 ... Calculating leakage power
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 10%
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 20%
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 30%
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT): 40%

Finished Calculating power
2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.59MB/812.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.59MB/812.59MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=812.62MB/812.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:43:01 (2025-Mar-23 01:43:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16_64) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16_64) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16_160) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.49718756
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.136       27.36
Macro                                  0           0
IO                                     0           0
Combinational                     0.3612       72.64
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.4972         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4972         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.21864e-10 F
* 		Total instances in design: 12656
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.497188 mW
Cell usage statistics:  
Library tcbn65gpluswc , 12653 cells ( 100.000000%) , 0.497188 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=812.64MB/812.64MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: 4.018 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.496 mW
Resizable instances =  12653 (100.0%), leakage = 0.496 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  12653 (100.0%), lkg = 0.496 mW (100.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)

OptMgr: Begin forced downsizing
OptMgr: 51 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: 4.018 ns

Design leakage power (state independent) = 0.495 mW
Resizable instances =  12653 (100.0%), leakage = 0.495 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  12653 (100.0%), lkg = 0.495 mW (100.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)


Summary: cell sizing

 51 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         51         51

    3 instances changed cell type from        AN3D1   to      AN3D0
    7 instances changed cell type from      IAO21D1   to    IAO21D0
   41 instances changed cell type from       NR2XD0   to      NR2D0
  checkSum: 51



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.74MB/815.74MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.74MB/815.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.74MB/815.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT)
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 10%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 20%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 30%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 40%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 50%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 60%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 70%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 80%
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT): 90%

Finished Levelizing
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT)

Starting Activity Propagation
2025-Mar-22 18:43:03 (2025-Mar-23 01:43:03 GMT)
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 10%
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.29MB/816.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT)
 ... Calculating leakage power
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 10%
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 20%
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 30%
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT): 40%

Finished Calculating power
2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.29MB/816.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.29MB/816.29MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=816.29MB/816.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:43:04 (2025-Mar-23 01:43:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16_64) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16_64) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16_160) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.49698796
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.136       27.37
Macro                                  0           0
IO                                     0           0
Combinational                      0.361       72.63
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              0.497         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      0.497         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.21843e-10 F
* 		Total instances in design: 12656
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.496988 mW
Cell usage statistics:  
Library tcbn65gpluswc , 12653 cells ( 100.000000%) , 0.496988 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=817.06MB/817.06MB)

OptMgr: Leakage power optimization took: 4 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1166.8M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1166.8M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1166.8M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1166.8M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1166.8M)
CPU of: netlist preparation :0:00:00.0 (mem :1166.8M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1166.8M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 8 out of 12653 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 12645
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 57.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.20%|        -|   0.000|   0.000|   0:00:00.0| 1265.2M|
|    57.20%|        0|   0.000|   0.000|   0:00:01.0| 1265.2M|
|    57.20%|        0|   0.000|   0.000|   0:00:00.0| 1265.2M|
|    57.20%|        0|   0.000|   0.000|   0:00:00.0| 1265.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.20
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1108.38M, totSessionCpu=0:02:13).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.20%|        -|   0.100|   0.000|   0:00:00.0| 1241.9M|
|    57.20%|        -|   0.100|   0.000|   0:00:00.0| 1241.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1241.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   723   |  6654   |   519   |    519  |     0   |     0   |     0   |     0   | 4.12 |          0|          0|          0|  57.20  |            |           |
|    12   |   224   |     0   |      0  |     0   |     0   |     0   |     0   | 4.99 |        183|          0|        550|  57.98  |   0:00:07.0|    1267.2M|
|     1   |     7   |     0   |      0  |     0   |     0   |     0   |     0   | 4.99 |          1|          0|         12|  57.98  |   0:00:00.0|    1267.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1267.2M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1116.4M, totSessionCpu=0:02:25 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 96 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    57.98%|   0:00:00.0| 1261.0M|   WC_VIEW|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1261.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1261.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 57.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.98%|        -|   0.000|   0.000|   0:00:00.0| 1276.3M|
|    57.98%|        0|   0.000|   0.000|   0:00:00.0| 1276.3M|
|    57.98%|        0|   0.000|   0.000|   0:00:01.0| 1276.3M|
|    57.70%|      175|   0.000|   0.000|   0:00:00.0| 1276.3M|
|    57.70%|        2|   0.000|   0.000|   0:00:01.0| 1276.3M|
|    57.70%|        0|   0.000|   0.000|   0:00:00.0| 1276.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.70
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1127.48M, totSessionCpu=0:02:35).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1127.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15640  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15640 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15640 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.18% H + 0.25% V. EstWL: 4.854690e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.16% V
[NR-eagl] Overflow after earlyGlobalRoute 0.21% H + 0.22% V
[NR-eagl] End Peak syMemory usage = 1141.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.39 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:36 mem=1141.3M) ***
Move report: Timing Driven Placement moves 12697 insts, mean move: 4.45 um, max move: 142.20 um
	Max move on inst (mac_array_instance/FE_OFC123_q_temp_351_): (144.60, 155.80) --> (232.80, 209.80)
	Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 1152.3MB
Move report: Detail placement moves 2799 insts, mean move: 1.63 um, max move: 24.20 um
	Max move on inst (U73): (271.80, 46.00) --> (294.20, 44.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1152.3MB
Summary Report:
Instances move: 12701 (out of 12837 movable)
Mean displacement: 4.52 um
Max displacement: 147.40 um (Instance: mac_array_instance/FE_OFC123_q_temp_351_) (144.6, 155.8) -> (238, 209.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Runtime: CPU: 0:00:16.7 REAL: 0:00:17.0 MEM: 1152.3MB
*** Finished refinePlace (0:02:52 mem=1152.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15640  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15640 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15640 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.24% V. EstWL: 4.900950e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.18% H + 0.15% V
[NR-eagl] Overflow after earlyGlobalRoute 0.27% H + 0.21% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 56406
[NR-eagl] Layer2(M2)(V) length: 1.212387e+05um, number of vias: 80575
[NR-eagl] Layer3(M3)(H) length: 1.521069e+05um, number of vias: 6719
[NR-eagl] Layer4(M4)(V) length: 7.983650e+04um, number of vias: 2703
[NR-eagl] Layer5(M5)(H) length: 7.636909e+04um, number of vias: 1598
[NR-eagl] Layer6(M6)(V) length: 9.416409e+03um, number of vias: 1217
[NR-eagl] Layer7(M7)(H) length: 2.033899e+04um, number of vias: 1196
[NR-eagl] Layer8(M8)(V) length: 4.073786e+04um, number of vias: 0
[NR-eagl] Total length: 5.000445e+05um, number of vias: 150414
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.1M)
Extraction called for design 'core' of instances=12840 and nets=15736 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1109.113M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1106.6M, totSessionCpu=0:02:54 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1193.18 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 1193.2M) ***
*** Timing Is met
*** Check timing (0:00:04.2)
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1193.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15640  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15640 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15640 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.24% V. EstWL: 4.900950e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.18% H + 0.15% V
[NR-eagl] Overflow after earlyGlobalRoute 0.27% H + 0.21% V
[NR-eagl] End Peak syMemory usage = 1193.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.41 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:00 mem=1193.2M) ***
Move report: Timing Driven Placement moves 12616 insts, mean move: 3.58 um, max move: 44.80 um
	Max move on inst (FE_OFC37_array_out_71_): (302.40, 197.20) --> (297.20, 157.60)
	Runtime: CPU: 0:00:12.1 REAL: 0:00:12.0 MEM: 1193.2MB
Move report: Detail placement moves 3058 insts, mean move: 1.53 um, max move: 23.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U63): (144.00, 83.80) --> (120.60, 83.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1193.2MB
Summary Report:
Instances move: 12606 (out of 12837 movable)
Mean displacement: 3.66 um
Max displacement: 44.80 um (Instance: FE_OFC37_array_out_71_) (302.4, 197.2) -> (297.2, 157.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1193.2MB
*** Finished refinePlace (0:03:14 mem=1193.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15640  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15640 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15640 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.24% V. EstWL: 4.886910e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.15% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.21% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 56406
[NR-eagl] Layer2(M2)(V) length: 1.209375e+05um, number of vias: 80110
[NR-eagl] Layer3(M3)(H) length: 1.519964e+05um, number of vias: 6711
[NR-eagl] Layer4(M4)(V) length: 7.972920e+04um, number of vias: 2689
[NR-eagl] Layer5(M5)(H) length: 7.554049e+04um, number of vias: 1588
[NR-eagl] Layer6(M6)(V) length: 9.541411e+03um, number of vias: 1230
[NR-eagl] Layer7(M7)(H) length: 2.034639e+04um, number of vias: 1201
[NR-eagl] Layer8(M8)(V) length: 4.054937e+04um, number of vias: 0
[NR-eagl] Total length: 4.986408e+05um, number of vias: 149935
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1114.3M)
Extraction called for design 'core' of instances=12840 and nets=15736 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1114.254M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:19, real = 0:01:20, mem = 1110.6M, totSessionCpu=0:03:16 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1185.14 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1185.1M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 1129.9M, totSessionCpu=0:03:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1129.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1129.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1137.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1137.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.881  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4890   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.700%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1137.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.42MB/912.42MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.42MB/912.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.42MB/912.42MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT)
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 10%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 20%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 30%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 40%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 50%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 60%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 70%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 80%
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 90%

Finished Levelizing
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT)

Starting Activity Propagation
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT)
2025-Mar-22 18:44:21 (2025-Mar-23 01:44:21 GMT): 10%
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.66MB/912.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT)
 ... Calculating switching power
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 10%
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 20%
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 30%
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 40%
2025-Mar-22 18:44:22 (2025-Mar-23 01:44:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:44:23 (2025-Mar-23 01:44:23 GMT): 60%
2025-Mar-22 18:44:24 (2025-Mar-23 01:44:24 GMT): 70%
2025-Mar-22 18:44:25 (2025-Mar-23 01:44:25 GMT): 80%
2025-Mar-22 18:44:26 (2025-Mar-23 01:44:26 GMT): 90%

Finished Calculating power
2025-Mar-22 18:44:26 (2025-Mar-23 01:44:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=912.75MB/912.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.75MB/912.75MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=912.75MB/912.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:44:26 (2025-Mar-23 01:44:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.19329515 	   64.2526%
Total Switching Power:       1.82445594 	   27.9556%
Total Leakage Power:         0.50851106 	    7.7918%
Total Power:                 6.52626212
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.347      0.1955      0.1358       2.678       41.03
Macro                                  0      0.1234           0      0.1234       1.891
IO                                     0           0           0           0           0
Combinational                      1.847       1.506      0.3727       3.725       57.08
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.193       1.824      0.5085       6.526         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.193       1.824      0.5085       6.526         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1086
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.22951e-10 F
* 		Total instances in design: 12840
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=913.52MB/913.52MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 57.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.70%|        -|   0.000|   0.000|   0:00:00.0| 1277.5M|
|    57.70%|        0|   0.000|   0.000|   0:00:04.0| 1277.5M|
|    57.70%|       16|   0.000|   0.000|   0:00:24.0| 1277.5M|
|    57.70%|        2|   0.000|   0.000|   0:00:01.0| 1279.2M|
|    57.68%|     1808|   0.000|   0.000|   0:00:07.0| 1279.2M|
|    57.68%|        0|   0.000|   0.000|   0:00:00.0| 1279.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.68
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:36.0) (real = 0:00:36.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:05 mem=1260.2M) ***
Total net bbox length = 4.499e+05 (2.272e+05 2.228e+05) (ext = 5.383e+04)
Move report: Detail placement moves 21 insts, mean move: 0.89 um, max move: 3.00 um
	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/U65): (260.00, 11.80) --> (258.80, 13.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1260.2MB
Summary Report:
Instances move: 21 (out of 12835 movable)
Mean displacement: 0.89 um
Max displacement: 3.00 um (Instance: ofifo_inst/col_idx_4__fifo_instance/U65) (260, 11.8) -> (258.8, 13.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: OA22D0
Total net bbox length = 4.499e+05 (2.272e+05 2.228e+05) (ext = 5.383e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1260.2MB
*** Finished refinePlace (0:04:06 mem=1260.2M) ***
Running DRV recovery as an increase was found in the number of tran violations from 56 to 57.
Include MVT Delays for Hold Opt
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   306   |  2650   |   151   |    151  |     0   |     0   |     0   |     0   | 4.88 |          0|          0|          0|  57.68  |            |           |
|    13   |   151   |     8   |      8  |     0   |     0   |     0   |     0   | 5.09 |         13|          0|        293|  57.80  |   0:00:08.0|    1317.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.09 |          1|          0|         12|  57.81  |   0:00:00.0|    1317.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.09 |          0|          0|          0|  57.81  |   0:00:00.0|    1317.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=1317.4M) ***

*** Starting refinePlace (0:04:17 mem=1333.4M) ***
Total net bbox length = 4.501e+05 (2.274e+05 2.228e+05) (ext = 5.304e+04)
Move report: Detail placement moves 81 insts, mean move: 0.38 um, max move: 2.40 um
	Max move on inst (FE_OFC198_out_146_): (215.80, 10.00) --> (216.40, 11.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1333.4MB
Summary Report:
Instances move: 81 (out of 12849 movable)
Mean displacement: 0.38 um
Max displacement: 2.40 um (Instance: FE_OFC198_out_146_) (215.8, 10) -> (216.4, 11.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD0
Total net bbox length = 4.501e+05 (2.274e+05 2.228e+05) (ext = 5.304e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1333.4MB
*** Finished refinePlace (0:04:18 mem=1333.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1333.4M)


Density : 0.5781
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1333.4M) ***
Checking setup slack degradation ...
*** Starting refinePlace (0:04:18 mem=1298.3M) ***
Total net bbox length = 4.501e+05 (2.274e+05 2.228e+05) (ext = 5.304e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1298.3MB
Summary Report:
Instances move: 0 (out of 12849 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.501e+05 (2.274e+05 2.228e+05) (ext = 5.304e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1298.3MB
*** Finished refinePlace (0:04:19 mem=1298.3M) ***
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    5.089|   0.000|    0.000|    57.81%|   0:00:00.0| 1332.7M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1332.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1332.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.81MB/989.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.81MB/989.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.81MB/989.81MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT)
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 10%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 20%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 30%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 40%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 50%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 60%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 70%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 80%
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT): 90%

Finished Levelizing
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT)

Starting Activity Propagation
2025-Mar-22 18:45:22 (2025-Mar-23 01:45:22 GMT)
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 10%
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.81MB/989.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT)
 ... Calculating switching power
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 10%
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 20%
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 30%
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 40%
2025-Mar-22 18:45:23 (2025-Mar-23 01:45:23 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:45:24 (2025-Mar-23 01:45:24 GMT): 60%
2025-Mar-22 18:45:25 (2025-Mar-23 01:45:25 GMT): 70%
2025-Mar-22 18:45:26 (2025-Mar-23 01:45:26 GMT): 80%
2025-Mar-22 18:45:27 (2025-Mar-23 01:45:27 GMT): 90%

Finished Calculating power
2025-Mar-22 18:45:27 (2025-Mar-23 01:45:27 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=989.81MB/989.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.81MB/989.81MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=989.81MB/989.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:45:27 (2025-Mar-23 01:45:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.19098526 	   64.1748%
Total Switching Power:       1.82901933 	   28.0070%
Total Leakage Power:         0.51057315 	    7.8182%
Total Power:                 6.53057771
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.344       0.195      0.1359       2.675       40.97
Macro                                  0      0.1199           0      0.1199       1.836
IO                                     0           0           0           0           0
Combinational                      1.847       1.514      0.3746       3.735        57.2
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.191       1.829      0.5106       6.531         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.191       1.829      0.5106       6.531         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1067
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.23138e-10 F
* 		Total instances in design: 12852
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=989.81MB/989.81MB)

*** Finished Leakage Power Optimization (cpu=0:00:58, real=0:00:58, mem=1154.92M, totSessionCpu=0:04:27).
doiPBLastSyncSlave
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:45:27 (2025-Mar-23 01:45:27 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.19098526 	   64.1748%
Total Switching Power:       1.82901933 	   28.0070%
Total Leakage Power:         0.51057315 	    7.8182%
Total Power:                 6.53057771
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.344       0.195      0.1359       2.675       40.97
Macro                                  0      0.1199           0      0.1199       1.836
IO                                     0           0           0           0           0
Combinational                      1.847       1.514      0.3746       3.735        57.2
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.191       1.829      0.5106       6.531         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.191       1.829      0.5106       6.531         100
Total leakage power = 0.510573 mW
Cell usage statistics:  
Library tcbn65gpluswc , 12849 cells ( 100.000000%) , 0.510573 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=956.90MB/956.90MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:31, real = 0:02:33, mem = 1154.9M, totSessionCpu=0:04:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=1154.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1154.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1162.9M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1154.9M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1154.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.089  |  5.089  |  8.554  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.806%
Routing Overflow: 0.15% H and 0.21% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1154.9M
**optDesign ... cpu = 0:02:32, real = 0:02:34, mem = 1152.9M, totSessionCpu=0:04:28 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:04:10, real = 0:04:13, mem = 1081.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1191 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1040 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2294 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 3875 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 11195 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 19595 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 19595 new insts, 19595 new pwr-pin connections were made to global net 'VDD'.
19595 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 32447 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1081.3M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2427 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1075.8M, init mem=1075.8M)
*info: Placed = 32447          (Fixed = 3)
*info: Unplaced = 0           
Placement Density:98.34%(106723/108527)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1075.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 136204.172um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2427
    Delay constrained sinks:     2427
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=15652  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 15652 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15652 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.26% V. EstWL: 4.886532e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.15% V
[NR-eagl] Overflow after earlyGlobalRoute 0.14% H + 0.22% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 56430
[NR-eagl] Layer2(M2)(V) length: 1.205865e+05um, number of vias: 79952
[NR-eagl] Layer3(M3)(H) length: 1.514199e+05um, number of vias: 6741
[NR-eagl] Layer4(M4)(V) length: 7.958871e+04um, number of vias: 2713
[NR-eagl] Layer5(M5)(H) length: 7.558309e+04um, number of vias: 1590
[NR-eagl] Layer6(M6)(V) length: 9.484612e+03um, number of vias: 1248
[NR-eagl] Layer7(M7)(H) length: 2.102549e+04um, number of vias: 1217
[NR-eagl] Layer8(M8)(V) length: 4.074057e+04um, number of vias: 0
[NR-eagl] Total length: 4.984289e+05um, number of vias: 149891
[NR-eagl] End Peak syMemory usage = 1076.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.76 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 136532.380um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2427
    Delay constrained sinks:     2427
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:04:40 mem=1147.4M) ***
Total net bbox length = 4.544e+05 (2.295e+05 2.249e+05) (ext = 5.322e+04)
Density distribution unevenness ratio = 0.494%
Move report: Detail placement moves 11610 insts, mean move: 1.15 um, max move: 24.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U316): (384.20, 298.00) --> (385.00, 274.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1147.6MB
Summary Report:
Instances move: 4561 (out of 12891 movable)
Mean displacement: 1.20 um
Max displacement: 24.20 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U316) (384.2, 298) -> (385, 274.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.574e+05 (2.317e+05 2.257e+05) (ext = 5.321e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1147.6MB
*** Finished refinePlace (0:04:41 mem=1147.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.4,3.42)              1
      [3.42,3.44)             0
      [3.44,3.46)             0
      [3.46,3.48)             0
      [3.48,3.5)              0
      [3.5,3.52)              0
      [3.52,3.54)             0
      [3.54,3.56)             0
      [3.56,3.58)             0
      [3.58,3.6)              6
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           3.6         (288.707,181.718)    (288.707,185.317)    ccl clock buffer, uid:Ae4c8 (a lib_cell CKBD16) at (286.200,184.600), in power domain auto-default
           3.6         (122.308,152.917)    (122.308,156.518)    ccl clock buffer, uid:Ae4c6 (a lib_cell CKBD16) at (119.800,155.800), in power domain auto-default
           3.6         (122.308,120.517)    (122.308,116.918)    ccl clock buffer, uid:Ae4b5 (a lib_cell CKBD16) at (119.800,116.200), in power domain auto-default
           3.6         (487.908,152.917)    (487.908,149.317)    ccl clock buffer, uid:Ae4d1 (a lib_cell CKBD16) at (485.400,148.600), in power domain auto-default
           3.6         (287.308,181.718)    (287.308,178.118)    ccl clock buffer, uid:Ae4ed (a lib_cell CKBD16) at (284.800,177.400), in power domain auto-default
           3.6         (122.308,152.917)    (122.308,149.317)    ccl clock buffer, uid:Ae4ef (a lib_cell CKBD16) at (119.800,148.600), in power domain auto-default
           3.4         (122.308,282.517)    (125.708,282.517)    ccl clock buffer, uid:Ae4bc (a lib_cell CKBD16) at (123.200,281.800), in power domain auto-default
           0           (227.107,44.917)     (227.107,44.917)     ccl clock buffer, uid:Ae4b1 (a lib_cell CKBD16) at (224.600,44.200), in power domain auto-default
           0           (149.107,152.917)    (149.107,152.917)    ccl clock buffer, uid:Ae4ec (a lib_cell CKBD16) at (146.600,152.200), in power domain auto-default
           0           (122.308,149.317)    (122.308,149.317)    ccl clock buffer, uid:Ae4ef (a lib_cell CKBD16) at (119.800,148.600), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.291pF, total=2.522pF
      wire capacitance : top=0.000pF, trunk=0.319pF, leaf=1.878pF, total=2.197pF
      wire lengths   : top=0.000um, trunk=1977.912um, leaf=9695.002um, total=11672.915um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.085),top(nil), margined worst slew is leaf(0.099),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.250, avg=0.237, sd=0.010], skew [0.043 vs 0.057, 97.8% {0.211, 0.239, 0.250}] (wid=0.037 ws=0.030) (gid=0.230 gs=0.043)
    Clock network insertion delays are now [0.207ns, 0.250ns] average 0.237ns std.dev 0.010ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=32489 and nets=19331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1112.324M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.291pF, total=2.522pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.323pF, leaf=1.890pF, total=2.213pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1977.912um, leaf=9695.002um, total=11672.915um
  Rebuilding timing graph   sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
    skew_group clk/CON: insertion delay [min=0.208, max=0.251, avg=0.238, sd=0.010], skew [0.043 vs 0.057, 97.8% {0.212, 0.240, 0.251}] (wid=0.037 ws=0.031) (gid=0.231 gs=0.043)
  Clock network insertion delays are now [0.208ns, 0.251ns] average 0.238ns std.dev 0.010ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.291pF, total=2.522pF
      wire capacitance : top=0.000pF, trunk=0.323pF, leaf=1.890pF, total=2.213pF
      wire lengths   : top=0.000um, trunk=1977.912um, leaf=9695.002um, total=11672.915um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.251, avg=0.238, sd=0.010], skew [0.043 vs 0.057, 97.8% {0.212, 0.240, 0.251}] (wid=0.037 ws=0.031) (gid=0.231 gs=0.043)
    Clock network insertion delays are now [0.208ns, 0.251ns] average 0.238ns std.dev 0.010ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.291pF, total=2.522pF
      wire capacitance : top=0.000pF, trunk=0.323pF, leaf=1.890pF, total=2.213pF
      wire lengths   : top=0.000um, trunk=1977.912um, leaf=9695.002um, total=11672.915um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.251, avg=0.238, sd=0.010], skew [0.043 vs 0.057, 97.8% {0.212, 0.240, 0.251}] (wid=0.037 ws=0.031) (gid=0.231 gs=0.043)
    Clock network insertion delays are now [0.208ns, 0.251ns] average 0.238ns std.dev 0.010ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.330pF, leaf=1.890pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2023.055um, leaf=9695.002um, total=11718.057um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.103),top(nil), margined worst slew is leaf(0.099),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.214, avg=0.184, sd=0.017], skew [0.071 vs 0.057*, 91.9% {0.158, 0.186, 0.214}] (wid=0.058 ws=0.052) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.214ns] average 0.184ns std.dev 0.017ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.330pF, leaf=1.890pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2023.055um, leaf=9695.002um, total=11718.057um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.103),top(nil), margined worst slew is leaf(0.099),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.214, avg=0.184, sd=0.017], skew [0.071 vs 0.057*, 91.9% {0.158, 0.186, 0.214}] (wid=0.058 ws=0.052) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.214ns] average 0.184ns std.dev 0.017ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.330pF, leaf=1.890pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2023.055um, leaf=9695.002um, total=11718.057um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.103),top(nil), margined worst slew is leaf(0.099),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.214, avg=0.184, sd=0.017], skew [0.071 vs 0.057*, 91.9% {0.158, 0.186, 0.214}] (wid=0.058 ws=0.052) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.214ns] average 0.184ns std.dev 0.017ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.330pF, leaf=1.890pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2023.055um, leaf=9695.002um, total=11718.057um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.099),trunk(0.103),top(nil), margined worst slew is leaf(0.099),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.214, avg=0.184, sd=0.017], skew [0.071 vs 0.057*, 91.9% {0.158, 0.186, 0.214}] (wid=0.058 ws=0.052) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.214ns] average 0.184ns std.dev 0.017ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.330pF, leaf=1.890pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=2023.055um, leaf=9695.002um, total=11718.057um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.103),top(nil), margined worst slew is leaf(0.099),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.214, avg=0.184, sd=0.017], skew [0.071 vs 0.057*, 91.9% {0.158, 0.186, 0.214}] (wid=0.058 ws=0.052) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.214ns] average 0.184ns std.dev 0.017ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 240 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=413.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=413.280um^2
      gate capacitance : top=0.000pF, trunk=0.225pF, leaf=2.291pF, total=2.516pF
      wire capacitance : top=0.000pF, trunk=0.326pF, leaf=1.891pF, total=2.218pF
      wire lengths   : top=0.000um, trunk=2005.380um, leaf=9698.802um, total=11704.182um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.098),top(nil), margined worst slew is leaf(0.099),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.209, avg=0.183, sd=0.016], skew [0.066 vs 0.057*, 92% {0.157, 0.186, 0.209}] (wid=0.056 ws=0.050) (gid=0.166 gs=0.041)
    Clock network insertion delays are now [0.144ns, 0.209ns] average 0.183ns std.dev 0.016ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=378.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=378.000um^2
      gate capacitance : top=0.000pF, trunk=0.208pF, leaf=2.291pF, total=2.499pF
      wire capacitance : top=0.000pF, trunk=0.327pF, leaf=1.891pF, total=2.218pF
      wire lengths   : top=0.000um, trunk=2007.330um, leaf=9699.370um, total=11706.700um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.144, max=0.208, avg=0.191, sd=0.015], skew [0.064 vs 0.057*, 91.4% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.049) (gid=0.174 gs=0.045)
    Clock network insertion delays are now [0.144ns, 0.208ns] average 0.191ns std.dev 0.015ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 76 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=41, i=0, cg=0, l=0, total=41
          cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
          gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
          wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
          wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
          sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=41, i=0, cg=0, l=0, total=41
    cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
    gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
    wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
    wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
    sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
    skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
  Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=41, i=0, cg=0, l=0, total=41
          cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
          gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
          wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
          wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
          sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.014], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.014ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=32488 and nets=19330 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1112.328M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=41, i=0, cg=0, l=0, total=41
  Rebuilding timing graph   cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.340pF, leaf=1.891pF, total=2.231pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
  Rebuilding timing graph   sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
    skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.013], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
  Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.013ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=372.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=372.240um^2
      gate capacitance : top=0.000pF, trunk=0.205pF, leaf=2.291pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.340pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9698.273um, total=11781.928um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.208, avg=0.191, sd=0.013], skew [0.055 vs 0.057, 92.6% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.047)
    Clock network insertion delays are now [0.152ns, 0.208ns] average 0.191ns std.dev 0.013ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.495pF fall=2.488pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.492pF fall=2.485pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      wire capacitance : top=0.000pF, trunk=0.340pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9699.005um, total=11782.660um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.208, avg=0.191, sd=0.013], skew [0.057 vs 0.057, 94% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.048)
    Clock network insertion delays are now [0.151ns, 0.208ns] average 0.191ns std.dev 0.013ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      wire capacitance : top=0.000pF, trunk=0.340pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9699.005um, total=11782.660um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.208, avg=0.191, sd=0.013], skew [0.057 vs 0.057, 94% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.048)
    Clock network insertion delays are now [0.151ns, 0.208ns] average 0.191ns std.dev 0.013ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      wire capacitance : top=0.000pF, trunk=0.340pF, leaf=1.891pF, total=2.231pF
      wire lengths   : top=0.000um, trunk=2083.655um, leaf=9699.005um, total=11782.660um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.208, avg=0.191, sd=0.013], skew [0.057 vs 0.057, 94% {0.167, 0.195, 0.208}] (wid=0.055 ws=0.041) (gid=0.174 gs=0.048)
    Clock network insertion delays are now [0.151ns, 0.208ns] average 0.191ns std.dev 0.013ns
  Improving insertion delay done.
  Total capacitance is (rise=4.723pF fall=4.715pF), of which (rise=2.231pF fall=2.231pF) is wire, and (rise=2.492pF fall=2.485pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:52 mem=1177.6M) ***
Total net bbox length = 4.574e+05 (2.317e+05 2.257e+05) (ext = 5.305e+04)
Density distribution unevenness ratio = 0.611%
Move report: Detail placement moves 1853 insts, mean move: 3.17 um, max move: 23.40 um
	Max move on inst (FILLER_3148): (598.20, 40.60) --> (598.20, 64.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1177.6MB
Summary Report:
Instances move: 251 (out of 10425 movable)
Mean displacement: 2.79 um
Max displacement: 10.40 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U739) (35.6, 92.8) -> (46, 92.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.577e+05 (2.320e+05 2.258e+05) (ext = 5.305e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1177.6MB
*** Finished refinePlace (0:04:53 mem=1177.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:53 mem=1177.6M) ***
Total net bbox length = 4.577e+05 (2.320e+05 2.258e+05) (ext = 5.305e+04)
Density distribution unevenness ratio = 0.297%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1177.6MB
Summary Report:
Instances move: 0 (out of 12890 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.577e+05 (2.320e+05 2.258e+05) (ext = 5.305e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1177.6MB
*** Finished refinePlace (0:04:53 mem=1177.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        42 (unrouted=42, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 15651 (unrouted=0, trialRouted=15651, noStatus=0, routed=0, fixed=0)
(Not counting 3637 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=32488 and nets=19330 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1179.102M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 42 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 42 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 18:45:56 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16_64 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 19328 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 931.02 (MB), peak = 991.36 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 18:46:04 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 18:46:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1005         552       21112    88.22%
#  Metal 2        V        2047         997       21112    31.10%
#  Metal 3        H        1090         467       21112    30.25%
#  Metal 4        V        2130         914       21112    30.45%
#  Metal 5        H        1557           0       21112     0.20%
#  Metal 6        V        3044           0       21112    61.59%
#  Metal 7        H         386           0       21112     0.00%
#  Metal 8        V         761           0       21112     0.00%
#  --------------------------------------------------------------
#  Total                  12021      16.02%  168896    30.23%
#
#  42 nets (0.22%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.50 (MB), peak = 991.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.18 (MB), peak = 991.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.60 (MB), peak = 991.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3637 (skipped).
#Total number of selected nets for routing = 42.
#Total number of unselected nets (but routable) for routing = 15651 (skipped).
#Total number of nets in the design = 19330.
#
#15651 skipped nets do not have any wires.
#42 routable nets have only global wires.
#42 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42               0  
#------------------------------------------------
#        Total                 42               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42           15651  
#------------------------------------------------
#        Total                 42           15651  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 11767 um.
#Total half perimeter of net bounding box = 5295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 7578 um.
#Total wire length on LAYER M4 = 4127 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 39 um.
#Total number of vias = 5993
#Up-Via Summary (total 5993):
#           
#-----------------------
#  Metal 1         2506
#  Metal 2         2165
#  Metal 3         1314
#  Metal 4            2
#  Metal 5            2
#  Metal 6            2
#  Metal 7            2
#-----------------------
#                  5993 
#
#Total number of involved priority nets 42
#Maximum src to sink distance for priority net 381.2
#Average of max src_to_sink distance for priority net 122.1
#Average of ave src_to_sink distance for priority net 72.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.70 (MB), peak = 991.36 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.68 (MB), peak = 991.36 (MB)
#Start Track Assignment.
#Done with 1639 horizontal wires in 1 hboxes and 1036 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 12982 um.
#Total half perimeter of net bounding box = 5295 um.
#Total wire length on LAYER M1 = 1275 um.
#Total wire length on LAYER M2 = 20 um.
#Total wire length on LAYER M3 = 7501 um.
#Total wire length on LAYER M4 = 4141 um.
#Total wire length on LAYER M5 = 7 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 38 um.
#Total number of vias = 5993
#Up-Via Summary (total 5993):
#           
#-----------------------
#  Metal 1         2506
#  Metal 2         2165
#  Metal 3         1314
#  Metal 4            2
#  Metal 5            2
#  Metal 6            2
#  Metal 7            2
#-----------------------
#                  5993 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.74 (MB), peak = 991.36 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 29.32 (MB)
#Total memory = 946.78 (MB)
#Peak memory = 991.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.1% of the total area was rechecked for DRC, and 46.9% required routing.
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 983.39 (MB), peak = 991.36 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.30 (MB), peak = 991.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 12198 um.
#Total half perimeter of net bounding box = 5295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 839 um.
#Total wire length on LAYER M3 = 6947 um.
#Total wire length on LAYER M4 = 4368 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 3 um.
#Total wire length on LAYER M8 = 36 um.
#Total number of vias = 6793
#Total number of multi-cut vias = 43 (  0.6%)
#Total number of single cut vias = 6750 ( 99.4%)
#Up-Via Summary (total 6793):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2465 ( 98.4%)        41 (  1.6%)       2506
#  Metal 2        2348 (100.0%)         0 (  0.0%)       2348
#  Metal 3        1931 (100.0%)         0 (  0.0%)       1931
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 6750 ( 99.4%)        43 (  0.6%)       6793 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = -1.20 (MB)
#Total memory = 945.59 (MB)
#Peak memory = 991.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = -1.20 (MB)
#Total memory = 945.59 (MB)
#Peak memory = 991.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 44.89 (MB)
#Total memory = 931.65 (MB)
#Peak memory = 991.36 (MB)
#Number of warnings = 49
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:46:24 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 42 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           2
        50.000     100.000          26
       100.000     150.000           9
       150.000     200.000           1
       200.000     250.000           0
       250.000     300.000           0
       300.000     350.000           1
       350.000     400.000           3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           8
        0.000     10.000           8
       10.000     20.000           9
       20.000     30.000           9
       30.000     40.000           2
       40.000     50.000           1
       50.000     60.000           3
       60.000     70.000           1
       70.000     80.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net mac_array_instance/CTS_48 (87 terminals)
    Guided length:  max path =    68.125um, total =   305.630um
    Routed length:  max path =   110.800um, total =   350.100um
    Deviation:      max path =    62.642%,  total =    14.550%

    Net ofifo_inst/CTS_25 (85 terminals)
    Guided length:  max path =    70.978um, total =   316.442um
    Routed length:  max path =   113.400um, total =   369.080um
    Deviation:      max path =    59.769%,  total =    16.634%

    Net ofifo_inst/CTS_22 (100 terminals)
    Guided length:  max path =    70.755um, total =   359.745um
    Routed length:  max path =   109.600um, total =   440.720um
    Deviation:      max path =    54.901%,  total =    22.509%

    Net CTS_43 (98 terminals)
    Guided length:  max path =    83.970um, total =   378.558um
    Routed length:  max path =   128.200um, total =   426.600um
    Deviation:      max path =    52.674%,  total =    12.691%

    Net CTS_42 (101 terminals)
    Guided length:  max path =    96.737um, total =   340.368um
    Routed length:  max path =   135.600um, total =   414.200um
    Deviation:      max path =    40.173%,  total =    21.692%

    Net ofifo_inst/col_idx_3__fifo_instance/CTS_4 (97 terminals)
    Guided length:  max path =    77.630um, total =   337.783um
    Routed length:  max path =   105.800um, total =   395.360um
    Deviation:      max path =    36.288%,  total =    17.046%

    Net CTS_41 (94 terminals)
    Guided length:  max path =    76.763um, total =   354.998um
    Routed length:  max path =   100.000um, total =   401.080um
    Deviation:      max path =    30.272%,  total =    12.981%

    Net mac_array_instance/col_idx_5__mac_col_inst/CTS_4 (23 terminals)
    Guided length:  max path =    63.135um, total =    96.843um
    Routed length:  max path =    59.200um, total =   125.400um
    Deviation:      max path =    -6.233%,  total =    29.489%

    Net ofifo_inst/CTS_26 (91 terminals)
    Guided length:  max path =    76.600um, total =   350.855um
    Routed length:  max path =    99.000um, total =   384.480um
    Deviation:      max path =    29.243%,  total =     9.584%

    Net ofifo_inst/col_idx_1__fifo_instance/CTS_4 (88 terminals)
    Guided length:  max path =    81.663um, total =   339.442um
    Routed length:  max path =   104.400um, total =   397.440um
    Deviation:      max path =    27.843%,  total =    17.086%

Set FIXED routing status on 42 net(s)
Set FIXED placed status on 41 instance(s)
Net route status summary:
  Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42)
  Non-clock: 15651 (unrouted=15651, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 3637 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=612 numPGBlocks=1722 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 42  numPreroutedWires = 7035
[NR-eagl] Read numTotalNets=15693  numIgnoredNets=42
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 15651 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 15651 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.27% V. EstWL: 4.832496e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.17% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.24% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 56512
[NR-eagl] Layer2(M2)(V) length: 1.159635e+05um, number of vias: 78379
[NR-eagl] Layer3(M3)(H) length: 1.483904e+05um, number of vias: 9210
[NR-eagl] Layer4(M4)(V) length: 8.434831e+04um, number of vias: 3204
[NR-eagl] Layer5(M5)(H) length: 8.381349e+04um, number of vias: 1625
[NR-eagl] Layer6(M6)(V) length: 9.756614e+03um, number of vias: 1297
[NR-eagl] Layer7(M7)(H) length: 2.076419e+04um, number of vias: 1273
[NR-eagl] Layer8(M8)(V) length: 4.182437e+04um, number of vias: 0
[NR-eagl] Total length: 5.048609e+05um, number of vias: 151500
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=32488 and nets=19330 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1144.887M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        194.739      194.160      0.997     177.992      177.276      1.000      0.996         1.004
    S->S Wire Res.       Ohm       219.789      218.558      0.994     198.394      196.956      1.000      0.993         1.007
    S->S Wire Res./um    Ohm         0.943        0.941      0.998       0.535        0.535      1.000      0.999         1.001
    Total Wire Len.      um        190.414      190.200      0.999     269.286      268.983      1.000      0.999         1.001
    Trans. Time          ns          0.016        0.016      0.993       0.013        0.013      1.000      0.992         1.009
    Wire Cap.            fF         30.927       30.773      0.995      43.738       43.520      1.000      0.995         1.005
    Wire Cap./um         fF          0.081        0.081      0.996       0.115        0.114      1.000      0.996         1.004
    Wire Delay           ns          0.008        0.008      0.990       0.007        0.007      1.000      0.989         1.011
    Wire Skew            ns          0.007        0.007      0.992       0.009        0.009      1.000      0.992         1.008
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.065        0.065      0.994       0.007        0.007      0.996      1.011         0.980
    S->S Wire Len.       um        183.994      184.816      1.004     104.077      103.895      1.000      0.998         1.002
    S->S Wire Res.       Ohm       211.400      211.059      0.998     114.965      114.270      1.000      0.994         1.006
    S->S Wire Res./um    Ohm         1.257        1.257      1.000       0.406        0.468      0.989      1.140         0.859
    Total Wire Len.      um        425.707      424.500      0.997      90.449       85.076      0.994      0.935         1.057
    Trans. Time          ns          0.092        0.092      0.998       0.011        0.011      0.999      0.991         1.008
    Wire Cap.            fF         69.413       68.801      0.991      13.502       12.629      0.996      0.931         1.065
    Wire Cap./um         fF          0.164        0.163      0.994       0.003        0.003      0.977      0.985         0.969
    Wire Delay           ns          0.016        0.016      1.015       0.010        0.010      0.998      0.998         0.998
    Wire Skew            ns          0.011        0.011      1.016       0.008        0.008      0.998      0.984         1.012
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.091        0.090      0.985      0.011         0.010      0.993      0.929         1.062
    S->S Wire Len.       um         48.936       60.706      1.241     26.351        30.384      0.889      1.025         0.771
    S->S Wire Res.       Ohm        78.530       86.713      1.104     37.404        40.068      0.876      0.939         0.818
    S->S Wire Res./um    Ohm         1.702        1.488      0.874      0.354         0.209      0.804      0.474         1.364
    Total Wire Len.      um        262.135      273.514      1.043     94.644        98.397      0.995      1.034         0.957
    Trans. Time          ns          0.088        0.089      1.001      0.013         0.013      0.990      1.019         0.962
    Wire Cap.            fF         51.117       49.483      0.968     18.880        18.178      0.995      0.958         1.034
    Wire Cap./um         fF          0.194        0.180      0.928      0.007         0.005      0.887      0.571         1.379
    Wire Delay           ns          0.005        0.007      1.343      0.003         0.004      0.770      0.962         0.616
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -----------------------------------------------------------------------
    Route Sink Pin                                           Difference (%)
    -----------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae4ea/I                           1.439
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae4ec/I                           1.031
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ae4ed/I        0.709
    -----------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      2.000um        1.599         0.282         0.451
    M3                           282.470um    282.400um        1.599         0.282         0.451
    M4                            98.358um     96.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.474%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------------
    Route Sink Pin                                                                   Difference (%)
    -----------------------------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae4b5/I                                                  -20.325
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae4be/I                                                  -16.667
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ae4c8/I                                11.111
    mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Ae4c5/I         6.061
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ae4c0/I                                -5.202
    -----------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       3.800um       1.599         0.282         0.451
    M3                           1034.997um    1052.000um       1.599         0.282         0.451
    M4                            667.830um     642.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.776%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------------------------------------------------
    Route Sink Pin                                                  Difference (%)
    ------------------------------------------------------------------------------
    mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP        -400.000
    mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP       -383.333
    mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP        -360.000
    ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/CP                  -356.000
    ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/CP                  -352.000
    ------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um     833.000um       1.599         0.282         0.451
    M3                           4696.265um    5612.400um       1.599         0.282         0.451
    M4                           5002.740um    3630.000um       1.599         0.282         0.451
    M5                              0.000um       5.400um       1.599         0.282         0.450
    M6                              0.000um       0.400um       1.599         0.277         0.442
    M7                              0.000um       2.800um       0.061         0.415         0.025
    M8                              0.000um      36.000um       0.061         0.406         0.025
    Preferred Layer Adherence     100.000%       91.328%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       4          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2420         98%       ER       41          91%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      28          1%        -        3           7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044       9          0%        -        1           2%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    2302        100%       ER       44         100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    1884        100%       ER       47         100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_2cut_N        0.750    0.053    0.040       1         50%       R         -           -           -        -          -         -
    M5-M6    VIA56_2cut_S        0.750    0.053    0.040       1         50%        -        -           -           -        -          -         -
    M6-M7    VIA67_1cut          0.220    0.099    0.022       2        100%       ER        -           -           -        -          -         -
    M7-M8    VIA78_1cut          0.220    0.119    0.026       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    The RC characteristics of the vias currently used for estimated routes are a poor match those for the vias used in routing.
    Consider setting the following to improve routing correlation:
    	set_ccopt_property generate_nanoroute_vias true
    	set_ccopt_property override_vias {{VIA12_1cut_V VIA23_1cut VIA34_1cut VIA45_1cut VIA56_2cut_N VIA67_1cut VIA78_1cut}}
    
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
      wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.100),top(nil), margined worst slew is leaf(0.102),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.209, avg=0.191, sd=0.014], skew [0.060 vs 0.057*, 94% {0.166, 0.194, 0.209}] (wid=0.057 ws=0.044) (gid=0.172 gs=0.047)
    Clock network insertion delays are now [0.150ns, 0.209ns] average 0.191ns std.dev 0.014ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1283.21 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1283.2M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=41, i=0, cg=0, l=0, total=41
      Rebuilding timing graph   cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
      Rebuilding timing graph   sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=41, i=0, cg=0, l=0, total=41
        cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
        gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
        wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
        wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
        sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 42, tested: 42, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=41, i=0, cg=0, l=0, total=41
          cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
          gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
          wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
          wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
          sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.102),trunk(0.100),top(nil), margined worst slew is leaf(0.102),trunk(0.100),top(nil)
          skew_group clk/CON: insertion delay [min=0.150, max=0.209, avg=0.191, sd=0.014], skew [0.060 vs 0.057*, 94% {0.166, 0.194, 0.209}] (wid=0.057 ws=0.044) (gid=0.172 gs=0.047)
        Clock network insertion delays are now [0.150ns, 0.209ns] average 0.191ns std.dev 0.014ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=32488 and nets=19330 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1156.582M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=41, i=0, cg=0, l=0, total=41
      Rebuilding timing graph   cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
      Rebuilding timing graph   sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        42 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=42)
  Non-clock: 15651 (unrouted=0, trialRouted=15651, noStatus=0, routed=0, fixed=0)
(Not counting 3637 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=41, i=0, cg=0, l=0, total=41
      cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
      gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
      wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
      wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
      sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.100),top(nil), margined worst slew is leaf(0.102),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.209, avg=0.191, sd=0.014], skew [0.060 vs 0.057*, 94% {0.166, 0.194, 0.209}] (wid=0.057 ws=0.044) (gid=0.172 gs=0.047)
    Clock network insertion delays are now [0.150ns, 0.209ns] average 0.191ns std.dev 0.014ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         41      366.480
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             41      366.480
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2078.400
  Leaf      10120.000
  Total     12198.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.201    0.337    0.538
  Leaf     2.291    1.831    4.122
  Total    2.492    2.168    4.660
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2427     2.291     0.001       0.002      0.001    0.064
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.100               0.102
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.150     0.209     0.060    0.057*           0.044           0.015           0.191        0.014     94% {0.166, 0.194, 0.209}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  -------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.150    mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
  WC:setup.late    clk/CON       Max        0.209    ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/CP
  -------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.150ns, 0.209ns] average 0.191ns std.dev 0.014ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=41, i=0, cg=0, l=0, total=41
  cell areas     : b=366.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=366.480um^2
  gate capacitance : top=0.000pF, trunk=0.201pF, leaf=2.291pF, total=2.492pF
  wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.831pF, total=2.168pF
  wire lengths   : top=0.000um, trunk=2078.400um, leaf=10120.000um, total=12198.400um
  sink capacitance : count=2427, total=2.291pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.064pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.102),trunk(0.100),top(nil), margined worst slew is leaf(0.102),trunk(0.100),top(nil)
  skew_group clk/CON: insertion delay [min=0.150, max=0.209, avg=0.191, sd=0.014], skew [0.060 vs 0.057*, 94% {0.166, 0.194, 0.209}] (wid=0.057 ws=0.044) (gid=0.172 gs=0.047)
Clock network insertion delays are now [0.150ns, 0.209ns] average 0.191ns std.dev 0.014ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1148.3M, totSessionCpu=0:05:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1148.3M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1341.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1341.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1355.78 CPU=0:00:03.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1355.8M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:05:39 mem=1355.8M)
** Profile ** Overall slacks :  cpu=0:00:03.9, mem=1355.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1355.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.070  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4890   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.144%
       (98.675% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1355.8M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1228.2M, totSessionCpu=0:05:39 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 12893

Instance distribution across the VT partitions:

 LVT : inst = 568 (4.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 568 (4.4%)

 HVT : inst = 12322 (95.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 12322 (95.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1228.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1228.2M) ***
*** Starting optimizing excluded clock nets MEM= 1228.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1228.2M) ***
Include MVT Delays for Hold Opt
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1222.2M, totSessionCpu=0:05:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=1222.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1222.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1230.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1230.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.070  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4890   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.144%
       (98.675% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1230.2M
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1028.71MB/1028.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1028.71MB/1028.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1028.71MB/1028.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT)
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 10%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 20%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 30%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 40%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 50%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 60%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 70%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 80%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 90%

Finished Levelizing
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT)

Starting Activity Propagation
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT)
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 10%
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:46:43 (2025-Mar-23 01:46:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1030.54MB/1030.54MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT)
 ... Calculating switching power
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 10%
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 20%
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 30%
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 40%
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:46:44 (2025-Mar-23 01:46:44 GMT): 60%
2025-Mar-22 18:46:45 (2025-Mar-23 01:46:45 GMT): 70%
2025-Mar-22 18:46:46 (2025-Mar-23 01:46:46 GMT): 80%
2025-Mar-22 18:46:47 (2025-Mar-23 01:46:47 GMT): 90%

Finished Calculating power
2025-Mar-22 18:46:48 (2025-Mar-23 01:46:48 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1030.54MB/1030.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1030.54MB/1030.54MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1030.54MB/1030.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:46:48 (2025-Mar-23 01:46:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.28531370 	   59.5741%
Total Switching Power:       2.19687553 	   30.5408%
Total Leakage Power:         0.71106385 	    9.8851%
Total Power:                 7.19325306
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.318      0.1954      0.1359       2.649       36.83
Macro                                  0      0.1161      0.1925      0.3086       4.291
IO                                     0           0           0           0           0
Combinational                      1.847       1.515      0.3746       3.736       51.94
Clock (Combinational)             0.1204      0.3709    0.007976      0.4993       6.941
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.285       2.197      0.7111       7.193         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.285       2.197      0.7111       7.193         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1204      0.3709    0.007976      0.4993       6.941
-----------------------------------------------------------------------------------------
Total                             0.1204      0.3709    0.007976      0.4993       6.941
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1027
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.2775e-10 F
* 		Total instances in design: 32488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 19595
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1033.20MB/1033.20MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 98.68
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.68%|        -|   0.000|   0.000|   0:00:00.0| 1392.9M|
|    98.68%|        0|   0.000|   0.000|   0:00:04.0| 1398.9M|
|    98.68%|        0|   0.000|   0.000|   0:00:24.0| 1402.9M|
|    98.68%|        0|   0.000|   0.000|   0:00:01.0| 1405.7M|
|    98.65%|       99|   0.000|   0.000|   0:00:02.0| 1405.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:30.9) (real = 0:00:31.0) **
Executing incremental physical updates
*** Starting refinePlace (0:06:20 mem=1386.6M) ***
Total net bbox length = 4.577e+05 (2.320e+05 2.258e+05) (ext = 5.305e+04)
Density distribution unevenness ratio = 0.525%
Density distribution unevenness ratio = 0.473%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1386.6MB
Summary Report:
Instances move: 0 (out of 12849 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.577e+05 (2.320e+05 2.258e+05) (ext = 5.305e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1386.6MB
*** Finished refinePlace (0:06:21 mem=1386.6M) ***
Checking setup slack degradation ...
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    4.913|   0.000|    0.000|    98.65%|   0:00:00.0| 1440.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1440.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1440.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.75MB/1086.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.75MB/1086.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.75MB/1086.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT)
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 10%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 20%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 30%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 40%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 50%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 60%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 70%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 80%
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT): 90%

Finished Levelizing
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT)

Starting Activity Propagation
2025-Mar-22 18:47:26 (2025-Mar-23 01:47:26 GMT)
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 10%
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1086.75MB/1086.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT)
 ... Calculating switching power
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 10%
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 20%
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 30%
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 40%
2025-Mar-22 18:47:27 (2025-Mar-23 01:47:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:47:28 (2025-Mar-23 01:47:28 GMT): 60%
2025-Mar-22 18:47:29 (2025-Mar-23 01:47:29 GMT): 70%
2025-Mar-22 18:47:30 (2025-Mar-23 01:47:30 GMT): 80%
2025-Mar-22 18:47:31 (2025-Mar-23 01:47:31 GMT): 90%

Finished Calculating power
2025-Mar-22 18:47:31 (2025-Mar-23 01:47:31 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1086.75MB/1086.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.75MB/1086.75MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1086.75MB/1086.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:47:31 (2025-Mar-23 01:47:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.28380678 	   59.5897%
Total Switching Power:       2.19497935 	   30.5331%
Total Leakage Power:         0.71005713 	    9.8772%
Total Power:                 7.18884324
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          2.32      0.1953      0.1359       2.651       36.88
Macro                                  0       0.116      0.1925      0.3086       4.292
IO                                     0           0           0           0           0
Combinational                      1.844       1.513      0.3737        3.73       51.89
Clock (Combinational)             0.1204      0.3709    0.007976      0.4993       6.945
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.284       2.195      0.7101       7.189         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.284       2.195      0.7101       7.189         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1204      0.3709    0.007976      0.4993       6.945
-----------------------------------------------------------------------------------------
Total                             0.1204      0.3709    0.007976      0.4993       6.945
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1027
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.27679e-10 F
* 		Total instances in design: 32488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 19595
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1086.75MB/1086.75MB)

*** Finished Leakage Power Optimization (cpu=0:00:41, real=0:00:41, mem=1275.30M, totSessionCpu=0:06:30).
doiPBLastSyncSlave
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:47:32 (2025-Mar-23 01:47:32 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.28380678 	   59.5897%
Total Switching Power:       2.19497935 	   30.5331%
Total Leakage Power:         0.71005713 	    9.8772%
Total Power:                 7.18884324
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          2.32      0.1953      0.1359       2.651       36.88
Macro                                  0       0.116      0.1925      0.3086       4.292
IO                                     0           0           0           0           0
Combinational                      1.844       1.513      0.3737        3.73       51.89
Clock (Combinational)             0.1204      0.3709    0.007976      0.4993       6.945
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.284       2.195      0.7101       7.189         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.284       2.195      0.7101       7.189         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1204      0.3709    0.007976      0.4993       6.945
-----------------------------------------------------------------------------------------
Total                             0.1204      0.3709    0.007976      0.4993       6.945
-----------------------------------------------------------------------------------------
Total leakage power = 0.710057 mW
Cell usage statistics:  
Library tcbn65gpluswc , 32485 cells ( 100.000000%) , 0.710057 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1065.84MB/1065.84MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1275.3M, totSessionCpu=0:06:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=1275.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1275.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1283.3M
** Profile ** Total reports :  cpu=0:00:00.5, mem=1275.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1275.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.913  |  4.913  |  8.765  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
Routing Overflow: 0.15% H and 0.24% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1275.3M
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1273.3M, totSessionCpu=0:06:32 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 15 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:02:00, real = 0:02:00, mem = 1207.9M, totSessionCpu=0:06:32 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1213.9M, totSessionCpu=0:06:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1213.9M)
Compute RC Scale Done ...
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 541
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 541
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:34 mem=1399.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:00:04.6 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:00:04.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [4845 node(s), 5742 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:00:05.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:06:40 mem=1399.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1399.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1399.2M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1399.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1399.2M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1399.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.913  |  4.913  |  8.765  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  |  0.037  | -0.075  |
|           TNS (ns):| -2.662  |  0.000  | -2.662  |
|    Violating Paths:|   110   |    0    |   110   |
|          All Paths:|  4422   |  4302   |  2424   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1271.7M, totSessionCpu=0:06:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:08.0 real=0:00:09.0 totSessionCpu=0:06:42 mem=1405.2M density=98.652% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0747
      TNS :      -2.6626
      #VP :          110
  Density :      98.652%
------------------------------------------------------------------------------------------
 cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=0:06:43 mem=1405.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0747
      TNS :      -2.6626
      #VP :          110
  Density :      98.652%
------------------------------------------------------------------------------------------
 cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:06:43 mem=1405.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:06:43 mem=1405.2M density=98.652% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:06:43 mem=1405.2M density=98.652%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1263.7M, totSessionCpu=0:06:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1263.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1263.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:00:09.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-6:0-3.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1273.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=1265.7M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1265.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.913  |  4.913  |  8.765  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  |  0.037  | -0.075  |
|           TNS (ns):| -2.662  |  0.000  | -2.662  |
|    Violating Paths:|   110   |    0    |   110   |
|          All Paths:|  4422   |  4302   |  2424   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
Routing Overflow: 0.15% H and 0.24% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1265.7M
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1263.7M, totSessionCpu=0:06:48 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1263.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.23 (MB), peak = 1088.34 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1207.5M, init mem=1207.5M)
*info: Placed = 32488          (Fixed = 44)
*info: Unplaced = 0           
Placement Density:98.65%(107064/108527)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1207.5M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (42) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1207.5M) ***
#Start route 42 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 18:47:54 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 998.87 (MB), peak = 1088.34 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#40 routed nets are imported.
#15747 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15789.
#
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.34 (MB)
#Total memory = 999.30 (MB)
#Peak memory = 1088.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 55.0% of the total area was rechecked for DRC, and 0.0% required routing.
#    number of violations = 0
#91 out of 32488 instances need to be verified(marked ipoed).
#6.0% of the total area is being checked for drcs
#6.0% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1055.79 (MB), peak = 1088.34 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.28 (MB), peak = 1088.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 12198 um.
#Total half perimeter of net bounding box = 5295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 839 um.
#Total wire length on LAYER M3 = 6947 um.
#Total wire length on LAYER M4 = 4368 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 3 um.
#Total wire length on LAYER M8 = 36 um.
#Total number of vias = 6793
#Total number of multi-cut vias = 43 (  0.6%)
#Total number of single cut vias = 6750 ( 99.4%)
#Up-Via Summary (total 6793):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2465 ( 98.4%)        41 (  1.6%)       2506
#  Metal 2        2348 (100.0%)         0 (  0.0%)       2348
#  Metal 3        1931 (100.0%)         0 (  0.0%)       1931
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 6750 ( 99.4%)        43 (  0.6%)       6793 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 11.25 (MB)
#Total memory = 1010.55 (MB)
#Peak memory = 1088.34 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 11.25 (MB)
#Total memory = 1010.55 (MB)
#Peak memory = 1088.34 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -9.02 (MB)
#Total memory = 981.26 (MB)
#Peak memory = 1088.34 (MB)
#Number of warnings = 1
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:48:07 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 18:48:07 2025
#
#Generating timing data, please wait...
#15693 total nets, 42 already routed, 42 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1276.64 CPU=0:00:03.0 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 949.22 (MB), peak = 1088.34 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_8973.tif.gz ...
#Read in timing information for 243 ports, 12893 instances from timing file .timing_file_8973.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 937.48 (MB), peak = 1088.34 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 18:48:15 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 18:48:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1005         552       21112    88.22%
#  Metal 2        V        2047         997       21112    31.10%
#  Metal 3        H        1090         467       21112    30.25%
#  Metal 4        V        2130         914       21112    30.45%
#  Metal 5        H        1557           0       21112     0.20%
#  Metal 6        V        3044           0       21112    61.59%
#  Metal 7        H         386           0       21112     0.00%
#  Metal 8        V         761           0       21112     0.00%
#  --------------------------------------------------------------
#  Total                  12021      16.02%  168896    30.23%
#
#  42 nets (0.27%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.90 (MB), peak = 1088.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1011.00 (MB), peak = 1088.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1027.83 (MB), peak = 1088.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 15693.
#Total number of nets in the design = 15789.
#
#15651 routable nets have only global wires.
#42 routable nets have only detail routed wires.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           15651  
#-----------------------------
#        Total           15651  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42           15651  
#------------------------------------------------
#        Total                 42           15651  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      6(0.04%)   (0.04%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 495772 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 468 um.
#Total wire length on LAYER M2 = 115556 um.
#Total wire length on LAYER M3 = 160778 um.
#Total wire length on LAYER M4 = 105143 um.
#Total wire length on LAYER M5 = 85249 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1043 um.
#Total wire length on LAYER M8 = 27534 um.
#Total number of vias = 106141
#Total number of multi-cut vias = 43 (  0.0%)
#Total number of single cut vias = 106098 (100.0%)
#Up-Via Summary (total 106141):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55271 ( 99.9%)        41 (  0.1%)      55312
#  Metal 2       38084 (100.0%)         0 (  0.0%)      38084
#  Metal 3        8376 (100.0%)         0 (  0.0%)       8376
#  Metal 4        2372 (100.0%)         0 (  0.0%)       2372
#  Metal 5         666 ( 99.7%)         2 (  0.3%)        668
#  Metal 6         668 (100.0%)         0 (  0.0%)        668
#  Metal 7         661 (100.0%)         0 (  0.0%)        661
#-----------------------------------------------------------
#               106098 (100.0%)        43 (  0.0%)     106141 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1027.84 (MB), peak = 1088.34 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.57 (MB), peak = 1088.34 (MB)
#Start Track Assignment.
#Done with 26496 horizontal wires in 1 hboxes and 29238 vertical wires in 2 hboxes.
#Done with 5974 horizontal wires in 1 hboxes and 5913 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 511969 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 12870 um.
#Total wire length on LAYER M2 = 114348 um.
#Total wire length on LAYER M3 = 164490 um.
#Total wire length on LAYER M4 = 105833 um.
#Total wire length on LAYER M5 = 85561 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1063 um.
#Total wire length on LAYER M8 = 27804 um.
#Total number of vias = 106141
#Total number of multi-cut vias = 43 (  0.0%)
#Total number of single cut vias = 106098 (100.0%)
#Up-Via Summary (total 106141):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55271 ( 99.9%)        41 (  0.1%)      55312
#  Metal 2       38084 (100.0%)         0 (  0.0%)      38084
#  Metal 3        8376 (100.0%)         0 (  0.0%)       8376
#  Metal 4        2372 (100.0%)         0 (  0.0%)       2372
#  Metal 5         666 ( 99.7%)         2 (  0.3%)        668
#  Metal 6         668 (100.0%)         0 (  0.0%)        668
#  Metal 7         661 (100.0%)         0 (  0.0%)        661
#-----------------------------------------------------------
#               106098 (100.0%)        43 (  0.0%)     106141 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 978.48 (MB), peak = 1088.34 (MB)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 45.43 (MB)
#Total memory = 978.48 (MB)
#Peak memory = 1088.34 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            6        1        2        2        5       16
#	M2           11        7        1        0        0       19
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        2        0        0        2
#	Totals       17        8        5        2        5       37
#cpu time = 00:02:28, elapsed time = 00:02:28, memory = 1138.56 (MB), peak = 1138.74 (MB)
#start 1st optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            4        1        1        0        2        0        8
#	M2            9        3        4        2        0        1       19
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals       13        4        6        2        2        1       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 984.21 (MB), peak = 1138.74 (MB)
#start 2nd optimization iteration ...
#    number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            3        1        2        6
#	M2           10        3        4       17
#	Totals       13        4        6       23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 988.27 (MB), peak = 1138.74 (MB)
#start 3rd optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        2        2        1        6
#	Totals        1        2        2        1        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 988.39 (MB), peak = 1138.74 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.16 (MB), peak = 1138.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 515224 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 1370 um.
#Total wire length on LAYER M2 = 118960 um.
#Total wire length on LAYER M3 = 161822 um.
#Total wire length on LAYER M4 = 116874 um.
#Total wire length on LAYER M5 = 86075 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2032 um.
#Total wire length on LAYER M8 = 27599 um.
#Total number of vias = 124021
#Total number of multi-cut vias = 652 (  0.5%)
#Total number of single cut vias = 123369 ( 99.5%)
#Up-Via Summary (total 124021):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56511 ( 99.9%)        62 (  0.1%)      56573
#  Metal 2       50261 (100.0%)         0 (  0.0%)      50261
#  Metal 3       12280 (100.0%)         0 (  0.0%)      12280
#  Metal 4        2872 (100.0%)         0 (  0.0%)       2872
#  Metal 5         110 ( 15.7%)       590 ( 84.3%)        700
#  Metal 6         682 (100.0%)         0 (  0.0%)        682
#  Metal 7         653 (100.0%)         0 (  0.0%)        653
#-----------------------------------------------------------
#               123369 ( 99.5%)       652 (  0.5%)     124021 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:31
#Elapsed time = 00:02:31
#Increased memory = -8.27 (MB)
#Total memory = 970.21 (MB)
#Peak memory = 1138.74 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 971.98 (MB), peak = 1138.74 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 515224 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 1370 um.
#Total wire length on LAYER M2 = 118960 um.
#Total wire length on LAYER M3 = 161822 um.
#Total wire length on LAYER M4 = 116874 um.
#Total wire length on LAYER M5 = 86075 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2032 um.
#Total wire length on LAYER M8 = 27599 um.
#Total number of vias = 124021
#Total number of multi-cut vias = 652 (  0.5%)
#Total number of single cut vias = 123369 ( 99.5%)
#Up-Via Summary (total 124021):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56511 ( 99.9%)        62 (  0.1%)      56573
#  Metal 2       50261 (100.0%)         0 (  0.0%)      50261
#  Metal 3       12280 (100.0%)         0 (  0.0%)      12280
#  Metal 4        2872 (100.0%)         0 (  0.0%)       2872
#  Metal 5         110 ( 15.7%)       590 ( 84.3%)        700
#  Metal 6         682 (100.0%)         0 (  0.0%)        682
#  Metal 7         653 (100.0%)         0 (  0.0%)        653
#-----------------------------------------------------------
#               123369 ( 99.5%)       652 (  0.5%)     124021 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 18:51:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.98 (MB), peak = 1138.74 (MB)
#
#Start Post Route Wire Spread.
#Done with 5454 horizontal wires in 2 hboxes and 5580 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519627 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 1372 um.
#Total wire length on LAYER M2 = 119943 um.
#Total wire length on LAYER M3 = 163565 um.
#Total wire length on LAYER M4 = 118042 um.
#Total wire length on LAYER M5 = 86446 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2056 um.
#Total wire length on LAYER M8 = 27710 um.
#Total number of vias = 124021
#Total number of multi-cut vias = 652 (  0.5%)
#Total number of single cut vias = 123369 ( 99.5%)
#Up-Via Summary (total 124021):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56511 ( 99.9%)        62 (  0.1%)      56573
#  Metal 2       50261 (100.0%)         0 (  0.0%)      50261
#  Metal 3       12280 (100.0%)         0 (  0.0%)      12280
#  Metal 4        2872 (100.0%)         0 (  0.0%)       2872
#  Metal 5         110 ( 15.7%)       590 ( 84.3%)        700
#  Metal 6         682 (100.0%)         0 (  0.0%)        682
#  Metal 7         653 (100.0%)         0 (  0.0%)        653
#-----------------------------------------------------------
#               123369 ( 99.5%)       652 (  0.5%)     124021 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1009.19 (MB), peak = 1138.74 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519627 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 1372 um.
#Total wire length on LAYER M2 = 119943 um.
#Total wire length on LAYER M3 = 163565 um.
#Total wire length on LAYER M4 = 118042 um.
#Total wire length on LAYER M5 = 86446 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2056 um.
#Total wire length on LAYER M8 = 27710 um.
#Total number of vias = 124021
#Total number of multi-cut vias = 652 (  0.5%)
#Total number of single cut vias = 123369 ( 99.5%)
#Up-Via Summary (total 124021):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56511 ( 99.9%)        62 (  0.1%)      56573
#  Metal 2       50261 (100.0%)         0 (  0.0%)      50261
#  Metal 3       12280 (100.0%)         0 (  0.0%)      12280
#  Metal 4        2872 (100.0%)         0 (  0.0%)       2872
#  Metal 5         110 ( 15.7%)       590 ( 84.3%)        700
#  Metal 6         682 (100.0%)         0 (  0.0%)        682
#  Metal 7         653 (100.0%)         0 (  0.0%)        653
#-----------------------------------------------------------
#               123369 ( 99.5%)       652 (  0.5%)     124021 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1014.59 (MB), peak = 1138.74 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 984.64 (MB), peak = 1138.74 (MB)
#    number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 981.05 (MB), peak = 1138.74 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519627 um.
#Total half perimeter of net bounding box = 474564 um.
#Total wire length on LAYER M1 = 1372 um.
#Total wire length on LAYER M2 = 119943 um.
#Total wire length on LAYER M3 = 163565 um.
#Total wire length on LAYER M4 = 118042 um.
#Total wire length on LAYER M5 = 86446 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2056 um.
#Total wire length on LAYER M8 = 27710 um.
#Total number of vias = 124021
#Total number of multi-cut vias = 83306 ( 67.2%)
#Total number of single cut vias = 40715 ( 32.8%)
#Up-Via Summary (total 124021):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39690 ( 70.2%)     16883 ( 29.8%)      56573
#  Metal 2         832 (  1.7%)     49429 ( 98.3%)      50261
#  Metal 3          86 (  0.7%)     12194 ( 99.3%)      12280
#  Metal 4          47 (  1.6%)      2825 ( 98.4%)       2872
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          39 (  5.7%)       643 ( 94.3%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40715 ( 32.8%)     83306 ( 67.2%)     124021 
#
#detailRoute Statistics:
#Cpu time = 00:03:09
#Elapsed time = 00:03:09
#Increased memory = 0.83 (MB)
#Total memory = 979.32 (MB)
#Peak memory = 1138.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:35
#Elapsed time = 00:03:35
#Increased memory = -33.91 (MB)
#Total memory = 947.35 (MB)
#Peak memory = 1138.74 (MB)
#Number of warnings = 0
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:51:42 2025
#
#routeDesign: cpu time = 00:03:47, elapsed time = 00:03:48, memory = 947.35 (MB), peak = 1138.74 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1199.6M)
Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 1269.2M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 1269.2M)
Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 1269.2M)
Extracted 40.0006% (CPU Time= 0:00:00.9  MEM= 1269.2M)
Extracted 50.001% (CPU Time= 0:00:01.1  MEM= 1269.2M)
Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 1273.2M)
Extracted 70.0008% (CPU Time= 0:00:02.2  MEM= 1273.2M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1273.2M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1273.2M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 1273.2M)
Number of Extracted Resistors     : 338173
Number of Extracted Ground Cap.   : 335169
Number of Extracted Coupling Cap. : 624480
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1237.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 1237.176M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1227.6M, totSessionCpu=0:10:44 **
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.48 (MB), peak = 1138.74 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.48 (MB), peak = 1138.74 (MB)
Begin checking placement ... (start mem=1227.6M, init mem=1227.6M)
*info: Placed = 32488          (Fixed = 44)
*info: Unplaced = 0           
Placement Density:98.65%(107064/108527)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1227.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 12893

Instance distribution across the VT partitions:

 LVT : inst = 545 (4.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 545 (4.2%)

 HVT : inst = 12345 (95.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 12345 (95.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1219.6M)
Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1273.2M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 1273.2M)
Extracted 30.0007% (CPU Time= 0:00:00.9  MEM= 1273.2M)
Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 1273.2M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1273.2M)
Extracted 60.0009% (CPU Time= 0:00:01.5  MEM= 1277.2M)
Extracted 70.0008% (CPU Time= 0:00:02.3  MEM= 1277.2M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1277.2M)
Extracted 90.0006% (CPU Time= 0:00:02.6  MEM= 1277.2M)
Extracted 100% (CPU Time= 0:00:03.2  MEM= 1277.2M)
Number of Extracted Resistors     : 338173
Number of Extracted Ground Cap.   : 335169
Number of Extracted Coupling Cap. : 624480
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1257.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 1257.168M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:13.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:00:13.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1338.29 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1338.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1314.33 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1314.3M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:11:04 mem=1314.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1314.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1314.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1314.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1314.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.702  |  4.702  |  8.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1238.6M, totSessionCpu=0:11:05 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
**INFO: Start fixing DRV (Mem = 1305.37M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 42 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.70 |          0|          0|          0|  98.65  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.70 |          0|          0|          0|  98.65  |   0:00:00.0|    1559.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1559.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1415.9M, totSessionCpu=0:11:10 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1415.93M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1415.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1415.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1425.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1425.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1415.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.702  |  4.702  |  8.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1425.9M
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1415.9M, totSessionCpu=0:11:10 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
** Profile ** Start :  cpu=0:00:00.0, mem=1387.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1387.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1387.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1387.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.702  |  4.702  |  8.772  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.120%
       (98.652% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1387.3M
Info: 42 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.15MB/1141.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.15MB/1141.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.15MB/1141.15MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 18:52:17 (2025-Mar-23 01:52:17 GMT)
2025-Mar-22 18:52:17 (2025-Mar-23 01:52:17 GMT): 10%
2025-Mar-22 18:52:17 (2025-Mar-23 01:52:17 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.15MB/1141.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT)
 ... Calculating switching power
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT): 10%
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT): 20%
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT): 30%
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT): 40%
2025-Mar-22 18:52:18 (2025-Mar-23 01:52:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:52:19 (2025-Mar-23 01:52:19 GMT): 60%
2025-Mar-22 18:52:19 (2025-Mar-23 01:52:19 GMT): 70%
2025-Mar-22 18:52:20 (2025-Mar-23 01:52:20 GMT): 80%
2025-Mar-22 18:52:21 (2025-Mar-23 01:52:21 GMT): 90%

Finished Calculating power
2025-Mar-22 18:52:21 (2025-Mar-23 01:52:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1141.31MB/1141.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.31MB/1141.31MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1141.31MB/1141.31MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:52:21 (2025-Mar-23 01:52:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.27844006 	   60.6339%
Total Switching Power:       2.06768698 	   29.3032%
Total Leakage Power:         0.71005713 	   10.0629%
Total Power:                 7.05618415
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.318      0.1829      0.1359       2.637       37.37
Macro                                  0      0.1122      0.1925      0.3047       4.318
IO                                     0           0           0           0           0
Combinational                       1.84       1.424      0.3737       3.638       51.55
Clock (Combinational)             0.1203      0.3484    0.007976      0.4766       6.755
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.278       2.068      0.7101       7.056         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.278       2.068      0.7101       7.056         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1203      0.3484    0.007976      0.4766       6.755
-----------------------------------------------------------------------------------------
Total                             0.1203      0.3484    0.007976      0.4766       6.755
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1006
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.19834e-10 F
* 		Total instances in design: 32488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 19595
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1141.46MB/1141.46MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 98.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.65%|        -|   0.000|   0.000|   0:00:00.0| 1641.1M|
|    98.50%|      543|   0.000|   0.000|   0:00:30.0| 1641.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:30.1) (real = 0:00:31.0) **
*** Starting refinePlace (0:11:46 mem=1597.2M) ***
Density distribution unevenness ratio = 0.509%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1597.2MB
Summary Report:
Instances move: 0 (out of 12849 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1597.2MB
*** Finished refinePlace (0:11:46 mem=1597.2M) ***
Density distribution unevenness ratio = 0.484%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1353.8M, totSessionCpu=0:11:47 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1353.79M, totSessionCpu=0:11:47 .
**optDesign ... cpu = 0:01:03, real = 0:01:05, mem = 1353.8M, totSessionCpu=0:11:47 **

Info: 42 clock nets excluded from IPO operation.
Info: 42 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    4.828|   0.000|    0.000|    98.50%|   0:00:00.0| 1507.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1507.6M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1507.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.16MB/1168.16MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.16MB/1168.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.16MB/1168.16MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT)
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 10%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 20%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 30%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 40%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 50%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 60%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 70%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 80%
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT): 90%

Finished Levelizing
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT)

Starting Activity Propagation
2025-Mar-22 18:52:56 (2025-Mar-23 01:52:56 GMT)
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 10%
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.16MB/1168.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT)
 ... Calculating switching power
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 10%
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 20%
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 30%
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 40%
2025-Mar-22 18:52:57 (2025-Mar-23 01:52:57 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:52:58 (2025-Mar-23 01:52:58 GMT): 60%
2025-Mar-22 18:52:59 (2025-Mar-23 01:52:59 GMT): 70%
2025-Mar-22 18:52:59 (2025-Mar-23 01:52:59 GMT): 80%
2025-Mar-22 18:53:00 (2025-Mar-23 01:53:00 GMT): 90%

Finished Calculating power
2025-Mar-22 18:53:00 (2025-Mar-23 01:53:00 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1168.16MB/1168.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.16MB/1168.16MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1168.16MB/1168.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:53:00 (2025-Mar-23 01:53:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.27413727 	   60.7377%
Total Switching Power:       2.05932846 	   29.2641%
Total Leakage Power:         0.70357071 	    9.9981%
Total Power:                 7.03703641
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.321      0.1817      0.1358       2.638       37.49
Macro                                  0      0.1121      0.1925      0.3046       4.329
IO                                     0           0           0           0           0
Combinational                      1.833       1.417      0.3673       3.617        51.4
Clock (Combinational)             0.1203      0.3484    0.007976      0.4766       6.773
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.274       2.059      0.7036       7.037         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.274       2.059      0.7036       7.037         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1203      0.3484    0.007976      0.4766       6.773
-----------------------------------------------------------------------------------------
Total                             0.1203      0.3484    0.007976      0.4766       6.773
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	    0.1006
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J2_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.19048e-10 F
* 		Total instances in design: 32488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 19595
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1168.16MB/1168.16MB)

*** Finished Leakage Power Optimization (cpu=0:00:39, real=0:00:40, mem=1353.59M, totSessionCpu=0:11:55).
**ERROR: (IMPOPT-310):	Design density (98.50%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 541
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 541
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:55 mem=1353.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:00:22.6 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:09.6 real=0:00:10.0 totSessionCpu=0:00:22.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [5186 node(s), 6234 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:00:23.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/coe_eosdata_YODMpg/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:12:05 mem=1353.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1353.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1361.6M
Loading timing data from /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/coe_eosdata_YODMpg/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1361.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1361.6M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1361.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.828  |  4.828  |  8.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  |  0.037  | -0.075  |
|           TNS (ns):| -3.978  |  0.000  | -3.978  |
|    Violating Paths:|   120   |    0    |   120   |
|          All Paths:|  4422   |  4302   |  2424   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:23, real = 0:01:25, mem = 1355.6M, totSessionCpu=0:12:07 **
*info: Run optDesign holdfix with 1 thread.
Info: 42 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:12:07 mem=1489.1M density=98.500% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0753
      TNS :      -3.9780
      #VP :          120
  Density :      98.500%
------------------------------------------------------------------------------------------
 cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:12:07 mem=1489.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0753
      TNS :      -3.9780
      #VP :          120
  Density :      98.500%
------------------------------------------------------------------------------------------
 cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:12:07 mem=1489.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:12:07 mem=1489.1M density=98.500% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:12:07 mem=1489.1M density=98.500%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 4.828 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: 4.8283
        slack threshold: 6.2483
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.828 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 4.8283
        slack threshold: 6.2483
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1469.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1469.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1469.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1469.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.828  |  4.828  |  8.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1469.1M
**optDesign ... cpu = 0:01:27, real = 0:01:29, mem = 1291.5M, totSessionCpu=0:12:11 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 18:53:17 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 connects to NET ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN173_rd_ptr_2_ at location ( 131.100 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN173_rd_ptr_2_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 connects to NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ at location ( 561.900 50.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U3 connects to NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ at location ( 553.300 52.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U4 connects to NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ at location ( 549.500 52.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U7 connects to NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ at location ( 553.300 45.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 connects to NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ at location ( 569.900 52.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN141_rd_ptr_2_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST FE_RC_1_0 connects to NET inst[3] at location ( 280.900 149.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST FE_RC_1_0 connects to NET inst[2] at location ( 281.300 149.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST FE_RC_0_0 connects to NET inst[1] at location ( 155.700 75.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST FE_RC_0_0 connects to NET inst[0] at location ( 156.100 75.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B3 of INST mac_array_instance/col_idx_6__mac_col_inst/U9 connects to NET reset at location ( 230.700 155.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U1 connects to NET mac_in[63] at location ( 441.900 284.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U2 connects to NET mac_in[62] at location ( 437.300 281.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[62] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U3 connects to NET mac_in[61] at location ( 446.900 280.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[61] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U4 connects to NET mac_in[60] at location ( 449.100 288.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[60] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U5 connects to NET mac_in[59] at location ( 450.100 284.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[59] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U9 connects to NET mac_in[55] at location ( 457.900 284.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[55] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U10 connects to NET mac_in[54] at location ( 457.900 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[54] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U14 connects to NET mac_in[50] at location ( 464.700 280.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[50] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U15 connects to NET mac_in[49] at location ( 464.300 284.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[49] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_in[48] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[46] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[45] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[44] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 476
#  Number of instances with same cell size swap = 44
#  Total number of placement changes (moved instances are counted twice) = 476
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1048.80 (MB), peak = 1182.70 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 122.220 115.435 ) on M1 for NET array_out[101]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 122.020 113.365 ) on M1 for NET array_out[104]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 194.220 165.835 ) on M1 for NET array_out[113]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 70.820 219.835 ) on M1 for NET array_out[123]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 52.020 169.435 ) on M1 for NET array_out[130]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 41.020 156.565 ) on M1 for NET array_out[131]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 39.620 149.365 ) on M1 for NET array_out[132]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 38.020 145.765 ) on M1 for NET array_out[133]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 31.420 142.165 ) on M1 for NET array_out[134]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 30.220 134.965 ) on M1 for NET array_out[135]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 419.420 174.565 ) on M1 for NET array_out[44]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 286.020 174.565 ) on M1 for NET array_out[84]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 155.400 75.800 ) on M1 for NET inst[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 156.000 75.800 ) on M1 for NET inst[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 280.600 149.400 ) on M1 for NET inst[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 281.200 149.400 ) on M1 for NET inst[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 515.305 284.500 ) on M1 for NET kmem_out[18]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 511.105 284.500 ) on M1 for NET kmem_out[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 481.105 288.100 ) on M1 for NET kmem_out[41]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 471.505 286.300 ) on M1 for NET kmem_out[44]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1963 routed nets are extracted.
#    966 (6.12%) extracted nets are partially routed.
#13730 routed nets are imported.
#96 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15789.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 966
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 18:53:20 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 18:53:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1005         552       21112    88.22%
#  Metal 2        V        2047         997       21112    31.10%
#  Metal 3        H        1090         467       21112    30.25%
#  Metal 4        V        2130         914       21112    30.45%
#  Metal 5        H        1557           0       21112     0.20%
#  Metal 6        V        3044           0       21112    61.59%
#  Metal 7        H         386           0       21112     0.00%
#  Metal 8        V         761           0       21112     0.00%
#  --------------------------------------------------------------
#  Total                  12021      16.02%  168896    30.23%
#
#  42 nets (0.27%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1050.29 (MB), peak = 1182.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.62 (MB), peak = 1182.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.92 (MB), peak = 1182.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 15693.
#Total number of nets in the design = 15789.
#
#966 routable nets have only global wires.
#14727 routable nets have only detail routed wires.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             966  
#-----------------------------
#        Total             966  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42           15651  
#------------------------------------------------
#        Total                 42           15651  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.03%)   (0.03%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519702 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1369 um.
#Total wire length on LAYER M2 = 119869 um.
#Total wire length on LAYER M3 = 163705 um.
#Total wire length on LAYER M4 = 118055 um.
#Total wire length on LAYER M5 = 86446 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2056 um.
#Total wire length on LAYER M8 = 27710 um.
#Total number of vias = 123862
#Total number of multi-cut vias = 83092 ( 67.1%)
#Total number of single cut vias = 40770 ( 32.9%)
#Up-Via Summary (total 123862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39604 ( 70.2%)     16831 ( 29.8%)      56435
#  Metal 2         964 (  1.9%)     49274 ( 98.1%)      50238
#  Metal 3          94 (  0.8%)     12187 ( 99.2%)      12281
#  Metal 4          48 (  1.7%)      2825 ( 98.3%)       2873
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          39 (  5.7%)       643 ( 94.3%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40770 ( 32.9%)     83092 ( 67.1%)     123862 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1080.92 (MB), peak = 1182.70 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1062.39 (MB), peak = 1182.70 (MB)
#Start Track Assignment.
#Done with 80 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519790 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1436 um.
#Total wire length on LAYER M2 = 119873 um.
#Total wire length on LAYER M3 = 163721 um.
#Total wire length on LAYER M4 = 118056 um.
#Total wire length on LAYER M5 = 86446 um.
#Total wire length on LAYER M6 = 493 um.
#Total wire length on LAYER M7 = 2056 um.
#Total wire length on LAYER M8 = 27710 um.
#Total number of vias = 123834
#Total number of multi-cut vias = 83092 ( 67.1%)
#Total number of single cut vias = 40742 ( 32.9%)
#Up-Via Summary (total 123834):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39594 ( 70.2%)     16831 ( 29.8%)      56425
#  Metal 2         949 (  1.9%)     49274 ( 98.1%)      50223
#  Metal 3          92 (  0.7%)     12187 ( 99.3%)      12279
#  Metal 4          47 (  1.6%)      2825 ( 98.4%)       2872
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          39 (  5.7%)       643 ( 94.3%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40742 ( 32.9%)     83092 ( 67.1%)     123834 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1100.59 (MB), peak = 1182.70 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 51.60 (MB)
#Total memory = 1100.59 (MB)
#Peak memory = 1182.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 26.8% required routing.
#    number of violations = 90
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           21        7       26        1        7       62
#	M2           12       12        4        0        0       28
#	Totals       33       19       30        1        7       90
#476 out of 32488 instances need to be verified(marked ipoed).
#21.4% of the total area is being checked for drcs
#21.4% of the total area was checked
#    number of violations = 149
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           58       17       26       12        7      120
#	M2           12       13        4        0        0       29
#	Totals       70       30       30       12        7      149
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1099.77 (MB), peak = 1182.70 (MB)
#start 1st optimization iteration ...
#    number of violations = 10
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	M1            0        0        0
#	M2            1        9       10
#	Totals        1        9       10
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1091.11 (MB), peak = 1182.70 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.05 (MB), peak = 1182.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519062 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 118878 um.
#Total wire length on LAYER M3 = 163826 um.
#Total wire length on LAYER M4 = 118264 um.
#Total wire length on LAYER M5 = 86462 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2059 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 78249 ( 62.4%)
#Total number of single cut vias = 47195 ( 37.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       40642 ( 71.8%)     15958 ( 28.2%)      56600
#  Metal 2        5303 ( 10.3%)     45996 ( 89.7%)      51299
#  Metal 3        1037 (  8.2%)     11598 ( 91.8%)      12635
#  Metal 4         143 (  5.0%)      2732 ( 95.0%)       2875
#  Metal 5           7 (  1.0%)       693 ( 99.0%)        700
#  Metal 6          43 (  6.3%)       639 ( 93.7%)        682
#  Metal 7          20 (  3.1%)       633 ( 96.9%)        653
#-----------------------------------------------------------
#                47195 ( 37.6%)     78249 ( 62.4%)     125444 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = -28.16 (MB)
#Total memory = 1072.43 (MB)
#Peak memory = 1182.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.17 (MB), peak = 1182.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519062 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 118878 um.
#Total wire length on LAYER M3 = 163826 um.
#Total wire length on LAYER M4 = 118264 um.
#Total wire length on LAYER M5 = 86462 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2059 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 78249 ( 62.4%)
#Total number of single cut vias = 47195 ( 37.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       40642 ( 71.8%)     15958 ( 28.2%)      56600
#  Metal 2        5303 ( 10.3%)     45996 ( 89.7%)      51299
#  Metal 3        1037 (  8.2%)     11598 ( 91.8%)      12635
#  Metal 4         143 (  5.0%)      2732 ( 95.0%)       2875
#  Metal 5           7 (  1.0%)       693 ( 99.0%)        700
#  Metal 6          43 (  6.3%)       639 ( 93.7%)        682
#  Metal 7          20 (  3.1%)       633 ( 96.9%)        653
#-----------------------------------------------------------
#                47195 ( 37.6%)     78249 ( 62.4%)     125444 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 18:54:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.17 (MB), peak = 1182.70 (MB)
#
#Start Post Route Wire Spread.
#Done with 1010 horizontal wires in 2 hboxes and 1251 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 78249 ( 62.4%)
#Total number of single cut vias = 47195 ( 37.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       40642 ( 71.8%)     15958 ( 28.2%)      56600
#  Metal 2        5303 ( 10.3%)     45996 ( 89.7%)      51299
#  Metal 3        1037 (  8.2%)     11598 ( 91.8%)      12635
#  Metal 4         143 (  5.0%)      2732 ( 95.0%)       2875
#  Metal 5           7 (  1.0%)       693 ( 99.0%)        700
#  Metal 6          43 (  6.3%)       639 ( 93.7%)        682
#  Metal 7          20 (  3.1%)       633 ( 96.9%)        653
#-----------------------------------------------------------
#                47195 ( 37.6%)     78249 ( 62.4%)     125444 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1113.11 (MB), peak = 1182.70 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 78249 ( 62.4%)
#Total number of single cut vias = 47195 ( 37.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       40642 ( 71.8%)     15958 ( 28.2%)      56600
#  Metal 2        5303 ( 10.3%)     45996 ( 89.7%)      51299
#  Metal 3        1037 (  8.2%)     11598 ( 91.8%)      12635
#  Metal 4         143 (  5.0%)      2732 ( 95.0%)       2875
#  Metal 5           7 (  1.0%)       693 ( 99.0%)        700
#  Metal 6          43 (  6.3%)       639 ( 93.7%)        682
#  Metal 7          20 (  3.1%)       633 ( 96.9%)        653
#-----------------------------------------------------------
#                47195 ( 37.6%)     78249 ( 62.4%)     125444 
#
#
#Start Post Route via swapping..
#31.13% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1075.06 (MB), peak = 1182.70 (MB)
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1075.70 (MB), peak = 1182.70 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:53
#Increased memory = -26.62 (MB)
#Total memory = 1073.97 (MB)
#Peak memory = 1182.70 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.00 (MB), peak = 1182.70 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.02 (MB), peak = 1182.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -52.64 (MB)
#Total memory = 1031.53 (MB)
#Peak memory = 1182.70 (MB)
#Number of warnings = 63
#Total number of warnings = 115
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:54:16 2025
#
**optDesign ... cpu = 0:02:26, real = 0:02:28, mem = 1254.3M, totSessionCpu=0:13:10 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1254.3M)
Extracted 10.001% (CPU Time= 0:00:00.6  MEM= 1307.9M)
Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 1307.9M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 1307.9M)
Extracted 40.001% (CPU Time= 0:00:01.0  MEM= 1307.9M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1307.9M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1311.9M)
Extracted 70.001% (CPU Time= 0:00:02.4  MEM= 1311.9M)
Extracted 80.001% (CPU Time= 0:00:02.6  MEM= 1311.9M)
Extracted 90.001% (CPU Time= 0:00:02.8  MEM= 1311.9M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1311.9M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634832
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1291.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1291.895M)
**optDesign ... cpu = 0:02:30, real = 0:02:32, mem = 1252.3M, totSessionCpu=0:13:14 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1346.68 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1346.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1322.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1322.7M) ***
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:13:25 mem=1322.7M)
**optDesign ... cpu = 0:02:41, real = 0:02:43, mem = 1259.0M, totSessionCpu=0:13:25 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:02:41, real = 0:02:43, mem = 1259.0M, totSessionCpu=0:13:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1258.95M, totSessionCpu=0:13:26 .
**optDesign ... cpu = 0:02:42, real = 0:02:44, mem = 1259.0M, totSessionCpu=0:13:26 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:42, real = 0:02:44, mem = 1259.0M, totSessionCpu=0:13:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1297.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1297.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=0:00:33.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:0-3.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:10.2, mem=1297.1M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1261.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1261.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  |  0.037  | -0.075  |
|           TNS (ns):| -3.932  |  0.000  | -3.932  |
|    Violating Paths:|   120   |    0    |   120   |
|          All Paths:|  4422   |  4302   |  2424   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1261.0M
**optDesign ... cpu = 0:02:53, real = 0:02:56, mem = 1259.0M, totSessionCpu=0:13:37 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.0M, totSessionCpu=0:13:40 **
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.22 (MB), peak = 1182.70 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.22 (MB), peak = 1182.70 (MB)
Begin checking placement ... (start mem=1277.0M, init mem=1277.0M)
*info: Placed = 32488          (Fixed = 44)
*info: Unplaced = 0           
Placement Density:98.50%(106899/108527)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1277.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 12893

Instance distribution across the VT partitions:

 LVT : inst = 241 (1.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 241 (1.9%)

 HVT : inst = 12649 (98.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 12649 (98.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1266.9M)
Extracted 10.001% (CPU Time= 0:00:00.6  MEM= 1336.5M)
Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 1336.5M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 1336.5M)
Extracted 40.001% (CPU Time= 0:00:01.0  MEM= 1336.5M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1336.5M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1340.5M)
Extracted 70.001% (CPU Time= 0:00:02.3  MEM= 1340.5M)
Extracted 80.001% (CPU Time= 0:00:02.5  MEM= 1340.5M)
Extracted 90.001% (CPU Time= 0:00:02.7  MEM= 1340.5M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1340.5M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634832
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1321.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:05.0  MEM: 1321.531M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1380.25 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1380.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1356.29 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1356.3M) ***
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:13:56 mem=1356.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1356.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1356.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1356.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1356.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1356.3M
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1256.3M, totSessionCpu=0:13:57 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 840
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 840
**INFO: Start fixing DRV (Mem = 1323.05M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 42 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.43 |          0|          0|          0|  98.50  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.43 |          0|          0|          0|  98.50  |   0:00:00.0|    1555.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1555.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1430.5M, totSessionCpu=0:14:02 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1430.49M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1430.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1430.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1440.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1440.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.08min mem=1430.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1440.5M
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1430.5M, totSessionCpu=0:14:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1421.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1421.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1421.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1421.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1421.0M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1363.7M, totSessionCpu=0:14:04 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 18:55:10 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1144.50 (MB), peak = 1182.70 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.05 (MB)
#Total memory = 1144.50 (MB)
#Peak memory = 1182.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.32 (MB), peak = 1182.70 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.32 (MB), peak = 1182.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.09 (MB)
#Total memory = 1144.59 (MB)
#Peak memory = 1182.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1146.33 (MB), peak = 1182.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.33 (MB), peak = 1182.70 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.33 (MB), peak = 1182.70 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.09 (MB)
#Total memory = 1144.59 (MB)
#Peak memory = 1182.70 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.11 (MB), peak = 1182.70 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.13 (MB), peak = 1182.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = -45.23 (MB)
#Total memory = 1130.43 (MB)
#Peak memory = 1182.70 (MB)
#Number of warnings = 1
#Total number of warnings = 116
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:55:17 2025
#
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1363.5M, totSessionCpu=0:14:10 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1363.5M)
Extracted 10.001% (CPU Time= 0:00:00.7  MEM= 1409.0M)
Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 1409.0M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 1409.0M)
Extracted 40.001% (CPU Time= 0:00:01.0  MEM= 1409.0M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1409.0M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1413.0M)
Extracted 70.001% (CPU Time= 0:00:02.4  MEM= 1413.0M)
Extracted 80.001% (CPU Time= 0:00:02.6  MEM= 1413.0M)
Extracted 90.001% (CPU Time= 0:00:02.8  MEM= 1413.0M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1413.0M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634832
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1401.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:04.0  MEM: 1401.031M)
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1329.3M, totSessionCpu=0:14:15 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1423.88 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1423.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1399.92 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1399.9M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=0:14:25 mem=1399.9M)
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1335.1M, totSessionCpu=0:14:25 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1335.1M, totSessionCpu=0:14:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1392.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1392.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1392.4M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1337.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1337.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1337.2M
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1335.1M, totSessionCpu=0:14:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1294.9M, totSessionCpu=0:14:30 **
**INFO: DRVs not fixed with -incr option
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.80 (MB), peak = 1193.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.80 (MB), peak = 1193.39 (MB)
Begin checking placement ... (start mem=1294.9M, init mem=1294.9M)
*info: Placed = 32488          (Fixed = 44)
*info: Unplaced = 0           
Placement Density:98.50%(106899/108527)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1294.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 12893

Instance distribution across the VT partitions:

 LVT : inst = 241 (1.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 241 (1.9%)

 HVT : inst = 12649 (98.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 12649 (98.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1284.9M)
Extracted 10.001% (CPU Time= 0:00:00.7  MEM= 1354.5M)
Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 1354.5M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 1354.5M)
Extracted 40.001% (CPU Time= 0:00:01.0  MEM= 1354.5M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1354.5M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1358.5M)
Extracted 70.001% (CPU Time= 0:00:02.4  MEM= 1358.5M)
Extracted 80.001% (CPU Time= 0:00:02.5  MEM= 1358.5M)
Extracted 90.001% (CPU Time= 0:00:02.7  MEM= 1358.5M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1358.5M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634832
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1338.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:05.0  MEM: 1338.469M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1387.64 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1387.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1363.69 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1363.7M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=0:14:46 mem=1363.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1363.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1363.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1363.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1363.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1363.7M
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1267.7M, totSessionCpu=0:14:47 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.433 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 4.4326
        slack threshold: 5.8526
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.433 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 4.4326
        slack threshold: 5.8526
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1450.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1450.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1450.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1450.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1450.2M
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1293.3M, totSessionCpu=0:14:50 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 18:55:57 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.88 (MB), peak = 1197.21 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.16 (MB)
#Total memory = 1089.88 (MB)
#Peak memory = 1197.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.69 (MB), peak = 1197.21 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.70 (MB), peak = 1197.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.09 (MB)
#Total memory = 1089.96 (MB)
#Peak memory = 1197.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.70 (MB), peak = 1197.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.79 (MB), peak = 1197.21 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.79 (MB), peak = 1197.21 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 519789 um.
#Total half perimeter of net bounding box = 474665 um.
#Total wire length on LAYER M1 = 1368 um.
#Total wire length on LAYER M2 = 119052 um.
#Total wire length on LAYER M3 = 164113 um.
#Total wire length on LAYER M4 = 118481 um.
#Total wire length on LAYER M5 = 86500 um.
#Total wire length on LAYER M6 = 494 um.
#Total wire length on LAYER M7 = 2070 um.
#Total wire length on LAYER M8 = 27711 um.
#Total number of vias = 125444
#Total number of multi-cut vias = 84562 ( 67.4%)
#Total number of single cut vias = 40882 ( 32.6%)
#Up-Via Summary (total 125444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       39514 ( 69.8%)     17086 ( 30.2%)      56600
#  Metal 2        1101 (  2.1%)     50198 ( 97.9%)      51299
#  Metal 3         160 (  1.3%)     12475 ( 98.7%)      12635
#  Metal 4          49 (  1.7%)      2826 ( 98.3%)       2875
#  Metal 5           3 (  0.4%)       697 ( 99.6%)        700
#  Metal 6          37 (  5.4%)       645 ( 94.6%)        682
#  Metal 7          18 (  2.8%)       635 ( 97.2%)        653
#-----------------------------------------------------------
#                40882 ( 32.6%)     84562 ( 67.4%)     125444 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.18 (MB)
#Total memory = 1090.06 (MB)
#Peak memory = 1197.21 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 15789 NETS and 0 SPECIALNETS signatures
#Created 32489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.58 (MB), peak = 1197.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.77 (MB), peak = 1197.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -29.66 (MB)
#Total memory = 1080.03 (MB)
#Peak memory = 1197.21 (MB)
#Number of warnings = 1
#Total number of warnings = 117
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 18:56:04 2025
#
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1293.1M, totSessionCpu=0:14:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32488 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1293.1M)
Extracted 10.001% (CPU Time= 0:00:00.7  MEM= 1362.7M)
Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 1362.7M)
Extracted 30.001% (CPU Time= 0:00:00.9  MEM= 1362.7M)
Extracted 40.001% (CPU Time= 0:00:01.0  MEM= 1362.7M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1362.7M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1366.7M)
Extracted 70.001% (CPU Time= 0:00:02.4  MEM= 1366.7M)
Extracted 80.001% (CPU Time= 0:00:02.6  MEM= 1366.7M)
Extracted 90.001% (CPU Time= 0:00:02.7  MEM= 1366.7M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1366.7M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634832
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1346.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:04.0  MEM: 1346.641M)
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1275.6M, totSessionCpu=0:15:01 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1366.25 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_IzaBeB/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1366.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1342.3 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1342.3M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:15:12 mem=1342.3M)
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1277.5M, totSessionCpu=0:15:12 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1277.5M, totSessionCpu=0:15:13 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1277.52M, totSessionCpu=0:15:13 .
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1277.5M, totSessionCpu=0:15:13 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=917.71MB/917.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=918.05MB/918.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=918.09MB/918.09MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT)
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT): 10%
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=918.67MB/918.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT)
 ... Calculating switching power
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT): 10%
2025-Mar-22 18:56:20 (2025-Mar-23 01:56:20 GMT): 20%
2025-Mar-22 18:56:21 (2025-Mar-23 01:56:21 GMT): 30%
2025-Mar-22 18:56:21 (2025-Mar-23 01:56:21 GMT): 40%
2025-Mar-22 18:56:21 (2025-Mar-23 01:56:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:56:21 (2025-Mar-23 01:56:21 GMT): 60%
2025-Mar-22 18:56:22 (2025-Mar-23 01:56:22 GMT): 70%
2025-Mar-22 18:56:23 (2025-Mar-23 01:56:23 GMT): 80%
2025-Mar-22 18:56:24 (2025-Mar-23 01:56:24 GMT): 90%

Finished Calculating power
2025-Mar-22 18:56:24 (2025-Mar-23 01:56:24 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=919.97MB/919.97MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=919.97MB/919.97MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=920.00MB/920.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 18:56:24 (2025-Mar-23 01:56:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_64_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.27430685 	   60.7181%
Total Switching Power:       2.06171817 	   29.2875%
Total Leakage Power:         0.70357071 	    9.9945%
Total Power:                 7.03959570
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.321      0.1821      0.1358       2.639       37.49
Macro                                  0      0.1122      0.1925      0.3047       4.329
IO                                     0           0           0           0           0
Combinational                      1.833       1.419      0.3673        3.62       51.42
Clock (Combinational)             0.1203      0.3482    0.007976      0.4764       6.767
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.274       2.062      0.7036        7.04         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.274       2.062      0.7036        7.04         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1203      0.3482    0.007976      0.4764       6.767
-----------------------------------------------------------------------------------------
Total                             0.1203      0.3482    0.007976      0.4764       6.767
-----------------------------------------------------------------------------------------
Total leakage power = 0.703571 mW
Cell usage statistics:  
Library tcbn65gpluswc , 32485 cells ( 100.000000%) , 0.703571 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=921.99MB/921.99MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1277.5M, totSessionCpu=0:15:17 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1277.5M, totSessionCpu=0:15:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1334.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1334.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1334.8M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1279.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1279.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.433  |  4.433  |  8.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4890   |  4462   |  2892   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.968%
       (98.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1279.5M
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1277.5M, totSessionCpu=0:15:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell DCAP32 / prefix FILLER).
*INFO:   Added 13 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 9 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 26 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 106 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 154 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 154 new insts, 154 new pwr-pin connections were made to global net 'VDD'.
154 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 32642 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1310.6M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1312.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:14.0  MEM: 419.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 22 18:56:44 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (608.8000, 311.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:56:45 **** Processed 5000 nets.
**** 18:56:45 **** Processed 10000 nets.
**** 18:56:45 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 22 18:56:45 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.1  MEM: -0.695M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.80MB/1538.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.80MB/1538.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.80MB/1538.80MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 18:56:46 (2025-Mar-23 01:56:46 GMT)
2025-Mar-22 18:56:46 (2025-Mar-23 01:56:46 GMT): 10%
2025-Mar-22 18:56:46 (2025-Mar-23 01:56:46 GMT): 20%

Finished Activity Propagation
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.81MB/1538.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16_160                              internal power, leakge power, 
sram_w16_64                               internal power, leakge power, 



Starting Calculating power
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT)
 ... Calculating switching power
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT): 10%
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT): 20%
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT): 30%
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT): 40%
2025-Mar-22 18:56:47 (2025-Mar-23 01:56:47 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 18:56:48 (2025-Mar-23 01:56:48 GMT): 60%
2025-Mar-22 18:56:48 (2025-Mar-23 01:56:48 GMT): 70%
2025-Mar-22 18:56:49 (2025-Mar-23 01:56:49 GMT): 80%
2025-Mar-22 18:56:50 (2025-Mar-23 01:56:50 GMT): 90%

Finished Calculating power
2025-Mar-22 18:56:50 (2025-Mar-23 01:56:50 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1538.96MB/1538.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.96MB/1538.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total)=1538.96MB/1538.96MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.27430685 	   60.7112%
Total Switching Power:       2.06171817 	   29.2841%
Total Leakage Power:         0.70437329 	   10.0047%
Total Power:                 7.04039829
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1538.96MB/1538.96MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Sat Mar 22 18:56:50 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Sat Mar 22 18:56:51 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.mmmcDgm0cy/modes/CON/CON.sdc' ...
Current (total cpu=0:15:44, real=0:16:02, peak res=1184.4M, current mem=1392.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=698.8M, current mem=1401.7M)
Current (total cpu=0:15:44, real=0:16:02, peak res=1184.4M, current mem=1401.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1511.7 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_tgaKwj/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:10.0  mem= 1511.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1479.69 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1479.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   12.0 sec
TAMODEL Memory Usage  =   19.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1529.24 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_tgaKwj/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1529.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 15789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1497.24 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1497.2M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.mmmcG2UtK2/modes/CON/CON.sdc' ...
Current (total cpu=0:16:18, real=0:16:37, peak res=1184.4M, current mem=1359.3M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=702.3M, current mem=1369.0M)
Current (total cpu=0:16:18, real=0:16:37, peak res=1184.4M, current mem=1369.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=32642 and nets=15789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/core_8973_7wlfkZ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 10.001% (CPU Time= 0:00:00.6  MEM= 1471.2M)
Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 1471.2M)
Extracted 30.001% (CPU Time= 0:00:00.8  MEM= 1471.2M)
Extracted 40.001% (CPU Time= 0:00:00.9  MEM= 1471.2M)
Extracted 50.001% (CPU Time= 0:00:01.1  MEM= 1471.2M)
Extracted 60.001% (CPU Time= 0:00:01.3  MEM= 1475.2M)
Extracted 70.001% (CPU Time= 0:00:02.1  MEM= 1475.2M)
Extracted 80.001% (CPU Time= 0:00:02.2  MEM= 1475.2M)
Extracted 90.001% (CPU Time= 0:00:02.4  MEM= 1475.2M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1475.2M)
Number of Extracted Resistors     : 346454
Number of Extracted Ground Cap.   : 342813
Number of Extracted Coupling Cap. : 634816
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1463.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 1463.199M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1541.03 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_D8daDF/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:12.8  real=0:00:13.0  mem= 1541.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 15789,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1501.03 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1501.0M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   12.0 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 15789,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1533.03 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8973_ieng6-ece-17.ucsd.edu_aekeng_D1ZMiU/.AAE_D8daDF/.AAE_8973/waveform.data...
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1533.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 15789,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1501.03 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1501.0M) ***
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1557.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:08.1  ELAPSED TIME: 8.00  MEM: 190.3M) ***

<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1682.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:14.2  MEM: 179.1M)

invalid command name "verifyCOn"
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 22 18:58:58 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (608.8000, 311.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:58:58 **** Processed 5000 nets.
**** 18:58:58 **** Processed 10000 nets.
**** 18:58:59 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 22 18:58:59 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.1  MEM: -0.199M)

<CMD> fit
<CMD> fit

*** Memory Usage v#1 (Current mem = 1828.191M, initial mem = 149.258M) ***
*** Message Summary: 2172 warning(s), 18 error(s)

--- Ending "Innovus" (totcpu=0:17:44, real=0:21:33, mem=1828.2M) ---
