\doxysection{Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32wlxx\+\_\+ll\+\_\+bus.h File Reference}
\hypertarget{stm32wlxx__ll__bus_8h}{}\label{stm32wlxx__ll__bus_8h}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_bus.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_bus.h}}


Header file of BUS LL module.  


{\ttfamily \#include "{}stm32wlxx.\+h"{}}\newline


\doxysubsection{Detailed Description}
Header file of BUS LL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2020 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS.

\begin{DoxyVerb}                    ##### RCC Limitations #####
==============================================================================
  [..]
    A delay between an RCC peripheral clock enable and the effective peripheral
    enabling should be taken into account in order to manage the peripheral read/write
    from/to registers.w<
    (+) This delay depends on the peripheral mapping.
      (++) AHB & APB peripherals, 1 dummy read is necessary

  [..]
    Workarounds:
    (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
        inserted in each LL_{BUS}_GRP{x}_EnableClock() function.\end{DoxyVerb}
 

Definition in file \mbox{\hyperlink{stm32wlxx__ll__bus_8h_source}{stm32wlxx\+\_\+ll\+\_\+bus.\+h}}.

