// Seed: 2373664638
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3
);
  int id_5;
  always id_6 <= 1 && 1'b0;
  assign id_5 = ~1;
  wire id_7;
  assign id_5 = -1;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5#(
        .id_8 (-1),
        .id_9 (-1'd0 == 1),
        .id_10(-1),
        .id_11((-1)),
        .id_12(1),
        .id_13(1),
        .id_14(id_9 & id_6),
        .id_15(1'h0),
        .id_16(-1 - 1)
    ),
    input supply1 id_6
);
  wire id_17;
  id_18(
      id_11
  );
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5,
      id_2
  );
  wire id_19, id_20, id_21;
  assign id_11 = "";
endmodule
