
BKP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003da4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08003f84  08003f84  00004f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800403c  0800403c  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  0800403c  0800403c  0000503c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004044  08004044  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004044  08004044  00005044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004048  08004048  00005048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800404c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  080040b4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  080040b4  00006294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb1f  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a4  00000000  00000000  00014bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  00016e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c4  00000000  00000000  00017b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ebe1  00000000  00000000  000184ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee59  00000000  00000000  000370cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000befc6  00000000  00000000  00045f26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104eec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b6c  00000000  00000000  00104f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  00108a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003f6c 	.word	0x08003f6c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08003f6c 	.word	0x08003f6c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005bc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d013      	beq.n	80005f0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005d0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00b      	beq.n	80005f0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	e000      	b.n	80005dc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005da:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f0:	687b      	ldr	r3, [r7, #4]
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b086      	sub	sp, #24
 8000602:	af00      	add	r7, sp, #0
 8000604:	60f8      	str	r0, [r7, #12]
 8000606:	60b9      	str	r1, [r7, #8]
 8000608:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800060a:	2300      	movs	r3, #0
 800060c:	617b      	str	r3, [r7, #20]
 800060e:	e009      	b.n	8000624 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	1c5a      	adds	r2, r3, #1
 8000614:	60ba      	str	r2, [r7, #8]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff ffc9 	bl	80005b0 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	429a      	cmp	r2, r3
 800062a:	dbf1      	blt.n	8000610 <_write+0x12>
		}
		return len;
 800062c:	687b      	ldr	r3, [r7, #4]
	}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f000 fb1a 	bl	8000c76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f823 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 f8e5 	bl	8000814 <MX_GPIO_Init>
  MX_RTC_Init();
 800064a:	f000 f86b 	bl	8000724 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800064e:	f000 f895 	bl	800077c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("\r\nThis controller have %d BACKUP Registers\r\n", RTC_BACKUP_NB);
 8000652:	2110      	movs	r1, #16
 8000654:	480a      	ldr	r0, [pc, #40]	@ (8000680 <main+0x48>)
 8000656:	f002 fe1b 	bl	8003290 <iprintf>
  uint32_t BKP_Value = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 800065a:	2100      	movs	r1, #0
 800065c:	4809      	ldr	r0, [pc, #36]	@ (8000684 <main+0x4c>)
 800065e:	f001 ff01 	bl	8002464 <HAL_RTCEx_BKUPRead>
 8000662:	6078      	str	r0, [r7, #4]
  printf("RTC_BKP_DR0: %ld\r\n", BKP_Value);
 8000664:	6879      	ldr	r1, [r7, #4]
 8000666:	4808      	ldr	r0, [pc, #32]	@ (8000688 <main+0x50>)
 8000668:	f002 fe12 	bl	8003290 <iprintf>
  BKP_Value++;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	3301      	adds	r3, #1
 8000670:	607b      	str	r3, [r7, #4]
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, BKP_Value);
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	2100      	movs	r1, #0
 8000676:	4803      	ldr	r0, [pc, #12]	@ (8000684 <main+0x4c>)
 8000678:	f001 fedc 	bl	8002434 <HAL_RTCEx_BKUPWrite>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <main+0x44>
 8000680:	08003f84 	.word	0x08003f84
 8000684:	20000084 	.word	0x20000084
 8000688:	08003fb4 	.word	0x08003fb4

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	@ 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0318 	add.w	r3, r7, #24
 8000696:	2238      	movs	r2, #56	@ 0x38
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f002 fe4d 	bl	800333a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ae:	2000      	movs	r0, #0
 80006b0:	f000 fdd0 	bl	8001254 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006b4:	2309      	movs	r3, #9
 80006b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006bc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006be:	2301      	movs	r3, #1
 80006c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c6:	2303      	movs	r3, #3
 80006c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006ce:	2355      	movs	r3, #85	@ 0x55
 80006d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0318 	add.w	r3, r7, #24
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fe6a 	bl	80013bc <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006ee:	f000 f8f5 	bl	80008dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	230f      	movs	r3, #15
 80006f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2303      	movs	r3, #3
 80006f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2104      	movs	r1, #4
 800070a:	4618      	mov	r0, r3
 800070c:	f001 f968 	bl	80019e0 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000716:	f000 f8e1 	bl	80008dc <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3750      	adds	r7, #80	@ 0x50
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <MX_RTC_Init+0x50>)
 800072a:	4a13      	ldr	r2, [pc, #76]	@ (8000778 <MX_RTC_Init+0x54>)
 800072c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_RTC_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <MX_RTC_Init+0x50>)
 8000736:	227f      	movs	r2, #127	@ 0x7f
 8000738:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <MX_RTC_Init+0x50>)
 800073c:	22ff      	movs	r2, #255	@ 0xff
 800073e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000740:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <MX_RTC_Init+0x50>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <MX_RTC_Init+0x50>)
 8000748:	2200      	movs	r2, #0
 800074a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800074c:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <MX_RTC_Init+0x50>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000752:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <MX_RTC_Init+0x50>)
 8000754:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000758:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800075a:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <MX_RTC_Init+0x50>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000760:	4804      	ldr	r0, [pc, #16]	@ (8000774 <MX_RTC_Init+0x50>)
 8000762:	f001 fd49 	bl	80021f8 <HAL_RTC_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 800076c:	f000 f8b6 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000084 	.word	0x20000084
 8000778:	40002800 	.word	0x40002800

0800077c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000780:	4b22      	ldr	r3, [pc, #136]	@ (800080c <MX_USART1_UART_Init+0x90>)
 8000782:	4a23      	ldr	r2, [pc, #140]	@ (8000810 <MX_USART1_UART_Init+0x94>)
 8000784:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000786:	4b21      	ldr	r3, [pc, #132]	@ (800080c <MX_USART1_UART_Init+0x90>)
 8000788:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800078c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800078e:	4b1f      	ldr	r3, [pc, #124]	@ (800080c <MX_USART1_UART_Init+0x90>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000794:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <MX_USART1_UART_Init+0x90>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800079a:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <MX_USART1_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007a0:	4b1a      	ldr	r3, [pc, #104]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a6:	4b19      	ldr	r3, [pc, #100]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ac:	4b17      	ldr	r3, [pc, #92]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007b2:	4b16      	ldr	r3, [pc, #88]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007b8:	4b14      	ldr	r3, [pc, #80]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007be:	4b13      	ldr	r3, [pc, #76]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007c4:	4811      	ldr	r0, [pc, #68]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007c6:	f001 fe63 	bl	8002490 <HAL_UART_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80007d0:	f000 f884 	bl	80008dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007d4:	2100      	movs	r1, #0
 80007d6:	480d      	ldr	r0, [pc, #52]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007d8:	f002 fbce 	bl	8002f78 <HAL_UARTEx_SetTxFifoThreshold>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007e2:	f000 f87b 	bl	80008dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007e6:	2100      	movs	r1, #0
 80007e8:	4808      	ldr	r0, [pc, #32]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007ea:	f002 fc03 	bl	8002ff4 <HAL_UARTEx_SetRxFifoThreshold>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007f4:	f000 f872 	bl	80008dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007f8:	4804      	ldr	r0, [pc, #16]	@ (800080c <MX_USART1_UART_Init+0x90>)
 80007fa:	f002 fb84 	bl	8002f06 <HAL_UARTEx_DisableFifoMode>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000804:	f000 f86a 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000ac 	.word	0x200000ac
 8000810:	40013800 	.word	0x40013800

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	4b2a      	ldr	r3, [pc, #168]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a29      	ldr	r2, [pc, #164]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000830:	f043 0304 	orr.w	r3, r3, #4
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b27      	ldr	r3, [pc, #156]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0304 	and.w	r3, r3, #4
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000842:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a23      	ldr	r2, [pc, #140]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000848:	f043 0320 	orr.w	r3, r3, #32
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0320 	and.w	r3, r3, #32
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b1e      	ldr	r3, [pc, #120]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a1d      	ldr	r2, [pc, #116]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a17      	ldr	r2, [pc, #92]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <MX_GPIO_Init+0xc0>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2140      	movs	r1, #64	@ 0x40
 800088e:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_GPIO_Init+0xc4>)
 8000890:	f000 fcc8 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000894:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089a:	2300      	movs	r3, #0
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800089e:	2302      	movs	r3, #2
 80008a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	4619      	mov	r1, r3
 80008a8:	480b      	ldr	r0, [pc, #44]	@ (80008d8 <MX_GPIO_Init+0xc4>)
 80008aa:	f000 fb39 	bl	8000f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008ae:	2340      	movs	r3, #64	@ 0x40
 80008b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	4619      	mov	r1, r3
 80008c4:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <MX_GPIO_Init+0xc4>)
 80008c6:	f000 fb2b 	bl	8000f20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ca:	bf00      	nop
 80008cc:	3728      	adds	r7, #40	@ 0x28
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000
 80008d8:	48000800 	.word	0x48000800

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <Error_Handler+0x8>

080008e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ee:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <HAL_MspInit+0x44>)
 80008f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008f2:	4a0e      	ldr	r2, [pc, #56]	@ (800092c <HAL_MspInit+0x44>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <HAL_MspInit+0x44>)
 80008fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000906:	4b09      	ldr	r3, [pc, #36]	@ (800092c <HAL_MspInit+0x44>)
 8000908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800090a:	4a08      	ldr	r2, [pc, #32]	@ (800092c <HAL_MspInit+0x44>)
 800090c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000910:	6593      	str	r3, [r2, #88]	@ 0x58
 8000912:	4b06      	ldr	r3, [pc, #24]	@ (800092c <HAL_MspInit+0x44>)
 8000914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800091e:	f000 fd3d 	bl	800139c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40021000 	.word	0x40021000

08000930 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b094      	sub	sp, #80	@ 0x50
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	2244      	movs	r2, #68	@ 0x44
 800093e:	2100      	movs	r1, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f002 fcfa 	bl	800333a <memset>
  if(hrtc->Instance==RTC)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a15      	ldr	r2, [pc, #84]	@ (80009a0 <HAL_RTC_MspInit+0x70>)
 800094c:	4293      	cmp	r3, r2
 800094e:	d123      	bne.n	8000998 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000950:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000954:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000956:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800095a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	4618      	mov	r0, r3
 8000962:	f001 fa59 	bl	8001e18 <HAL_RCCEx_PeriphCLKConfig>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800096c:	f7ff ffb6 	bl	80008dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000970:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <HAL_RTC_MspInit+0x74>)
 8000972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000976:	4a0b      	ldr	r2, [pc, #44]	@ (80009a4 <HAL_RTC_MspInit+0x74>)
 8000978:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800097c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000980:	4b08      	ldr	r3, [pc, #32]	@ (80009a4 <HAL_RTC_MspInit+0x74>)
 8000982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000984:	4a07      	ldr	r2, [pc, #28]	@ (80009a4 <HAL_RTC_MspInit+0x74>)
 8000986:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800098a:	6593      	str	r3, [r2, #88]	@ 0x58
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_RTC_MspInit+0x74>)
 800098e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000998:	bf00      	nop
 800099a:	3750      	adds	r7, #80	@ 0x50
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40002800 	.word	0x40002800
 80009a4:	40021000 	.word	0x40021000

080009a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b09c      	sub	sp, #112	@ 0x70
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c0:	f107 0318 	add.w	r3, r7, #24
 80009c4:	2244      	movs	r2, #68	@ 0x44
 80009c6:	2100      	movs	r1, #0
 80009c8:	4618      	mov	r0, r3
 80009ca:	f002 fcb6 	bl	800333a <memset>
  if(huart->Instance==USART1)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a2d      	ldr	r2, [pc, #180]	@ (8000a88 <HAL_UART_MspInit+0xe0>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d153      	bne.n	8000a80 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009d8:	2301      	movs	r3, #1
 80009da:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009e0:	f107 0318 	add.w	r3, r7, #24
 80009e4:	4618      	mov	r0, r3
 80009e6:	f001 fa17 	bl	8001e18 <HAL_RCCEx_PeriphCLKConfig>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009f0:	f7ff ff74 	bl	80008dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009f4:	4b25      	ldr	r3, [pc, #148]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 80009f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009f8:	4a24      	ldr	r2, [pc, #144]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 80009fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a00:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a08:	617b      	str	r3, [r7, #20]
 8000a0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a10:	4a1e      	ldr	r2, [pc, #120]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a18:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	4b19      	ldr	r3, [pc, #100]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a28:	4a18      	ldr	r2, [pc, #96]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a30:	4b16      	ldr	r3, [pc, #88]	@ (8000a8c <HAL_UART_MspInit+0xe4>)
 8000a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a4c:	2307      	movs	r3, #7
 8000a4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a50:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a54:	4619      	mov	r1, r3
 8000a56:	480e      	ldr	r0, [pc, #56]	@ (8000a90 <HAL_UART_MspInit+0xe8>)
 8000a58:	f000 fa62 	bl	8000f20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a6e:	2307      	movs	r3, #7
 8000a70:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a72:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a76:	4619      	mov	r1, r3
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7c:	f000 fa50 	bl	8000f20 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a80:	bf00      	nop
 8000a82:	3770      	adds	r7, #112	@ 0x70
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40013800 	.word	0x40013800
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	48000800 	.word	0x48000800

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <NMI_Handler+0x4>

08000a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <HardFault_Handler+0x4>

08000aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <MemManage_Handler+0x4>

08000aac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <BusFault_Handler+0x4>

08000ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <UsageFault_Handler+0x4>

08000abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aea:	f000 f917 	bl	8000d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b086      	sub	sp, #24
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	60f8      	str	r0, [r7, #12]
 8000afa:	60b9      	str	r1, [r7, #8]
 8000afc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e00a      	b.n	8000b1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b04:	f3af 8000 	nop.w
 8000b08:	4601      	mov	r1, r0
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	1c5a      	adds	r2, r3, #1
 8000b0e:	60ba      	str	r2, [r7, #8]
 8000b10:	b2ca      	uxtb	r2, r1
 8000b12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	3301      	adds	r3, #1
 8000b18:	617b      	str	r3, [r7, #20]
 8000b1a:	697a      	ldr	r2, [r7, #20]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	dbf0      	blt.n	8000b04 <_read+0x12>
  }

  return len;
 8000b22:	687b      	ldr	r3, [r7, #4]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3718      	adds	r7, #24
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b54:	605a      	str	r2, [r3, #4]
  return 0;
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <_isatty>:

int _isatty(int file)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b6c:	2301      	movs	r3, #1
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	b085      	sub	sp, #20
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	60f8      	str	r0, [r7, #12]
 8000b82:	60b9      	str	r1, [r7, #8]
 8000b84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b9c:	4a14      	ldr	r2, [pc, #80]	@ (8000bf0 <_sbrk+0x5c>)
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <_sbrk+0x60>)
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba8:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <_sbrk+0x64>)
 8000bb2:	4a12      	ldr	r2, [pc, #72]	@ (8000bfc <_sbrk+0x68>)
 8000bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb6:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d207      	bcs.n	8000bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc4:	f002 fc08 	bl	80033d8 <__errno>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	220c      	movs	r2, #12
 8000bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bd2:	e009      	b.n	8000be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <_sbrk+0x64>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bda:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <_sbrk+0x64>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a05      	ldr	r2, [pc, #20]	@ (8000bf8 <_sbrk+0x64>)
 8000be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20008000 	.word	0x20008000
 8000bf4:	00000400 	.word	0x00000400
 8000bf8:	20000140 	.word	0x20000140
 8000bfc:	20000298 	.word	0x20000298

08000c00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c04:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <SystemInit+0x20>)
 8000c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <SystemInit+0x20>)
 8000c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c24:	480d      	ldr	r0, [pc, #52]	@ (8000c5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c26:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c28:	f7ff ffea 	bl	8000c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c2c:	480c      	ldr	r0, [pc, #48]	@ (8000c60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c2e:	490d      	ldr	r1, [pc, #52]	@ (8000c64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c30:	4a0d      	ldr	r2, [pc, #52]	@ (8000c68 <LoopForever+0xe>)
  movs r3, #0
 8000c32:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c34:	e002      	b.n	8000c3c <LoopCopyDataInit>

08000c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c3a:	3304      	adds	r3, #4

08000c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c40:	d3f9      	bcc.n	8000c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c42:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c44:	4c0a      	ldr	r4, [pc, #40]	@ (8000c70 <LoopForever+0x16>)
  movs r3, #0
 8000c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c48:	e001      	b.n	8000c4e <LoopFillZerobss>

08000c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c4c:	3204      	adds	r2, #4

08000c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c50:	d3fb      	bcc.n	8000c4a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000c52:	f002 fbc7 	bl	80033e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c56:	f7ff fcef 	bl	8000638 <main>

08000c5a <LoopForever>:

LoopForever:
    b LoopForever
 8000c5a:	e7fe      	b.n	8000c5a <LoopForever>
  ldr   r0, =_estack
 8000c5c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c64:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c68:	0800404c 	.word	0x0800404c
  ldr r2, =_sbss
 8000c6c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c70:	20000294 	.word	0x20000294

08000c74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c74:	e7fe      	b.n	8000c74 <ADC1_2_IRQHandler>

08000c76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c80:	2003      	movs	r0, #3
 8000c82:	f000 f91b 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c86:	200f      	movs	r0, #15
 8000c88:	f000 f80e 	bl	8000ca8 <HAL_InitTick>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d002      	beq.n	8000c98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	71fb      	strb	r3, [r7, #7]
 8000c96:	e001      	b.n	8000c9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c98:	f7ff fe26 	bl	80008e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c9c:	79fb      	ldrb	r3, [r7, #7]

}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000cb4:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <HAL_InitTick+0x68>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d022      	beq.n	8000d02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000cbc:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_InitTick+0x6c>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <HAL_InitTick+0x68>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cc8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 f918 	bl	8000f06 <HAL_SYSTICK_Config>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d10f      	bne.n	8000cfc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b0f      	cmp	r3, #15
 8000ce0:	d809      	bhi.n	8000cf6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	6879      	ldr	r1, [r7, #4]
 8000ce6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cea:	f000 f8f2 	bl	8000ed2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_InitTick+0x70>)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	e007      	b.n	8000d06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	73fb      	strb	r3, [r7, #15]
 8000cfa:	e004      	b.n	8000d06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	73fb      	strb	r3, [r7, #15]
 8000d00:	e001      	b.n	8000d06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	20000008 	.word	0x20000008
 8000d14:	20000000 	.word	0x20000000
 8000d18:	20000004 	.word	0x20000004

08000d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d20:	4b05      	ldr	r3, [pc, #20]	@ (8000d38 <HAL_IncTick+0x1c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <HAL_IncTick+0x20>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a03      	ldr	r2, [pc, #12]	@ (8000d38 <HAL_IncTick+0x1c>)
 8000d2c:	6013      	str	r3, [r2, #0]
}
 8000d2e:	bf00      	nop
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	20000144 	.word	0x20000144
 8000d3c:	20000008 	.word	0x20000008

08000d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  return uwTick;
 8000d44:	4b03      	ldr	r3, [pc, #12]	@ (8000d54 <HAL_GetTick+0x14>)
 8000d46:	681b      	ldr	r3, [r3, #0]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	20000144 	.word	0x20000144

08000d58 <__NVIC_SetPriorityGrouping>:
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d74:	4013      	ands	r3, r2
 8000d76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8a:	4a04      	ldr	r2, [pc, #16]	@ (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	60d3      	str	r3, [r2, #12]
}
 8000d90:	bf00      	nop
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_GetPriorityGrouping>:
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da4:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <__NVIC_GetPriorityGrouping+0x18>)
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	0a1b      	lsrs	r3, r3, #8
 8000daa:	f003 0307 	and.w	r3, r3, #7
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_SetPriority>:
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	@ (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	@ (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	@ 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	@ 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <SysTick_Config>:
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e88:	d301      	bcc.n	8000e8e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e00f      	b.n	8000eae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <SysTick_Config+0x40>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e96:	210f      	movs	r1, #15
 8000e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e9c:	f7ff ff8e 	bl	8000dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea0:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <SysTick_Config+0x40>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea6:	4b04      	ldr	r3, [pc, #16]	@ (8000eb8 <SysTick_Config+0x40>)
 8000ea8:	2207      	movs	r2, #7
 8000eaa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	e000e010 	.word	0xe000e010

08000ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff ff47 	bl	8000d58 <__NVIC_SetPriorityGrouping>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	4603      	mov	r3, r0
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
 8000ede:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee0:	f7ff ff5e 	bl	8000da0 <__NVIC_GetPriorityGrouping>
 8000ee4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68b9      	ldr	r1, [r7, #8]
 8000eea:	6978      	ldr	r0, [r7, #20]
 8000eec:	f7ff ff90 	bl	8000e10 <NVIC_EncodePriority>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff5f 	bl	8000dbc <__NVIC_SetPriority>
}
 8000efe:	bf00      	nop
 8000f00:	3718      	adds	r7, #24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ffb2 	bl	8000e78 <SysTick_Config>
 8000f14:	4603      	mov	r3, r0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b087      	sub	sp, #28
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f2e:	e15a      	b.n	80011e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	2101      	movs	r1, #1
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f000 814c 	beq.w	80011e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d005      	beq.n	8000f60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d130      	bne.n	8000fc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	68da      	ldr	r2, [r3, #12]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f96:	2201      	movs	r2, #1
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	091b      	lsrs	r3, r3, #4
 8000fac:	f003 0201 	and.w	r2, r3, #1
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f003 0303 	and.w	r3, r3, #3
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d017      	beq.n	8000ffe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	2203      	movs	r2, #3
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f003 0303 	and.w	r3, r3, #3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d123      	bne.n	8001052 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	08da      	lsrs	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3208      	adds	r2, #8
 8001012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001016:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	220f      	movs	r2, #15
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	691a      	ldr	r2, [r3, #16]
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	08da      	lsrs	r2, r3, #3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3208      	adds	r2, #8
 800104c:	6939      	ldr	r1, [r7, #16]
 800104e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	2203      	movs	r2, #3
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 0203 	and.w	r2, r3, #3
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 80a6 	beq.w	80011e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001094:	4b5b      	ldr	r3, [pc, #364]	@ (8001204 <HAL_GPIO_Init+0x2e4>)
 8001096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001098:	4a5a      	ldr	r2, [pc, #360]	@ (8001204 <HAL_GPIO_Init+0x2e4>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6613      	str	r3, [r2, #96]	@ 0x60
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <HAL_GPIO_Init+0x2e4>)
 80010a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ac:	4a56      	ldr	r2, [pc, #344]	@ (8001208 <HAL_GPIO_Init+0x2e8>)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3302      	adds	r3, #2
 80010b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	220f      	movs	r2, #15
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010d6:	d01f      	beq.n	8001118 <HAL_GPIO_Init+0x1f8>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a4c      	ldr	r2, [pc, #304]	@ (800120c <HAL_GPIO_Init+0x2ec>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d019      	beq.n	8001114 <HAL_GPIO_Init+0x1f4>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a4b      	ldr	r2, [pc, #300]	@ (8001210 <HAL_GPIO_Init+0x2f0>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d013      	beq.n	8001110 <HAL_GPIO_Init+0x1f0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001214 <HAL_GPIO_Init+0x2f4>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d00d      	beq.n	800110c <HAL_GPIO_Init+0x1ec>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a49      	ldr	r2, [pc, #292]	@ (8001218 <HAL_GPIO_Init+0x2f8>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d007      	beq.n	8001108 <HAL_GPIO_Init+0x1e8>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a48      	ldr	r2, [pc, #288]	@ (800121c <HAL_GPIO_Init+0x2fc>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d101      	bne.n	8001104 <HAL_GPIO_Init+0x1e4>
 8001100:	2305      	movs	r3, #5
 8001102:	e00a      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 8001104:	2306      	movs	r3, #6
 8001106:	e008      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 8001108:	2304      	movs	r3, #4
 800110a:	e006      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 800110c:	2303      	movs	r3, #3
 800110e:	e004      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 8001110:	2302      	movs	r3, #2
 8001112:	e002      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 8001114:	2301      	movs	r3, #1
 8001116:	e000      	b.n	800111a <HAL_GPIO_Init+0x1fa>
 8001118:	2300      	movs	r3, #0
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	f002 0203 	and.w	r2, r2, #3
 8001120:	0092      	lsls	r2, r2, #2
 8001122:	4093      	lsls	r3, r2
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	4313      	orrs	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800112a:	4937      	ldr	r1, [pc, #220]	@ (8001208 <HAL_GPIO_Init+0x2e8>)
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	3302      	adds	r3, #2
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001138:	4b39      	ldr	r3, [pc, #228]	@ (8001220 <HAL_GPIO_Init+0x300>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	43db      	mvns	r3, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800115c:	4a30      	ldr	r2, [pc, #192]	@ (8001220 <HAL_GPIO_Init+0x300>)
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001162:	4b2f      	ldr	r3, [pc, #188]	@ (8001220 <HAL_GPIO_Init+0x300>)
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	43db      	mvns	r3, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4013      	ands	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001186:	4a26      	ldr	r2, [pc, #152]	@ (8001220 <HAL_GPIO_Init+0x300>)
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800118c:	4b24      	ldr	r3, [pc, #144]	@ (8001220 <HAL_GPIO_Init+0x300>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	43db      	mvns	r3, r3
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	4013      	ands	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011da:	4a11      	ldr	r2, [pc, #68]	@ (8001220 <HAL_GPIO_Init+0x300>)
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	3301      	adds	r3, #1
 80011e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	fa22 f303 	lsr.w	r3, r2, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f47f ae9d 	bne.w	8000f30 <HAL_GPIO_Init+0x10>
  }
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	40021000 	.word	0x40021000
 8001208:	40010000 	.word	0x40010000
 800120c:	48000400 	.word	0x48000400
 8001210:	48000800 	.word	0x48000800
 8001214:	48000c00 	.word	0x48000c00
 8001218:	48001000 	.word	0x48001000
 800121c:	48001400 	.word	0x48001400
 8001220:	40010400 	.word	0x40010400

08001224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
 8001230:	4613      	mov	r3, r2
 8001232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001234:	787b      	ldrb	r3, [r7, #1]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001240:	e002      	b.n	8001248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d141      	bne.n	80012e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001262:	4b4b      	ldr	r3, [pc, #300]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800126a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800126e:	d131      	bne.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001270:	4b47      	ldr	r3, [pc, #284]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001276:	4a46      	ldr	r2, [pc, #280]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001278:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800127c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001280:	4b43      	ldr	r3, [pc, #268]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001288:	4a41      	ldr	r2, [pc, #260]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001290:	4b40      	ldr	r3, [pc, #256]	@ (8001394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2232      	movs	r2, #50	@ 0x32
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	4a3f      	ldr	r2, [pc, #252]	@ (8001398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800129c:	fba2 2303 	umull	r2, r3, r2, r3
 80012a0:	0c9b      	lsrs	r3, r3, #18
 80012a2:	3301      	adds	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012a6:	e002      	b.n	80012ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012ae:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ba:	d102      	bne.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f2      	bne.n	80012a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012c2:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ce:	d158      	bne.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e057      	b.n	8001384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012da:	4a2d      	ldr	r2, [pc, #180]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012e4:	e04d      	b.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012ec:	d141      	bne.n	8001372 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012ee:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012fa:	d131      	bne.n	8001360 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012fc:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001302:	4a23      	ldr	r2, [pc, #140]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001308:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800130c:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001314:	4a1e      	ldr	r2, [pc, #120]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800131a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800131c:	4b1d      	ldr	r3, [pc, #116]	@ (8001394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2232      	movs	r2, #50	@ 0x32
 8001322:	fb02 f303 	mul.w	r3, r2, r3
 8001326:	4a1c      	ldr	r2, [pc, #112]	@ (8001398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001328:	fba2 2303 	umull	r2, r3, r2, r3
 800132c:	0c9b      	lsrs	r3, r3, #18
 800132e:	3301      	adds	r3, #1
 8001330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001332:	e002      	b.n	800133a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3b01      	subs	r3, #1
 8001338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001346:	d102      	bne.n	800134e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1f2      	bne.n	8001334 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800135a:	d112      	bne.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e011      	b.n	8001384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001360:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001366:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800136c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001370:	e007      	b.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800137a:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001380:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	40007000 	.word	0x40007000
 8001394:	20000000 	.word	0x20000000
 8001398:	431bde83 	.word	0x431bde83

0800139c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013aa:	6093      	str	r3, [r2, #8]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40007000 	.word	0x40007000

080013bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e2fe      	b.n	80019cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d075      	beq.n	80014c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013da:	4b97      	ldr	r3, [pc, #604]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 030c 	and.w	r3, r3, #12
 80013e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013e4:	4b94      	ldr	r3, [pc, #592]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	2b0c      	cmp	r3, #12
 80013f2:	d102      	bne.n	80013fa <HAL_RCC_OscConfig+0x3e>
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	d002      	beq.n	8001400 <HAL_RCC_OscConfig+0x44>
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d10b      	bne.n	8001418 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001400:	4b8d      	ldr	r3, [pc, #564]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d05b      	beq.n	80014c4 <HAL_RCC_OscConfig+0x108>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d157      	bne.n	80014c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e2d9      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001420:	d106      	bne.n	8001430 <HAL_RCC_OscConfig+0x74>
 8001422:	4b85      	ldr	r3, [pc, #532]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a84      	ldr	r2, [pc, #528]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800142c:	6013      	str	r3, [r2, #0]
 800142e:	e01d      	b.n	800146c <HAL_RCC_OscConfig+0xb0>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001438:	d10c      	bne.n	8001454 <HAL_RCC_OscConfig+0x98>
 800143a:	4b7f      	ldr	r3, [pc, #508]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a7e      	ldr	r2, [pc, #504]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001440:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	4b7c      	ldr	r3, [pc, #496]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a7b      	ldr	r2, [pc, #492]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800144c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	e00b      	b.n	800146c <HAL_RCC_OscConfig+0xb0>
 8001454:	4b78      	ldr	r3, [pc, #480]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a77      	ldr	r2, [pc, #476]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800145a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	4b75      	ldr	r3, [pc, #468]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a74      	ldr	r2, [pc, #464]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001466:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800146a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d013      	beq.n	800149c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001474:	f7ff fc64 	bl	8000d40 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800147c:	f7ff fc60 	bl	8000d40 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b64      	cmp	r3, #100	@ 0x64
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e29e      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800148e:	4b6a      	ldr	r3, [pc, #424]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f0      	beq.n	800147c <HAL_RCC_OscConfig+0xc0>
 800149a:	e014      	b.n	80014c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149c:	f7ff fc50 	bl	8000d40 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014a4:	f7ff fc4c 	bl	8000d40 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b64      	cmp	r3, #100	@ 0x64
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e28a      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014b6:	4b60      	ldr	r3, [pc, #384]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1f0      	bne.n	80014a4 <HAL_RCC_OscConfig+0xe8>
 80014c2:	e000      	b.n	80014c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d075      	beq.n	80015be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014d2:	4b59      	ldr	r3, [pc, #356]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 030c 	and.w	r3, r3, #12
 80014da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014dc:	4b56      	ldr	r3, [pc, #344]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	f003 0303 	and.w	r3, r3, #3
 80014e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	2b0c      	cmp	r3, #12
 80014ea:	d102      	bne.n	80014f2 <HAL_RCC_OscConfig+0x136>
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d002      	beq.n	80014f8 <HAL_RCC_OscConfig+0x13c>
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d11f      	bne.n	8001538 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014f8:	4b4f      	ldr	r3, [pc, #316]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001500:	2b00      	cmp	r3, #0
 8001502:	d005      	beq.n	8001510 <HAL_RCC_OscConfig+0x154>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e25d      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001510:	4b49      	ldr	r3, [pc, #292]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	061b      	lsls	r3, r3, #24
 800151e:	4946      	ldr	r1, [pc, #280]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001520:	4313      	orrs	r3, r2
 8001522:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001524:	4b45      	ldr	r3, [pc, #276]	@ (800163c <HAL_RCC_OscConfig+0x280>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fbbd 	bl	8000ca8 <HAL_InitTick>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d043      	beq.n	80015bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e249      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d023      	beq.n	8001588 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001540:	4b3d      	ldr	r3, [pc, #244]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a3c      	ldr	r2, [pc, #240]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800154a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154c:	f7ff fbf8 	bl	8000d40 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001554:	f7ff fbf4 	bl	8000d40 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e232      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001566:	4b34      	ldr	r3, [pc, #208]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001572:	4b31      	ldr	r3, [pc, #196]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	061b      	lsls	r3, r3, #24
 8001580:	492d      	ldr	r1, [pc, #180]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001582:	4313      	orrs	r3, r2
 8001584:	604b      	str	r3, [r1, #4]
 8001586:	e01a      	b.n	80015be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001588:	4b2b      	ldr	r3, [pc, #172]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a2a      	ldr	r2, [pc, #168]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800158e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fbd4 	bl	8000d40 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800159c:	f7ff fbd0 	bl	8000d40 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e20e      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015ae:	4b22      	ldr	r3, [pc, #136]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f0      	bne.n	800159c <HAL_RCC_OscConfig+0x1e0>
 80015ba:	e000      	b.n	80015be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d041      	beq.n	800164e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d01c      	beq.n	800160c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d2:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80015d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015d8:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e2:	f7ff fbad 	bl	8000d40 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ea:	f7ff fba9 	bl	8000d40 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1e7      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 80015fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0ef      	beq.n	80015ea <HAL_RCC_OscConfig+0x22e>
 800160a:	e020      	b.n	800164e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800160c:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 800160e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001612:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <HAL_RCC_OscConfig+0x27c>)
 8001614:	f023 0301 	bic.w	r3, r3, #1
 8001618:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161c:	f7ff fb90 	bl	8000d40 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001622:	e00d      	b.n	8001640 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001624:	f7ff fb8c 	bl	8000d40 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d906      	bls.n	8001640 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e1ca      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000
 800163c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001640:	4b8c      	ldr	r3, [pc, #560]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1ea      	bne.n	8001624 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 80a6 	beq.w	80017a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165c:	2300      	movs	r3, #0
 800165e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001660:	4b84      	ldr	r3, [pc, #528]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <HAL_RCC_OscConfig+0x2b4>
 800166c:	2301      	movs	r3, #1
 800166e:	e000      	b.n	8001672 <HAL_RCC_OscConfig+0x2b6>
 8001670:	2300      	movs	r3, #0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00d      	beq.n	8001692 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	4b7f      	ldr	r3, [pc, #508]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167a:	4a7e      	ldr	r2, [pc, #504]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800167c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001680:	6593      	str	r3, [r2, #88]	@ 0x58
 8001682:	4b7c      	ldr	r3, [pc, #496]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800168e:	2301      	movs	r3, #1
 8001690:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001692:	4b79      	ldr	r3, [pc, #484]	@ (8001878 <HAL_RCC_OscConfig+0x4bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800169a:	2b00      	cmp	r3, #0
 800169c:	d118      	bne.n	80016d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800169e:	4b76      	ldr	r3, [pc, #472]	@ (8001878 <HAL_RCC_OscConfig+0x4bc>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a75      	ldr	r2, [pc, #468]	@ (8001878 <HAL_RCC_OscConfig+0x4bc>)
 80016a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016aa:	f7ff fb49 	bl	8000d40 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b2:	f7ff fb45 	bl	8000d40 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e183      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c4:	4b6c      	ldr	r3, [pc, #432]	@ (8001878 <HAL_RCC_OscConfig+0x4bc>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d108      	bne.n	80016ea <HAL_RCC_OscConfig+0x32e>
 80016d8:	4b66      	ldr	r3, [pc, #408]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80016da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016de:	4a65      	ldr	r2, [pc, #404]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016e8:	e024      	b.n	8001734 <HAL_RCC_OscConfig+0x378>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	2b05      	cmp	r3, #5
 80016f0:	d110      	bne.n	8001714 <HAL_RCC_OscConfig+0x358>
 80016f2:	4b60      	ldr	r3, [pc, #384]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80016f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016f8:	4a5e      	ldr	r2, [pc, #376]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001702:	4b5c      	ldr	r3, [pc, #368]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001708:	4a5a      	ldr	r2, [pc, #360]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800170a:	f043 0301 	orr.w	r3, r3, #1
 800170e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001712:	e00f      	b.n	8001734 <HAL_RCC_OscConfig+0x378>
 8001714:	4b57      	ldr	r3, [pc, #348]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800171a:	4a56      	ldr	r2, [pc, #344]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800171c:	f023 0301 	bic.w	r3, r3, #1
 8001720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001724:	4b53      	ldr	r3, [pc, #332]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172a:	4a52      	ldr	r2, [pc, #328]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800172c:	f023 0304 	bic.w	r3, r3, #4
 8001730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d016      	beq.n	800176a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173c:	f7ff fb00 	bl	8000d40 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001742:	e00a      	b.n	800175a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001744:	f7ff fafc 	bl	8000d40 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e138      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800175a:	4b46      	ldr	r3, [pc, #280]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800175c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0ed      	beq.n	8001744 <HAL_RCC_OscConfig+0x388>
 8001768:	e015      	b.n	8001796 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176a:	f7ff fae9 	bl	8000d40 <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001770:	e00a      	b.n	8001788 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001772:	f7ff fae5 	bl	8000d40 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001780:	4293      	cmp	r3, r2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e121      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001788:	4b3a      	ldr	r3, [pc, #232]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800178a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1ed      	bne.n	8001772 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001796:	7ffb      	ldrb	r3, [r7, #31]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d105      	bne.n	80017a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800179c:	4b35      	ldr	r3, [pc, #212]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800179e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a0:	4a34      	ldr	r2, [pc, #208]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0320 	and.w	r3, r3, #32
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d03c      	beq.n	800182e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d01c      	beq.n	80017f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017cc:	f7ff fab8 	bl	8000d40 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017d4:	f7ff fab4 	bl	8000d40 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e0f2      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017e6:	4b23      	ldr	r3, [pc, #140]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0ef      	beq.n	80017d4 <HAL_RCC_OscConfig+0x418>
 80017f4:	e01b      	b.n	800182e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80017f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 80017fe:	f023 0301 	bic.w	r3, r3, #1
 8001802:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001806:	f7ff fa9b 	bl	8000d40 <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800180e:	f7ff fa97 	bl	8000d40 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e0d5      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1ef      	bne.n	800180e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	2b00      	cmp	r3, #0
 8001834:	f000 80c9 	beq.w	80019ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001838:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 030c 	and.w	r3, r3, #12
 8001840:	2b0c      	cmp	r3, #12
 8001842:	f000 8083 	beq.w	800194c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d15e      	bne.n	800190c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a08      	ldr	r2, [pc, #32]	@ (8001874 <HAL_RCC_OscConfig+0x4b8>)
 8001854:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185a:	f7ff fa71 	bl	8000d40 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001860:	e00c      	b.n	800187c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001862:	f7ff fa6d 	bl	8000d40 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d905      	bls.n	800187c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e0ab      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
 8001874:	40021000 	.word	0x40021000
 8001878:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800187c:	4b55      	ldr	r3, [pc, #340]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1ec      	bne.n	8001862 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001888:	4b52      	ldr	r3, [pc, #328]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 800188a:	68da      	ldr	r2, [r3, #12]
 800188c:	4b52      	ldr	r3, [pc, #328]	@ (80019d8 <HAL_RCC_OscConfig+0x61c>)
 800188e:	4013      	ands	r3, r2
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6a11      	ldr	r1, [r2, #32]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001898:	3a01      	subs	r2, #1
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	4311      	orrs	r1, r2
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80018a2:	0212      	lsls	r2, r2, #8
 80018a4:	4311      	orrs	r1, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80018aa:	0852      	lsrs	r2, r2, #1
 80018ac:	3a01      	subs	r2, #1
 80018ae:	0552      	lsls	r2, r2, #21
 80018b0:	4311      	orrs	r1, r2
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80018b6:	0852      	lsrs	r2, r2, #1
 80018b8:	3a01      	subs	r2, #1
 80018ba:	0652      	lsls	r2, r2, #25
 80018bc:	4311      	orrs	r1, r2
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018c2:	06d2      	lsls	r2, r2, #27
 80018c4:	430a      	orrs	r2, r1
 80018c6:	4943      	ldr	r1, [pc, #268]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018cc:	4b41      	ldr	r3, [pc, #260]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a40      	ldr	r2, [pc, #256]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 80018d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018d8:	4b3e      	ldr	r3, [pc, #248]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	4a3d      	ldr	r2, [pc, #244]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 80018de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e4:	f7ff fa2c 	bl	8000d40 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ec:	f7ff fa28 	bl	8000d40 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e066      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fe:	4b35      	ldr	r3, [pc, #212]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0f0      	beq.n	80018ec <HAL_RCC_OscConfig+0x530>
 800190a:	e05e      	b.n	80019ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190c:	4b31      	ldr	r3, [pc, #196]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a30      	ldr	r2, [pc, #192]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 8001912:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff fa12 	bl	8000d40 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001920:	f7ff fa0e 	bl	8000d40 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e04c      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001932:	4b28      	ldr	r3, [pc, #160]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 8001940:	68da      	ldr	r2, [r3, #12]
 8001942:	4924      	ldr	r1, [pc, #144]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 8001944:	4b25      	ldr	r3, [pc, #148]	@ (80019dc <HAL_RCC_OscConfig+0x620>)
 8001946:	4013      	ands	r3, r2
 8001948:	60cb      	str	r3, [r1, #12]
 800194a:	e03e      	b.n	80019ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69db      	ldr	r3, [r3, #28]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e039      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001958:	4b1e      	ldr	r3, [pc, #120]	@ (80019d4 <HAL_RCC_OscConfig+0x618>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f003 0203 	and.w	r2, r3, #3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	429a      	cmp	r2, r3
 800196a:	d12c      	bne.n	80019c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001976:	3b01      	subs	r3, #1
 8001978:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800197a:	429a      	cmp	r2, r3
 800197c:	d123      	bne.n	80019c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001988:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800198a:	429a      	cmp	r2, r3
 800198c:	d11b      	bne.n	80019c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001998:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d113      	bne.n	80019c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a8:	085b      	lsrs	r3, r3, #1
 80019aa:	3b01      	subs	r3, #1
 80019ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d109      	bne.n	80019c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019bc:	085b      	lsrs	r3, r3, #1
 80019be:	3b01      	subs	r3, #1
 80019c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d001      	beq.n	80019ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e000      	b.n	80019cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	019f800c 	.word	0x019f800c
 80019dc:	feeefffc 	.word	0xfeeefffc

080019e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e11e      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019f8:	4b91      	ldr	r3, [pc, #580]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 030f 	and.w	r3, r3, #15
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d910      	bls.n	8001a28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a06:	4b8e      	ldr	r3, [pc, #568]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f023 020f 	bic.w	r2, r3, #15
 8001a0e:	498c      	ldr	r1, [pc, #560]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a16:	4b8a      	ldr	r3, [pc, #552]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	683a      	ldr	r2, [r7, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d001      	beq.n	8001a28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e106      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d073      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	d129      	bne.n	8001a90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a3c:	4b81      	ldr	r3, [pc, #516]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d101      	bne.n	8001a4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0f4      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001a4c:	f000 f99e 	bl	8001d8c <RCC_GetSysClockFreqFromPLLSource>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	4a7c      	ldr	r2, [pc, #496]	@ (8001c48 <HAL_RCC_ClockConfig+0x268>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d93f      	bls.n	8001ada <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d009      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d033      	beq.n	8001ada <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d12f      	bne.n	8001ada <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a7a:	4b72      	ldr	r3, [pc, #456]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a82:	4a70      	ldr	r2, [pc, #448]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001a84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001a8a:	2380      	movs	r3, #128	@ 0x80
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e024      	b.n	8001ada <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d107      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a98:	4b6a      	ldr	r3, [pc, #424]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d109      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0c6      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aa8:	4b66      	ldr	r3, [pc, #408]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0be      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001ab8:	f000 f8ce 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8001abc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	4a61      	ldr	r2, [pc, #388]	@ (8001c48 <HAL_RCC_ClockConfig+0x268>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d909      	bls.n	8001ada <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ac6:	4b5f      	ldr	r3, [pc, #380]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ace:	4a5d      	ldr	r2, [pc, #372]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ad4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001ad6:	2380      	movs	r3, #128	@ 0x80
 8001ad8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ada:	4b5a      	ldr	r3, [pc, #360]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f023 0203 	bic.w	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4957      	ldr	r1, [pc, #348]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aec:	f7ff f928 	bl	8000d40 <HAL_GetTick>
 8001af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af2:	e00a      	b.n	8001b0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af4:	f7ff f924 	bl	8000d40 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e095      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 020c 	and.w	r2, r3, #12
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d1eb      	bne.n	8001af4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d023      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b34:	4b43      	ldr	r3, [pc, #268]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4a42      	ldr	r2, [pc, #264]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001b54:	4a3b      	ldr	r2, [pc, #236]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b5c:	4b39      	ldr	r3, [pc, #228]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	4936      	ldr	r1, [pc, #216]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	2b80      	cmp	r3, #128	@ 0x80
 8001b74:	d105      	bne.n	8001b82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001b76:	4b33      	ldr	r3, [pc, #204]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	4a32      	ldr	r2, [pc, #200]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001b7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b82:	4b2f      	ldr	r3, [pc, #188]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d21d      	bcs.n	8001bcc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b90:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f023 020f 	bic.w	r2, r3, #15
 8001b98:	4929      	ldr	r1, [pc, #164]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ba0:	f7ff f8ce 	bl	8000d40 <HAL_GetTick>
 8001ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba6:	e00a      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba8:	f7ff f8ca 	bl	8000d40 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e03b      	b.n	8001c36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bbe:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d1ed      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d008      	beq.n	8001bea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4917      	ldr	r1, [pc, #92]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d009      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bf6:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	490f      	ldr	r1, [pc, #60]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c0a:	f000 f825 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	490c      	ldr	r1, [pc, #48]	@ (8001c4c <HAL_RCC_ClockConfig+0x26c>)
 8001c1c:	5ccb      	ldrb	r3, [r1, r3]
 8001c1e:	f003 031f 	and.w	r3, r3, #31
 8001c22:	fa22 f303 	lsr.w	r3, r2, r3
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <HAL_RCC_ClockConfig+0x270>)
 8001c28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <HAL_RCC_ClockConfig+0x274>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff f83a 	bl	8000ca8 <HAL_InitTick>
 8001c34:	4603      	mov	r3, r0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40022000 	.word	0x40022000
 8001c44:	40021000 	.word	0x40021000
 8001c48:	04c4b400 	.word	0x04c4b400
 8001c4c:	08003fc8 	.word	0x08003fc8
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000004 	.word	0x20000004

08001c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b087      	sub	sp, #28
 8001c5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f003 030c 	and.w	r3, r3, #12
 8001c66:	2b04      	cmp	r3, #4
 8001c68:	d102      	bne.n	8001c70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	e047      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c70:	4b27      	ldr	r3, [pc, #156]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f003 030c 	and.w	r3, r3, #12
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d102      	bne.n	8001c82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c7c:	4b26      	ldr	r3, [pc, #152]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c7e:	613b      	str	r3, [r7, #16]
 8001c80:	e03e      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001c82:	4b23      	ldr	r3, [pc, #140]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b0c      	cmp	r3, #12
 8001c8c:	d136      	bne.n	8001cfc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c8e:	4b20      	ldr	r3, [pc, #128]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	091b      	lsrs	r3, r3, #4
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d10c      	bne.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cac:	4a1a      	ldr	r2, [pc, #104]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb4:	4a16      	ldr	r2, [pc, #88]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cb6:	68d2      	ldr	r2, [r2, #12]
 8001cb8:	0a12      	lsrs	r2, r2, #8
 8001cba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	617b      	str	r3, [r7, #20]
      break;
 8001cc4:	e00c      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cc6:	4a13      	ldr	r2, [pc, #76]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cce:	4a10      	ldr	r2, [pc, #64]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cd0:	68d2      	ldr	r2, [r2, #12]
 8001cd2:	0a12      	lsrs	r2, r2, #8
 8001cd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cd8:	fb02 f303 	mul.w	r3, r2, r3
 8001cdc:	617b      	str	r3, [r7, #20]
      break;
 8001cde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	0e5b      	lsrs	r3, r3, #25
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	3301      	adds	r3, #1
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	e001      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d00:	693b      	ldr	r3, [r7, #16]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	371c      	adds	r7, #28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000
 8001d14:	00f42400 	.word	0x00f42400
 8001d18:	007a1200 	.word	0x007a1200

08001d1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d20:	4b03      	ldr	r3, [pc, #12]	@ (8001d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000

08001d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d38:	f7ff fff0 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	0a1b      	lsrs	r3, r3, #8
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	4904      	ldr	r1, [pc, #16]	@ (8001d5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d4a:	5ccb      	ldrb	r3, [r1, r3]
 8001d4c:	f003 031f 	and.w	r3, r3, #31
 8001d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08003fd8 	.word	0x08003fd8

08001d60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d64:	f7ff ffda 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0adb      	lsrs	r3, r3, #11
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4904      	ldr	r1, [pc, #16]	@ (8001d88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d76:	5ccb      	ldrb	r3, [r1, r3]
 8001d78:	f003 031f 	and.w	r3, r3, #31
 8001d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40021000 	.word	0x40021000
 8001d88:	08003fd8 	.word	0x08003fd8

08001d8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d92:	4b1e      	ldr	r3, [pc, #120]	@ (8001e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	091b      	lsrs	r3, r3, #4
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3301      	adds	r3, #1
 8001da8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d10c      	bne.n	8001dca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001db0:	4a17      	ldr	r2, [pc, #92]	@ (8001e10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db8:	4a14      	ldr	r2, [pc, #80]	@ (8001e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dba:	68d2      	ldr	r2, [r2, #12]
 8001dbc:	0a12      	lsrs	r2, r2, #8
 8001dbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dc2:	fb02 f303 	mul.w	r3, r2, r3
 8001dc6:	617b      	str	r3, [r7, #20]
    break;
 8001dc8:	e00c      	b.n	8001de4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dca:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dd4:	68d2      	ldr	r2, [r2, #12]
 8001dd6:	0a12      	lsrs	r2, r2, #8
 8001dd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ddc:	fb02 f303 	mul.w	r3, r2, r3
 8001de0:	617b      	str	r3, [r7, #20]
    break;
 8001de2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	0e5b      	lsrs	r3, r3, #25
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	3301      	adds	r3, #1
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001dfe:	687b      	ldr	r3, [r7, #4]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	371c      	adds	r7, #28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	007a1200 	.word	0x007a1200
 8001e14:	00f42400 	.word	0x00f42400

08001e18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e20:	2300      	movs	r3, #0
 8001e22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e24:	2300      	movs	r3, #0
 8001e26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 8098 	beq.w	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e36:	2300      	movs	r3, #0
 8001e38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e3a:	4b43      	ldr	r3, [pc, #268]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10d      	bne.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e46:	4b40      	ldr	r3, [pc, #256]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e52:	4b3d      	ldr	r3, [pc, #244]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e62:	4b3a      	ldr	r3, [pc, #232]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a39      	ldr	r2, [pc, #228]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e6e:	f7fe ff67 	bl	8000d40 <HAL_GetTick>
 8001e72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e74:	e009      	b.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e76:	f7fe ff63 	bl	8000d40 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d902      	bls.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	74fb      	strb	r3, [r7, #19]
        break;
 8001e88:	e005      	b.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e8a:	4b30      	ldr	r3, [pc, #192]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0ef      	beq.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001e96:	7cfb      	ldrb	r3, [r7, #19]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d159      	bne.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ea6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d01e      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d019      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001eb8:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ebe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ec2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ec4:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eca:	4a1f      	ldr	r2, [pc, #124]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eda:	4a1b      	ldr	r2, [pc, #108]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001edc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ee4:	4a18      	ldr	r2, [pc, #96]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d016      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef6:	f7fe ff23 	bl	8000d40 <HAL_GetTick>
 8001efa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001efc:	e00b      	b.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7fe ff1f 	bl	8000d40 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d902      	bls.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	74fb      	strb	r3, [r7, #19]
            break;
 8001f14:	e006      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f16:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0ec      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001f24:	7cfb      	ldrb	r3, [r7, #19]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10b      	bne.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f2a:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	4903      	ldr	r1, [pc, #12]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001f40:	e008      	b.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f42:	7cfb      	ldrb	r3, [r7, #19]
 8001f44:	74bb      	strb	r3, [r7, #18]
 8001f46:	e005      	b.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f50:	7cfb      	ldrb	r3, [r7, #19]
 8001f52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f54:	7c7b      	ldrb	r3, [r7, #17]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d105      	bne.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f5a:	4ba6      	ldr	r3, [pc, #664]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5e:	4aa5      	ldr	r2, [pc, #660]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00a      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f72:	4ba0      	ldr	r3, [pc, #640]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f78:	f023 0203 	bic.w	r2, r3, #3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	499c      	ldr	r1, [pc, #624]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00a      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f94:	4b97      	ldr	r3, [pc, #604]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f9a:	f023 020c 	bic.w	r2, r3, #12
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	4994      	ldr	r1, [pc, #592]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00a      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fb6:	4b8f      	ldr	r3, [pc, #572]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fbc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	498b      	ldr	r1, [pc, #556]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00a      	beq.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001fd8:	4b86      	ldr	r3, [pc, #536]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	4983      	ldr	r1, [pc, #524]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0320 	and.w	r3, r3, #32
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00a      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001ffa:	4b7e      	ldr	r3, [pc, #504]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002000:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	497a      	ldr	r1, [pc, #488]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800200a:	4313      	orrs	r3, r2
 800200c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00a      	beq.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800201c:	4b75      	ldr	r3, [pc, #468]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800201e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002022:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	4972      	ldr	r1, [pc, #456]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800202c:	4313      	orrs	r3, r2
 800202e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00a      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800203e:	4b6d      	ldr	r3, [pc, #436]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002044:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69db      	ldr	r3, [r3, #28]
 800204c:	4969      	ldr	r1, [pc, #420]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800204e:	4313      	orrs	r3, r2
 8002050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00a      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002060:	4b64      	ldr	r3, [pc, #400]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002066:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	4961      	ldr	r1, [pc, #388]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002070:	4313      	orrs	r3, r2
 8002072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00a      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002082:	4b5c      	ldr	r3, [pc, #368]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002088:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002090:	4958      	ldr	r1, [pc, #352]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002092:	4313      	orrs	r3, r2
 8002094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d015      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020a4:	4b53      	ldr	r3, [pc, #332]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b2:	4950      	ldr	r1, [pc, #320]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80020c2:	d105      	bne.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020c4:	4b4b      	ldr	r3, [pc, #300]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	4a4a      	ldr	r2, [pc, #296]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020ce:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d015      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80020dc:	4b45      	ldr	r3, [pc, #276]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ea:	4942      	ldr	r1, [pc, #264]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020fa:	d105      	bne.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020fc:	4b3d      	ldr	r3, [pc, #244]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4a3c      	ldr	r2, [pc, #240]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002106:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d015      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002114:	4b37      	ldr	r3, [pc, #220]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800211a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4934      	ldr	r1, [pc, #208]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002132:	d105      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002134:	4b2f      	ldr	r3, [pc, #188]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	4a2e      	ldr	r2, [pc, #184]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800213a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800213e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d015      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800214c:	4b29      	ldr	r3, [pc, #164]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002152:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800215a:	4926      	ldr	r1, [pc, #152]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800215c:	4313      	orrs	r3, r2
 800215e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002166:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800216a:	d105      	bne.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800216c:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	4a20      	ldr	r2, [pc, #128]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002172:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002176:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d015      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002184:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002192:	4918      	ldr	r1, [pc, #96]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002194:	4313      	orrs	r3, r2
 8002196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021a2:	d105      	bne.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021a4:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	4a12      	ldr	r2, [pc, #72]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d015      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80021bc:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ca:	490a      	ldr	r1, [pc, #40]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80021da:	d105      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80021dc:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80021e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000

080021f8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d070      	beq.n	80022ec <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d106      	bne.n	8002224 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7fe fb86 	bl	8000930 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2202      	movs	r2, #2
 8002228:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	2b10      	cmp	r3, #16
 8002238:	d04f      	beq.n	80022da <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	22ca      	movs	r2, #202	@ 0xca
 8002240:	625a      	str	r2, [r3, #36]	@ 0x24
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2253      	movs	r2, #83	@ 0x53
 8002248:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 f878 	bl	8002340 <RTC_EnterInitMode>
 8002250:	4603      	mov	r3, r0
 8002252:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d126      	bne.n	80022a8 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6812      	ldr	r2, [r2, #0]
 8002264:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8002268:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800226c:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6999      	ldr	r1, [r3, #24]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	431a      	orrs	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68d9      	ldr	r1, [r3, #12]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	041a      	lsls	r2, r3, #16
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 f884 	bl	80023ac <RTC_ExitInitMode>
 80022a4:	4603      	mov	r3, r0
 80022a6:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d110      	bne.n	80022d0 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1a      	ldr	r2, [r3, #32]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	69db      	ldr	r3, [r3, #28]
 80022c0:	431a      	orrs	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	22ff      	movs	r2, #255	@ 0xff
 80022d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80022d8:	e001      	b.n	80022de <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d103      	bne.n	80022ec <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
	...

080022f8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0d      	ldr	r2, [pc, #52]	@ (800233c <HAL_RTC_WaitForSynchro+0x44>)
 8002306:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002308:	f7fe fd1a 	bl	8000d40 <HAL_GetTick>
 800230c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800230e:	e009      	b.n	8002324 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002310:	f7fe fd16 	bl	8000d40 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800231e:	d901      	bls.n	8002324 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e007      	b.n	8002334 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	f003 0320 	and.w	r3, r3, #32
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0ee      	beq.n	8002310 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	0001005f 	.word	0x0001005f

08002340 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002356:	2b00      	cmp	r3, #0
 8002358:	d123      	bne.n	80023a2 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002368:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800236a:	f7fe fce9 	bl	8000d40 <HAL_GetTick>
 800236e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002370:	e00d      	b.n	800238e <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002372:	f7fe fce5 	bl	8000d40 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002380:	d905      	bls.n	800238e <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2203      	movs	r2, #3
 800238a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002398:	2b00      	cmp	r3, #0
 800239a:	d102      	bne.n	80023a2 <RTC_EnterInitMode+0x62>
 800239c:	7bfb      	ldrb	r3, [r7, #15]
 800239e:	2b03      	cmp	r3, #3
 80023a0:	d1e7      	bne.n	8002372 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023c6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	f003 0320 	and.w	r3, r3, #32
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10c      	bne.n	80023f0 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff ff8e 	bl	80022f8 <HAL_RTC_WaitForSynchro>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d022      	beq.n	8002428 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2203      	movs	r2, #3
 80023e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	e01b      	b.n	8002428 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 0220 	bic.w	r2, r2, #32
 80023fe:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ff79 	bl	80022f8 <HAL_RTC_WaitForSynchro>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2203      	movs	r2, #3
 8002410:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699a      	ldr	r2, [r3, #24]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0220 	orr.w	r2, r2, #32
 8002426:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified TAMP Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8002440:	4b07      	ldr	r3, [pc, #28]	@ (8002460 <HAL_RTCEx_BKUPWrite+0x2c>)
 8002442:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	4413      	add	r3, r2
 800244c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	601a      	str	r2, [r3, #0]
}
 8002454:	bf00      	nop
 8002456:	371c      	adds	r7, #28
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	40002500 	.word	0x40002500

08002464 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB to
  *          specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800246e:	4b07      	ldr	r3, [pc, #28]	@ (800248c <HAL_RTCEx_BKUPRead+0x28>)
 8002470:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	4413      	add	r3, r2
 800247a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	40002500 	.word	0x40002500

08002490 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e042      	b.n	8002528 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d106      	bne.n	80024ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7fe fa77 	bl	80009a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2224      	movs	r2, #36	@ 0x24
 80024be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0201 	bic.w	r2, r2, #1
 80024d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 faf4 	bl	8002ac8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f825 	bl	8002530 <UART_SetConfig>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d101      	bne.n	80024f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e01b      	b.n	8002528 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800250e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 0201 	orr.w	r2, r2, #1
 800251e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 fb73 	bl	8002c0c <UART_CheckIdleState>
 8002526:	4603      	mov	r3, r0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002534:	b08c      	sub	sp, #48	@ 0x30
 8002536:	af00      	add	r7, sp, #0
 8002538:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	431a      	orrs	r2, r3
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	431a      	orrs	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	4313      	orrs	r3, r2
 8002556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4bab      	ldr	r3, [pc, #684]	@ (800280c <UART_SetConfig+0x2dc>)
 8002560:	4013      	ands	r3, r2
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	6812      	ldr	r2, [r2, #0]
 8002566:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002568:	430b      	orrs	r3, r1
 800256a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	68da      	ldr	r2, [r3, #12]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	430a      	orrs	r2, r1
 8002580:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4aa0      	ldr	r2, [pc, #640]	@ (8002810 <UART_SetConfig+0x2e0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d004      	beq.n	800259c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002598:	4313      	orrs	r3, r2
 800259a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80025a6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80025b0:	430b      	orrs	r3, r1
 80025b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ba:	f023 010f 	bic.w	r1, r3, #15
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a91      	ldr	r2, [pc, #580]	@ (8002814 <UART_SetConfig+0x2e4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d125      	bne.n	8002620 <UART_SetConfig+0xf0>
 80025d4:	4b90      	ldr	r3, [pc, #576]	@ (8002818 <UART_SetConfig+0x2e8>)
 80025d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d81a      	bhi.n	8002618 <UART_SetConfig+0xe8>
 80025e2:	a201      	add	r2, pc, #4	@ (adr r2, 80025e8 <UART_SetConfig+0xb8>)
 80025e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025e8:	080025f9 	.word	0x080025f9
 80025ec:	08002609 	.word	0x08002609
 80025f0:	08002601 	.word	0x08002601
 80025f4:	08002611 	.word	0x08002611
 80025f8:	2301      	movs	r3, #1
 80025fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025fe:	e0d6      	b.n	80027ae <UART_SetConfig+0x27e>
 8002600:	2302      	movs	r3, #2
 8002602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002606:	e0d2      	b.n	80027ae <UART_SetConfig+0x27e>
 8002608:	2304      	movs	r3, #4
 800260a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800260e:	e0ce      	b.n	80027ae <UART_SetConfig+0x27e>
 8002610:	2308      	movs	r3, #8
 8002612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002616:	e0ca      	b.n	80027ae <UART_SetConfig+0x27e>
 8002618:	2310      	movs	r3, #16
 800261a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800261e:	e0c6      	b.n	80027ae <UART_SetConfig+0x27e>
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a7d      	ldr	r2, [pc, #500]	@ (800281c <UART_SetConfig+0x2ec>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d138      	bne.n	800269c <UART_SetConfig+0x16c>
 800262a:	4b7b      	ldr	r3, [pc, #492]	@ (8002818 <UART_SetConfig+0x2e8>)
 800262c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002630:	f003 030c 	and.w	r3, r3, #12
 8002634:	2b0c      	cmp	r3, #12
 8002636:	d82d      	bhi.n	8002694 <UART_SetConfig+0x164>
 8002638:	a201      	add	r2, pc, #4	@ (adr r2, 8002640 <UART_SetConfig+0x110>)
 800263a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263e:	bf00      	nop
 8002640:	08002675 	.word	0x08002675
 8002644:	08002695 	.word	0x08002695
 8002648:	08002695 	.word	0x08002695
 800264c:	08002695 	.word	0x08002695
 8002650:	08002685 	.word	0x08002685
 8002654:	08002695 	.word	0x08002695
 8002658:	08002695 	.word	0x08002695
 800265c:	08002695 	.word	0x08002695
 8002660:	0800267d 	.word	0x0800267d
 8002664:	08002695 	.word	0x08002695
 8002668:	08002695 	.word	0x08002695
 800266c:	08002695 	.word	0x08002695
 8002670:	0800268d 	.word	0x0800268d
 8002674:	2300      	movs	r3, #0
 8002676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800267a:	e098      	b.n	80027ae <UART_SetConfig+0x27e>
 800267c:	2302      	movs	r3, #2
 800267e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002682:	e094      	b.n	80027ae <UART_SetConfig+0x27e>
 8002684:	2304      	movs	r3, #4
 8002686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800268a:	e090      	b.n	80027ae <UART_SetConfig+0x27e>
 800268c:	2308      	movs	r3, #8
 800268e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002692:	e08c      	b.n	80027ae <UART_SetConfig+0x27e>
 8002694:	2310      	movs	r3, #16
 8002696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800269a:	e088      	b.n	80027ae <UART_SetConfig+0x27e>
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a5f      	ldr	r2, [pc, #380]	@ (8002820 <UART_SetConfig+0x2f0>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d125      	bne.n	80026f2 <UART_SetConfig+0x1c2>
 80026a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002818 <UART_SetConfig+0x2e8>)
 80026a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80026b0:	2b30      	cmp	r3, #48	@ 0x30
 80026b2:	d016      	beq.n	80026e2 <UART_SetConfig+0x1b2>
 80026b4:	2b30      	cmp	r3, #48	@ 0x30
 80026b6:	d818      	bhi.n	80026ea <UART_SetConfig+0x1ba>
 80026b8:	2b20      	cmp	r3, #32
 80026ba:	d00a      	beq.n	80026d2 <UART_SetConfig+0x1a2>
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d814      	bhi.n	80026ea <UART_SetConfig+0x1ba>
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <UART_SetConfig+0x19a>
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d008      	beq.n	80026da <UART_SetConfig+0x1aa>
 80026c8:	e00f      	b.n	80026ea <UART_SetConfig+0x1ba>
 80026ca:	2300      	movs	r3, #0
 80026cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026d0:	e06d      	b.n	80027ae <UART_SetConfig+0x27e>
 80026d2:	2302      	movs	r3, #2
 80026d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026d8:	e069      	b.n	80027ae <UART_SetConfig+0x27e>
 80026da:	2304      	movs	r3, #4
 80026dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026e0:	e065      	b.n	80027ae <UART_SetConfig+0x27e>
 80026e2:	2308      	movs	r3, #8
 80026e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026e8:	e061      	b.n	80027ae <UART_SetConfig+0x27e>
 80026ea:	2310      	movs	r3, #16
 80026ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026f0:	e05d      	b.n	80027ae <UART_SetConfig+0x27e>
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002824 <UART_SetConfig+0x2f4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d125      	bne.n	8002748 <UART_SetConfig+0x218>
 80026fc:	4b46      	ldr	r3, [pc, #280]	@ (8002818 <UART_SetConfig+0x2e8>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002702:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002706:	2bc0      	cmp	r3, #192	@ 0xc0
 8002708:	d016      	beq.n	8002738 <UART_SetConfig+0x208>
 800270a:	2bc0      	cmp	r3, #192	@ 0xc0
 800270c:	d818      	bhi.n	8002740 <UART_SetConfig+0x210>
 800270e:	2b80      	cmp	r3, #128	@ 0x80
 8002710:	d00a      	beq.n	8002728 <UART_SetConfig+0x1f8>
 8002712:	2b80      	cmp	r3, #128	@ 0x80
 8002714:	d814      	bhi.n	8002740 <UART_SetConfig+0x210>
 8002716:	2b00      	cmp	r3, #0
 8002718:	d002      	beq.n	8002720 <UART_SetConfig+0x1f0>
 800271a:	2b40      	cmp	r3, #64	@ 0x40
 800271c:	d008      	beq.n	8002730 <UART_SetConfig+0x200>
 800271e:	e00f      	b.n	8002740 <UART_SetConfig+0x210>
 8002720:	2300      	movs	r3, #0
 8002722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002726:	e042      	b.n	80027ae <UART_SetConfig+0x27e>
 8002728:	2302      	movs	r3, #2
 800272a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800272e:	e03e      	b.n	80027ae <UART_SetConfig+0x27e>
 8002730:	2304      	movs	r3, #4
 8002732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002736:	e03a      	b.n	80027ae <UART_SetConfig+0x27e>
 8002738:	2308      	movs	r3, #8
 800273a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800273e:	e036      	b.n	80027ae <UART_SetConfig+0x27e>
 8002740:	2310      	movs	r3, #16
 8002742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002746:	e032      	b.n	80027ae <UART_SetConfig+0x27e>
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a30      	ldr	r2, [pc, #192]	@ (8002810 <UART_SetConfig+0x2e0>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d12a      	bne.n	80027a8 <UART_SetConfig+0x278>
 8002752:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <UART_SetConfig+0x2e8>)
 8002754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002758:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800275c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002760:	d01a      	beq.n	8002798 <UART_SetConfig+0x268>
 8002762:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002766:	d81b      	bhi.n	80027a0 <UART_SetConfig+0x270>
 8002768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800276c:	d00c      	beq.n	8002788 <UART_SetConfig+0x258>
 800276e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002772:	d815      	bhi.n	80027a0 <UART_SetConfig+0x270>
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <UART_SetConfig+0x250>
 8002778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800277c:	d008      	beq.n	8002790 <UART_SetConfig+0x260>
 800277e:	e00f      	b.n	80027a0 <UART_SetConfig+0x270>
 8002780:	2300      	movs	r3, #0
 8002782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002786:	e012      	b.n	80027ae <UART_SetConfig+0x27e>
 8002788:	2302      	movs	r3, #2
 800278a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800278e:	e00e      	b.n	80027ae <UART_SetConfig+0x27e>
 8002790:	2304      	movs	r3, #4
 8002792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002796:	e00a      	b.n	80027ae <UART_SetConfig+0x27e>
 8002798:	2308      	movs	r3, #8
 800279a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800279e:	e006      	b.n	80027ae <UART_SetConfig+0x27e>
 80027a0:	2310      	movs	r3, #16
 80027a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027a6:	e002      	b.n	80027ae <UART_SetConfig+0x27e>
 80027a8:	2310      	movs	r3, #16
 80027aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a17      	ldr	r2, [pc, #92]	@ (8002810 <UART_SetConfig+0x2e0>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	f040 80a8 	bne.w	800290a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80027ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d834      	bhi.n	800282c <UART_SetConfig+0x2fc>
 80027c2:	a201      	add	r2, pc, #4	@ (adr r2, 80027c8 <UART_SetConfig+0x298>)
 80027c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c8:	080027ed 	.word	0x080027ed
 80027cc:	0800282d 	.word	0x0800282d
 80027d0:	080027f5 	.word	0x080027f5
 80027d4:	0800282d 	.word	0x0800282d
 80027d8:	080027fb 	.word	0x080027fb
 80027dc:	0800282d 	.word	0x0800282d
 80027e0:	0800282d 	.word	0x0800282d
 80027e4:	0800282d 	.word	0x0800282d
 80027e8:	08002803 	.word	0x08002803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027ec:	f7ff faa2 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 80027f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80027f2:	e021      	b.n	8002838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002828 <UART_SetConfig+0x2f8>)
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80027f8:	e01e      	b.n	8002838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027fa:	f7ff fa2d 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80027fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002800:	e01a      	b.n	8002838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002806:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002808:	e016      	b.n	8002838 <UART_SetConfig+0x308>
 800280a:	bf00      	nop
 800280c:	cfff69f3 	.word	0xcfff69f3
 8002810:	40008000 	.word	0x40008000
 8002814:	40013800 	.word	0x40013800
 8002818:	40021000 	.word	0x40021000
 800281c:	40004400 	.word	0x40004400
 8002820:	40004800 	.word	0x40004800
 8002824:	40004c00 	.word	0x40004c00
 8002828:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002836:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 812a 	beq.w	8002a94 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	4a9e      	ldr	r2, [pc, #632]	@ (8002ac0 <UART_SetConfig+0x590>)
 8002846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800284a:	461a      	mov	r2, r3
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002852:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	4413      	add	r3, r2
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	429a      	cmp	r2, r3
 8002862:	d305      	bcc.n	8002870 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	429a      	cmp	r2, r3
 800286e:	d903      	bls.n	8002878 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002876:	e10d      	b.n	8002a94 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	2200      	movs	r2, #0
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	60fa      	str	r2, [r7, #12]
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	4a8e      	ldr	r2, [pc, #568]	@ (8002ac0 <UART_SetConfig+0x590>)
 8002886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800288a:	b29b      	uxth	r3, r3
 800288c:	2200      	movs	r2, #0
 800288e:	603b      	str	r3, [r7, #0]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002896:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800289a:	f7fd fd11 	bl	80002c0 <__aeabi_uldivmod>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4610      	mov	r0, r2
 80028a4:	4619      	mov	r1, r3
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	f04f 0300 	mov.w	r3, #0
 80028ae:	020b      	lsls	r3, r1, #8
 80028b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80028b4:	0202      	lsls	r2, r0, #8
 80028b6:	6979      	ldr	r1, [r7, #20]
 80028b8:	6849      	ldr	r1, [r1, #4]
 80028ba:	0849      	lsrs	r1, r1, #1
 80028bc:	2000      	movs	r0, #0
 80028be:	460c      	mov	r4, r1
 80028c0:	4605      	mov	r5, r0
 80028c2:	eb12 0804 	adds.w	r8, r2, r4
 80028c6:	eb43 0905 	adc.w	r9, r3, r5
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	469a      	mov	sl, r3
 80028d2:	4693      	mov	fp, r2
 80028d4:	4652      	mov	r2, sl
 80028d6:	465b      	mov	r3, fp
 80028d8:	4640      	mov	r0, r8
 80028da:	4649      	mov	r1, r9
 80028dc:	f7fd fcf0 	bl	80002c0 <__aeabi_uldivmod>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4613      	mov	r3, r2
 80028e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80028e8:	6a3b      	ldr	r3, [r7, #32]
 80028ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80028ee:	d308      	bcc.n	8002902 <UART_SetConfig+0x3d2>
 80028f0:	6a3b      	ldr	r3, [r7, #32]
 80028f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028f6:	d204      	bcs.n	8002902 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6a3a      	ldr	r2, [r7, #32]
 80028fe:	60da      	str	r2, [r3, #12]
 8002900:	e0c8      	b.n	8002a94 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002908:	e0c4      	b.n	8002a94 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002912:	d167      	bne.n	80029e4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002914:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002918:	2b08      	cmp	r3, #8
 800291a:	d828      	bhi.n	800296e <UART_SetConfig+0x43e>
 800291c:	a201      	add	r2, pc, #4	@ (adr r2, 8002924 <UART_SetConfig+0x3f4>)
 800291e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002922:	bf00      	nop
 8002924:	08002949 	.word	0x08002949
 8002928:	08002951 	.word	0x08002951
 800292c:	08002959 	.word	0x08002959
 8002930:	0800296f 	.word	0x0800296f
 8002934:	0800295f 	.word	0x0800295f
 8002938:	0800296f 	.word	0x0800296f
 800293c:	0800296f 	.word	0x0800296f
 8002940:	0800296f 	.word	0x0800296f
 8002944:	08002967 	.word	0x08002967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002948:	f7ff f9f4 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 800294c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800294e:	e014      	b.n	800297a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002950:	f7ff fa06 	bl	8001d60 <HAL_RCC_GetPCLK2Freq>
 8002954:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002956:	e010      	b.n	800297a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002958:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac4 <UART_SetConfig+0x594>)
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800295c:	e00d      	b.n	800297a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800295e:	f7ff f97b 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8002962:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002964:	e009      	b.n	800297a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800296c:	e005      	b.n	800297a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002978:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 8089 	beq.w	8002a94 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	4a4e      	ldr	r2, [pc, #312]	@ (8002ac0 <UART_SetConfig+0x590>)
 8002988:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800298c:	461a      	mov	r2, r3
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	fbb3 f3f2 	udiv	r3, r3, r2
 8002994:	005a      	lsls	r2, r3, #1
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	085b      	lsrs	r3, r3, #1
 800299c:	441a      	add	r2, r3
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	2b0f      	cmp	r3, #15
 80029ac:	d916      	bls.n	80029dc <UART_SetConfig+0x4ac>
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b4:	d212      	bcs.n	80029dc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	f023 030f 	bic.w	r3, r3, #15
 80029be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	8bfb      	ldrh	r3, [r7, #30]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	8bfa      	ldrh	r2, [r7, #30]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	e05b      	b.n	8002a94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80029e2:	e057      	b.n	8002a94 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80029e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d828      	bhi.n	8002a3e <UART_SetConfig+0x50e>
 80029ec:	a201      	add	r2, pc, #4	@ (adr r2, 80029f4 <UART_SetConfig+0x4c4>)
 80029ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f2:	bf00      	nop
 80029f4:	08002a19 	.word	0x08002a19
 80029f8:	08002a21 	.word	0x08002a21
 80029fc:	08002a29 	.word	0x08002a29
 8002a00:	08002a3f 	.word	0x08002a3f
 8002a04:	08002a2f 	.word	0x08002a2f
 8002a08:	08002a3f 	.word	0x08002a3f
 8002a0c:	08002a3f 	.word	0x08002a3f
 8002a10:	08002a3f 	.word	0x08002a3f
 8002a14:	08002a37 	.word	0x08002a37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a18:	f7ff f98c 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 8002a1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a1e:	e014      	b.n	8002a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a20:	f7ff f99e 	bl	8001d60 <HAL_RCC_GetPCLK2Freq>
 8002a24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a26:	e010      	b.n	8002a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a28:	4b26      	ldr	r3, [pc, #152]	@ (8002ac4 <UART_SetConfig+0x594>)
 8002a2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a2c:	e00d      	b.n	8002a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a2e:	f7ff f913 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8002a32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a34:	e009      	b.n	8002a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a3c:	e005      	b.n	8002a4a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002a48:	bf00      	nop
    }

    if (pclk != 0U)
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d021      	beq.n	8002a94 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a54:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac0 <UART_SetConfig+0x590>)
 8002a56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	085b      	lsrs	r3, r3, #1
 8002a68:	441a      	add	r2, r3
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	2b0f      	cmp	r3, #15
 8002a78:	d909      	bls.n	8002a8e <UART_SetConfig+0x55e>
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a80:	d205      	bcs.n	8002a8e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a82:	6a3b      	ldr	r3, [r7, #32]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	60da      	str	r2, [r3, #12]
 8002a8c:	e002      	b.n	8002a94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2200      	movs	r2, #0
 8002aae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002ab0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3730      	adds	r7, #48	@ 0x30
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002abe:	bf00      	nop
 8002ac0:	08003fe0 	.word	0x08003fe0
 8002ac4:	00f42400 	.word	0x00f42400

08002ac8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00a      	beq.n	8002af2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00a      	beq.n	8002b7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7e:	f003 0320 	and.w	r3, r3, #32
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01a      	beq.n	8002bde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bc6:	d10a      	bne.n	8002bde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00a      	beq.n	8002c00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	605a      	str	r2, [r3, #4]
  }
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b098      	sub	sp, #96	@ 0x60
 8002c10:	af02      	add	r7, sp, #8
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c1c:	f7fe f890 	bl	8000d40 <HAL_GetTick>
 8002c20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d12f      	bne.n	8002c90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f88e 	bl	8002d60 <UART_WaitOnFlagUntilTimeout>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d022      	beq.n	8002c90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c52:	e853 3f00 	ldrex	r3, [r3]
 8002c56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	461a      	mov	r2, r3
 8002c66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c6a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c70:	e841 2300 	strex	r3, r2, [r1]
 8002c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1e6      	bne.n	8002c4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e063      	b.n	8002d58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d149      	bne.n	8002d32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 f857 	bl	8002d60 <UART_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d03c      	beq.n	8002d32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	e853 3f00 	ldrex	r3, [r3]
 8002cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cde:	e841 2300 	strex	r3, r2, [r1]
 8002ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1e6      	bne.n	8002cb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3308      	adds	r3, #8
 8002cf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	e853 3f00 	ldrex	r3, [r3]
 8002cf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f023 0301 	bic.w	r3, r3, #1
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	3308      	adds	r3, #8
 8002d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d0a:	61fa      	str	r2, [r7, #28]
 8002d0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d0e:	69b9      	ldr	r1, [r7, #24]
 8002d10:	69fa      	ldr	r2, [r7, #28]
 8002d12:	e841 2300 	strex	r3, r2, [r1]
 8002d16:	617b      	str	r3, [r7, #20]
   return(result);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1e5      	bne.n	8002cea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e012      	b.n	8002d58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2220      	movs	r2, #32
 8002d36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3758      	adds	r7, #88	@ 0x58
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d70:	e04f      	b.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d78:	d04b      	beq.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7a:	f7fd ffe1 	bl	8000d40 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d302      	bcc.n	8002d90 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e04e      	b.n	8002e32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d037      	beq.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b80      	cmp	r3, #128	@ 0x80
 8002da6:	d034      	beq.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	2b40      	cmp	r3, #64	@ 0x40
 8002dac:	d031      	beq.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d110      	bne.n	8002dde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f838 	bl	8002e3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2208      	movs	r2, #8
 8002dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e029      	b.n	8002e32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002de8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dec:	d111      	bne.n	8002e12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002df6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 f81e 	bl	8002e3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e00f      	b.n	8002e32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	bf0c      	ite	eq
 8002e22:	2301      	moveq	r3, #1
 8002e24:	2300      	movne	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d0a0      	beq.n	8002d72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b095      	sub	sp, #84	@ 0x54
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4a:	e853 3f00 	ldrex	r3, [r3]
 8002e4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e60:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e68:	e841 2300 	strex	r3, r2, [r1]
 8002e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1e6      	bne.n	8002e42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	3308      	adds	r3, #8
 8002e7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	e853 3f00 	ldrex	r3, [r3]
 8002e82:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e8a:	f023 0301 	bic.w	r3, r3, #1
 8002e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	3308      	adds	r3, #8
 8002e96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea0:	e841 2300 	strex	r3, r2, [r1]
 8002ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e3      	bne.n	8002e74 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d118      	bne.n	8002ee6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	e853 3f00 	ldrex	r3, [r3]
 8002ec0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	f023 0310 	bic.w	r3, r3, #16
 8002ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ed2:	61bb      	str	r3, [r7, #24]
 8002ed4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed6:	6979      	ldr	r1, [r7, #20]
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	e841 2300 	strex	r3, r2, [r1]
 8002ede:	613b      	str	r3, [r7, #16]
   return(result);
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1e6      	bne.n	8002eb4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002efa:	bf00      	nop
 8002efc:	3754      	adds	r7, #84	@ 0x54
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b085      	sub	sp, #20
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_UARTEx_DisableFifoMode+0x16>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e027      	b.n	8002f6c <HAL_UARTEx_DisableFifoMode+0x66>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2224      	movs	r2, #36	@ 0x24
 8002f28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002f4a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e02d      	b.n	8002fec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2224      	movs	r2, #36	@ 0x24
 8002f9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0201 	bic.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f84f 	bl	8003070 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003008:	2302      	movs	r3, #2
 800300a:	e02d      	b.n	8003068 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2224      	movs	r2, #36	@ 0x24
 8003018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 f811 	bl	8003070 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2220      	movs	r2, #32
 800305a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800307c:	2b00      	cmp	r3, #0
 800307e:	d108      	bne.n	8003092 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003090:	e031      	b.n	80030f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003092:	2308      	movs	r3, #8
 8003094:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003096:	2308      	movs	r3, #8
 8003098:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	0e5b      	lsrs	r3, r3, #25
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	0f5b      	lsrs	r3, r3, #29
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030ba:	7bbb      	ldrb	r3, [r7, #14]
 80030bc:	7b3a      	ldrb	r2, [r7, #12]
 80030be:	4911      	ldr	r1, [pc, #68]	@ (8003104 <UARTEx_SetNbDataToProcess+0x94>)
 80030c0:	5c8a      	ldrb	r2, [r1, r2]
 80030c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80030c6:	7b3a      	ldrb	r2, [r7, #12]
 80030c8:	490f      	ldr	r1, [pc, #60]	@ (8003108 <UARTEx_SetNbDataToProcess+0x98>)
 80030ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	7b7a      	ldrb	r2, [r7, #13]
 80030dc:	4909      	ldr	r1, [pc, #36]	@ (8003104 <UARTEx_SetNbDataToProcess+0x94>)
 80030de:	5c8a      	ldrb	r2, [r1, r2]
 80030e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80030e4:	7b7a      	ldrb	r2, [r7, #13]
 80030e6:	4908      	ldr	r1, [pc, #32]	@ (8003108 <UARTEx_SetNbDataToProcess+0x98>)
 80030e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80030ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80030f6:	bf00      	nop
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	08003ff8 	.word	0x08003ff8
 8003108:	08004000 	.word	0x08004000

0800310c <std>:
 800310c:	2300      	movs	r3, #0
 800310e:	b510      	push	{r4, lr}
 8003110:	4604      	mov	r4, r0
 8003112:	e9c0 3300 	strd	r3, r3, [r0]
 8003116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800311a:	6083      	str	r3, [r0, #8]
 800311c:	8181      	strh	r1, [r0, #12]
 800311e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003120:	81c2      	strh	r2, [r0, #14]
 8003122:	6183      	str	r3, [r0, #24]
 8003124:	4619      	mov	r1, r3
 8003126:	2208      	movs	r2, #8
 8003128:	305c      	adds	r0, #92	@ 0x5c
 800312a:	f000 f906 	bl	800333a <memset>
 800312e:	4b0d      	ldr	r3, [pc, #52]	@ (8003164 <std+0x58>)
 8003130:	6263      	str	r3, [r4, #36]	@ 0x24
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <std+0x5c>)
 8003134:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003136:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <std+0x60>)
 8003138:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800313a:	4b0d      	ldr	r3, [pc, #52]	@ (8003170 <std+0x64>)
 800313c:	6323      	str	r3, [r4, #48]	@ 0x30
 800313e:	4b0d      	ldr	r3, [pc, #52]	@ (8003174 <std+0x68>)
 8003140:	6224      	str	r4, [r4, #32]
 8003142:	429c      	cmp	r4, r3
 8003144:	d006      	beq.n	8003154 <std+0x48>
 8003146:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800314a:	4294      	cmp	r4, r2
 800314c:	d002      	beq.n	8003154 <std+0x48>
 800314e:	33d0      	adds	r3, #208	@ 0xd0
 8003150:	429c      	cmp	r4, r3
 8003152:	d105      	bne.n	8003160 <std+0x54>
 8003154:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800315c:	f000 b966 	b.w	800342c <__retarget_lock_init_recursive>
 8003160:	bd10      	pop	{r4, pc}
 8003162:	bf00      	nop
 8003164:	080032b5 	.word	0x080032b5
 8003168:	080032d7 	.word	0x080032d7
 800316c:	0800330f 	.word	0x0800330f
 8003170:	08003333 	.word	0x08003333
 8003174:	20000148 	.word	0x20000148

08003178 <stdio_exit_handler>:
 8003178:	4a02      	ldr	r2, [pc, #8]	@ (8003184 <stdio_exit_handler+0xc>)
 800317a:	4903      	ldr	r1, [pc, #12]	@ (8003188 <stdio_exit_handler+0x10>)
 800317c:	4803      	ldr	r0, [pc, #12]	@ (800318c <stdio_exit_handler+0x14>)
 800317e:	f000 b869 	b.w	8003254 <_fwalk_sglue>
 8003182:	bf00      	nop
 8003184:	2000000c 	.word	0x2000000c
 8003188:	08003ccd 	.word	0x08003ccd
 800318c:	2000001c 	.word	0x2000001c

08003190 <cleanup_stdio>:
 8003190:	6841      	ldr	r1, [r0, #4]
 8003192:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <cleanup_stdio+0x34>)
 8003194:	4299      	cmp	r1, r3
 8003196:	b510      	push	{r4, lr}
 8003198:	4604      	mov	r4, r0
 800319a:	d001      	beq.n	80031a0 <cleanup_stdio+0x10>
 800319c:	f000 fd96 	bl	8003ccc <_fflush_r>
 80031a0:	68a1      	ldr	r1, [r4, #8]
 80031a2:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <cleanup_stdio+0x38>)
 80031a4:	4299      	cmp	r1, r3
 80031a6:	d002      	beq.n	80031ae <cleanup_stdio+0x1e>
 80031a8:	4620      	mov	r0, r4
 80031aa:	f000 fd8f 	bl	8003ccc <_fflush_r>
 80031ae:	68e1      	ldr	r1, [r4, #12]
 80031b0:	4b06      	ldr	r3, [pc, #24]	@ (80031cc <cleanup_stdio+0x3c>)
 80031b2:	4299      	cmp	r1, r3
 80031b4:	d004      	beq.n	80031c0 <cleanup_stdio+0x30>
 80031b6:	4620      	mov	r0, r4
 80031b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031bc:	f000 bd86 	b.w	8003ccc <_fflush_r>
 80031c0:	bd10      	pop	{r4, pc}
 80031c2:	bf00      	nop
 80031c4:	20000148 	.word	0x20000148
 80031c8:	200001b0 	.word	0x200001b0
 80031cc:	20000218 	.word	0x20000218

080031d0 <global_stdio_init.part.0>:
 80031d0:	b510      	push	{r4, lr}
 80031d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003200 <global_stdio_init.part.0+0x30>)
 80031d4:	4c0b      	ldr	r4, [pc, #44]	@ (8003204 <global_stdio_init.part.0+0x34>)
 80031d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003208 <global_stdio_init.part.0+0x38>)
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	4620      	mov	r0, r4
 80031dc:	2200      	movs	r2, #0
 80031de:	2104      	movs	r1, #4
 80031e0:	f7ff ff94 	bl	800310c <std>
 80031e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80031e8:	2201      	movs	r2, #1
 80031ea:	2109      	movs	r1, #9
 80031ec:	f7ff ff8e 	bl	800310c <std>
 80031f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80031f4:	2202      	movs	r2, #2
 80031f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031fa:	2112      	movs	r1, #18
 80031fc:	f7ff bf86 	b.w	800310c <std>
 8003200:	20000280 	.word	0x20000280
 8003204:	20000148 	.word	0x20000148
 8003208:	08003179 	.word	0x08003179

0800320c <__sfp_lock_acquire>:
 800320c:	4801      	ldr	r0, [pc, #4]	@ (8003214 <__sfp_lock_acquire+0x8>)
 800320e:	f000 b90e 	b.w	800342e <__retarget_lock_acquire_recursive>
 8003212:	bf00      	nop
 8003214:	20000289 	.word	0x20000289

08003218 <__sfp_lock_release>:
 8003218:	4801      	ldr	r0, [pc, #4]	@ (8003220 <__sfp_lock_release+0x8>)
 800321a:	f000 b909 	b.w	8003430 <__retarget_lock_release_recursive>
 800321e:	bf00      	nop
 8003220:	20000289 	.word	0x20000289

08003224 <__sinit>:
 8003224:	b510      	push	{r4, lr}
 8003226:	4604      	mov	r4, r0
 8003228:	f7ff fff0 	bl	800320c <__sfp_lock_acquire>
 800322c:	6a23      	ldr	r3, [r4, #32]
 800322e:	b11b      	cbz	r3, 8003238 <__sinit+0x14>
 8003230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003234:	f7ff bff0 	b.w	8003218 <__sfp_lock_release>
 8003238:	4b04      	ldr	r3, [pc, #16]	@ (800324c <__sinit+0x28>)
 800323a:	6223      	str	r3, [r4, #32]
 800323c:	4b04      	ldr	r3, [pc, #16]	@ (8003250 <__sinit+0x2c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1f5      	bne.n	8003230 <__sinit+0xc>
 8003244:	f7ff ffc4 	bl	80031d0 <global_stdio_init.part.0>
 8003248:	e7f2      	b.n	8003230 <__sinit+0xc>
 800324a:	bf00      	nop
 800324c:	08003191 	.word	0x08003191
 8003250:	20000280 	.word	0x20000280

08003254 <_fwalk_sglue>:
 8003254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003258:	4607      	mov	r7, r0
 800325a:	4688      	mov	r8, r1
 800325c:	4614      	mov	r4, r2
 800325e:	2600      	movs	r6, #0
 8003260:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003264:	f1b9 0901 	subs.w	r9, r9, #1
 8003268:	d505      	bpl.n	8003276 <_fwalk_sglue+0x22>
 800326a:	6824      	ldr	r4, [r4, #0]
 800326c:	2c00      	cmp	r4, #0
 800326e:	d1f7      	bne.n	8003260 <_fwalk_sglue+0xc>
 8003270:	4630      	mov	r0, r6
 8003272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003276:	89ab      	ldrh	r3, [r5, #12]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d907      	bls.n	800328c <_fwalk_sglue+0x38>
 800327c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003280:	3301      	adds	r3, #1
 8003282:	d003      	beq.n	800328c <_fwalk_sglue+0x38>
 8003284:	4629      	mov	r1, r5
 8003286:	4638      	mov	r0, r7
 8003288:	47c0      	blx	r8
 800328a:	4306      	orrs	r6, r0
 800328c:	3568      	adds	r5, #104	@ 0x68
 800328e:	e7e9      	b.n	8003264 <_fwalk_sglue+0x10>

08003290 <iprintf>:
 8003290:	b40f      	push	{r0, r1, r2, r3}
 8003292:	b507      	push	{r0, r1, r2, lr}
 8003294:	4906      	ldr	r1, [pc, #24]	@ (80032b0 <iprintf+0x20>)
 8003296:	ab04      	add	r3, sp, #16
 8003298:	6808      	ldr	r0, [r1, #0]
 800329a:	f853 2b04 	ldr.w	r2, [r3], #4
 800329e:	6881      	ldr	r1, [r0, #8]
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	f000 f9e9 	bl	8003678 <_vfiprintf_r>
 80032a6:	b003      	add	sp, #12
 80032a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80032ac:	b004      	add	sp, #16
 80032ae:	4770      	bx	lr
 80032b0:	20000018 	.word	0x20000018

080032b4 <__sread>:
 80032b4:	b510      	push	{r4, lr}
 80032b6:	460c      	mov	r4, r1
 80032b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032bc:	f000 f868 	bl	8003390 <_read_r>
 80032c0:	2800      	cmp	r0, #0
 80032c2:	bfab      	itete	ge
 80032c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032c6:	89a3      	ldrhlt	r3, [r4, #12]
 80032c8:	181b      	addge	r3, r3, r0
 80032ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032ce:	bfac      	ite	ge
 80032d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032d2:	81a3      	strhlt	r3, [r4, #12]
 80032d4:	bd10      	pop	{r4, pc}

080032d6 <__swrite>:
 80032d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032da:	461f      	mov	r7, r3
 80032dc:	898b      	ldrh	r3, [r1, #12]
 80032de:	05db      	lsls	r3, r3, #23
 80032e0:	4605      	mov	r5, r0
 80032e2:	460c      	mov	r4, r1
 80032e4:	4616      	mov	r6, r2
 80032e6:	d505      	bpl.n	80032f4 <__swrite+0x1e>
 80032e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032ec:	2302      	movs	r3, #2
 80032ee:	2200      	movs	r2, #0
 80032f0:	f000 f83c 	bl	800336c <_lseek_r>
 80032f4:	89a3      	ldrh	r3, [r4, #12]
 80032f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032fe:	81a3      	strh	r3, [r4, #12]
 8003300:	4632      	mov	r2, r6
 8003302:	463b      	mov	r3, r7
 8003304:	4628      	mov	r0, r5
 8003306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800330a:	f000 b853 	b.w	80033b4 <_write_r>

0800330e <__sseek>:
 800330e:	b510      	push	{r4, lr}
 8003310:	460c      	mov	r4, r1
 8003312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003316:	f000 f829 	bl	800336c <_lseek_r>
 800331a:	1c43      	adds	r3, r0, #1
 800331c:	89a3      	ldrh	r3, [r4, #12]
 800331e:	bf15      	itete	ne
 8003320:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003322:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003326:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800332a:	81a3      	strheq	r3, [r4, #12]
 800332c:	bf18      	it	ne
 800332e:	81a3      	strhne	r3, [r4, #12]
 8003330:	bd10      	pop	{r4, pc}

08003332 <__sclose>:
 8003332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003336:	f000 b809 	b.w	800334c <_close_r>

0800333a <memset>:
 800333a:	4402      	add	r2, r0
 800333c:	4603      	mov	r3, r0
 800333e:	4293      	cmp	r3, r2
 8003340:	d100      	bne.n	8003344 <memset+0xa>
 8003342:	4770      	bx	lr
 8003344:	f803 1b01 	strb.w	r1, [r3], #1
 8003348:	e7f9      	b.n	800333e <memset+0x4>
	...

0800334c <_close_r>:
 800334c:	b538      	push	{r3, r4, r5, lr}
 800334e:	4d06      	ldr	r5, [pc, #24]	@ (8003368 <_close_r+0x1c>)
 8003350:	2300      	movs	r3, #0
 8003352:	4604      	mov	r4, r0
 8003354:	4608      	mov	r0, r1
 8003356:	602b      	str	r3, [r5, #0]
 8003358:	f7fd fbe8 	bl	8000b2c <_close>
 800335c:	1c43      	adds	r3, r0, #1
 800335e:	d102      	bne.n	8003366 <_close_r+0x1a>
 8003360:	682b      	ldr	r3, [r5, #0]
 8003362:	b103      	cbz	r3, 8003366 <_close_r+0x1a>
 8003364:	6023      	str	r3, [r4, #0]
 8003366:	bd38      	pop	{r3, r4, r5, pc}
 8003368:	20000284 	.word	0x20000284

0800336c <_lseek_r>:
 800336c:	b538      	push	{r3, r4, r5, lr}
 800336e:	4d07      	ldr	r5, [pc, #28]	@ (800338c <_lseek_r+0x20>)
 8003370:	4604      	mov	r4, r0
 8003372:	4608      	mov	r0, r1
 8003374:	4611      	mov	r1, r2
 8003376:	2200      	movs	r2, #0
 8003378:	602a      	str	r2, [r5, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	f7fd fbfd 	bl	8000b7a <_lseek>
 8003380:	1c43      	adds	r3, r0, #1
 8003382:	d102      	bne.n	800338a <_lseek_r+0x1e>
 8003384:	682b      	ldr	r3, [r5, #0]
 8003386:	b103      	cbz	r3, 800338a <_lseek_r+0x1e>
 8003388:	6023      	str	r3, [r4, #0]
 800338a:	bd38      	pop	{r3, r4, r5, pc}
 800338c:	20000284 	.word	0x20000284

08003390 <_read_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4d07      	ldr	r5, [pc, #28]	@ (80033b0 <_read_r+0x20>)
 8003394:	4604      	mov	r4, r0
 8003396:	4608      	mov	r0, r1
 8003398:	4611      	mov	r1, r2
 800339a:	2200      	movs	r2, #0
 800339c:	602a      	str	r2, [r5, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	f7fd fba7 	bl	8000af2 <_read>
 80033a4:	1c43      	adds	r3, r0, #1
 80033a6:	d102      	bne.n	80033ae <_read_r+0x1e>
 80033a8:	682b      	ldr	r3, [r5, #0]
 80033aa:	b103      	cbz	r3, 80033ae <_read_r+0x1e>
 80033ac:	6023      	str	r3, [r4, #0]
 80033ae:	bd38      	pop	{r3, r4, r5, pc}
 80033b0:	20000284 	.word	0x20000284

080033b4 <_write_r>:
 80033b4:	b538      	push	{r3, r4, r5, lr}
 80033b6:	4d07      	ldr	r5, [pc, #28]	@ (80033d4 <_write_r+0x20>)
 80033b8:	4604      	mov	r4, r0
 80033ba:	4608      	mov	r0, r1
 80033bc:	4611      	mov	r1, r2
 80033be:	2200      	movs	r2, #0
 80033c0:	602a      	str	r2, [r5, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	f7fd f91b 	bl	80005fe <_write>
 80033c8:	1c43      	adds	r3, r0, #1
 80033ca:	d102      	bne.n	80033d2 <_write_r+0x1e>
 80033cc:	682b      	ldr	r3, [r5, #0]
 80033ce:	b103      	cbz	r3, 80033d2 <_write_r+0x1e>
 80033d0:	6023      	str	r3, [r4, #0]
 80033d2:	bd38      	pop	{r3, r4, r5, pc}
 80033d4:	20000284 	.word	0x20000284

080033d8 <__errno>:
 80033d8:	4b01      	ldr	r3, [pc, #4]	@ (80033e0 <__errno+0x8>)
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	20000018 	.word	0x20000018

080033e4 <__libc_init_array>:
 80033e4:	b570      	push	{r4, r5, r6, lr}
 80033e6:	4d0d      	ldr	r5, [pc, #52]	@ (800341c <__libc_init_array+0x38>)
 80033e8:	4c0d      	ldr	r4, [pc, #52]	@ (8003420 <__libc_init_array+0x3c>)
 80033ea:	1b64      	subs	r4, r4, r5
 80033ec:	10a4      	asrs	r4, r4, #2
 80033ee:	2600      	movs	r6, #0
 80033f0:	42a6      	cmp	r6, r4
 80033f2:	d109      	bne.n	8003408 <__libc_init_array+0x24>
 80033f4:	4d0b      	ldr	r5, [pc, #44]	@ (8003424 <__libc_init_array+0x40>)
 80033f6:	4c0c      	ldr	r4, [pc, #48]	@ (8003428 <__libc_init_array+0x44>)
 80033f8:	f000 fdb8 	bl	8003f6c <_init>
 80033fc:	1b64      	subs	r4, r4, r5
 80033fe:	10a4      	asrs	r4, r4, #2
 8003400:	2600      	movs	r6, #0
 8003402:	42a6      	cmp	r6, r4
 8003404:	d105      	bne.n	8003412 <__libc_init_array+0x2e>
 8003406:	bd70      	pop	{r4, r5, r6, pc}
 8003408:	f855 3b04 	ldr.w	r3, [r5], #4
 800340c:	4798      	blx	r3
 800340e:	3601      	adds	r6, #1
 8003410:	e7ee      	b.n	80033f0 <__libc_init_array+0xc>
 8003412:	f855 3b04 	ldr.w	r3, [r5], #4
 8003416:	4798      	blx	r3
 8003418:	3601      	adds	r6, #1
 800341a:	e7f2      	b.n	8003402 <__libc_init_array+0x1e>
 800341c:	08004044 	.word	0x08004044
 8003420:	08004044 	.word	0x08004044
 8003424:	08004044 	.word	0x08004044
 8003428:	08004048 	.word	0x08004048

0800342c <__retarget_lock_init_recursive>:
 800342c:	4770      	bx	lr

0800342e <__retarget_lock_acquire_recursive>:
 800342e:	4770      	bx	lr

08003430 <__retarget_lock_release_recursive>:
 8003430:	4770      	bx	lr
	...

08003434 <_free_r>:
 8003434:	b538      	push	{r3, r4, r5, lr}
 8003436:	4605      	mov	r5, r0
 8003438:	2900      	cmp	r1, #0
 800343a:	d041      	beq.n	80034c0 <_free_r+0x8c>
 800343c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003440:	1f0c      	subs	r4, r1, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	bfb8      	it	lt
 8003446:	18e4      	addlt	r4, r4, r3
 8003448:	f000 f8e0 	bl	800360c <__malloc_lock>
 800344c:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <_free_r+0x90>)
 800344e:	6813      	ldr	r3, [r2, #0]
 8003450:	b933      	cbnz	r3, 8003460 <_free_r+0x2c>
 8003452:	6063      	str	r3, [r4, #4]
 8003454:	6014      	str	r4, [r2, #0]
 8003456:	4628      	mov	r0, r5
 8003458:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800345c:	f000 b8dc 	b.w	8003618 <__malloc_unlock>
 8003460:	42a3      	cmp	r3, r4
 8003462:	d908      	bls.n	8003476 <_free_r+0x42>
 8003464:	6820      	ldr	r0, [r4, #0]
 8003466:	1821      	adds	r1, r4, r0
 8003468:	428b      	cmp	r3, r1
 800346a:	bf01      	itttt	eq
 800346c:	6819      	ldreq	r1, [r3, #0]
 800346e:	685b      	ldreq	r3, [r3, #4]
 8003470:	1809      	addeq	r1, r1, r0
 8003472:	6021      	streq	r1, [r4, #0]
 8003474:	e7ed      	b.n	8003452 <_free_r+0x1e>
 8003476:	461a      	mov	r2, r3
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	b10b      	cbz	r3, 8003480 <_free_r+0x4c>
 800347c:	42a3      	cmp	r3, r4
 800347e:	d9fa      	bls.n	8003476 <_free_r+0x42>
 8003480:	6811      	ldr	r1, [r2, #0]
 8003482:	1850      	adds	r0, r2, r1
 8003484:	42a0      	cmp	r0, r4
 8003486:	d10b      	bne.n	80034a0 <_free_r+0x6c>
 8003488:	6820      	ldr	r0, [r4, #0]
 800348a:	4401      	add	r1, r0
 800348c:	1850      	adds	r0, r2, r1
 800348e:	4283      	cmp	r3, r0
 8003490:	6011      	str	r1, [r2, #0]
 8003492:	d1e0      	bne.n	8003456 <_free_r+0x22>
 8003494:	6818      	ldr	r0, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	6053      	str	r3, [r2, #4]
 800349a:	4408      	add	r0, r1
 800349c:	6010      	str	r0, [r2, #0]
 800349e:	e7da      	b.n	8003456 <_free_r+0x22>
 80034a0:	d902      	bls.n	80034a8 <_free_r+0x74>
 80034a2:	230c      	movs	r3, #12
 80034a4:	602b      	str	r3, [r5, #0]
 80034a6:	e7d6      	b.n	8003456 <_free_r+0x22>
 80034a8:	6820      	ldr	r0, [r4, #0]
 80034aa:	1821      	adds	r1, r4, r0
 80034ac:	428b      	cmp	r3, r1
 80034ae:	bf04      	itt	eq
 80034b0:	6819      	ldreq	r1, [r3, #0]
 80034b2:	685b      	ldreq	r3, [r3, #4]
 80034b4:	6063      	str	r3, [r4, #4]
 80034b6:	bf04      	itt	eq
 80034b8:	1809      	addeq	r1, r1, r0
 80034ba:	6021      	streq	r1, [r4, #0]
 80034bc:	6054      	str	r4, [r2, #4]
 80034be:	e7ca      	b.n	8003456 <_free_r+0x22>
 80034c0:	bd38      	pop	{r3, r4, r5, pc}
 80034c2:	bf00      	nop
 80034c4:	20000290 	.word	0x20000290

080034c8 <sbrk_aligned>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003508 <sbrk_aligned+0x40>)
 80034cc:	460c      	mov	r4, r1
 80034ce:	6831      	ldr	r1, [r6, #0]
 80034d0:	4605      	mov	r5, r0
 80034d2:	b911      	cbnz	r1, 80034da <sbrk_aligned+0x12>
 80034d4:	f000 fcb6 	bl	8003e44 <_sbrk_r>
 80034d8:	6030      	str	r0, [r6, #0]
 80034da:	4621      	mov	r1, r4
 80034dc:	4628      	mov	r0, r5
 80034de:	f000 fcb1 	bl	8003e44 <_sbrk_r>
 80034e2:	1c43      	adds	r3, r0, #1
 80034e4:	d103      	bne.n	80034ee <sbrk_aligned+0x26>
 80034e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80034ea:	4620      	mov	r0, r4
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	1cc4      	adds	r4, r0, #3
 80034f0:	f024 0403 	bic.w	r4, r4, #3
 80034f4:	42a0      	cmp	r0, r4
 80034f6:	d0f8      	beq.n	80034ea <sbrk_aligned+0x22>
 80034f8:	1a21      	subs	r1, r4, r0
 80034fa:	4628      	mov	r0, r5
 80034fc:	f000 fca2 	bl	8003e44 <_sbrk_r>
 8003500:	3001      	adds	r0, #1
 8003502:	d1f2      	bne.n	80034ea <sbrk_aligned+0x22>
 8003504:	e7ef      	b.n	80034e6 <sbrk_aligned+0x1e>
 8003506:	bf00      	nop
 8003508:	2000028c 	.word	0x2000028c

0800350c <_malloc_r>:
 800350c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003510:	1ccd      	adds	r5, r1, #3
 8003512:	f025 0503 	bic.w	r5, r5, #3
 8003516:	3508      	adds	r5, #8
 8003518:	2d0c      	cmp	r5, #12
 800351a:	bf38      	it	cc
 800351c:	250c      	movcc	r5, #12
 800351e:	2d00      	cmp	r5, #0
 8003520:	4606      	mov	r6, r0
 8003522:	db01      	blt.n	8003528 <_malloc_r+0x1c>
 8003524:	42a9      	cmp	r1, r5
 8003526:	d904      	bls.n	8003532 <_malloc_r+0x26>
 8003528:	230c      	movs	r3, #12
 800352a:	6033      	str	r3, [r6, #0]
 800352c:	2000      	movs	r0, #0
 800352e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003532:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003608 <_malloc_r+0xfc>
 8003536:	f000 f869 	bl	800360c <__malloc_lock>
 800353a:	f8d8 3000 	ldr.w	r3, [r8]
 800353e:	461c      	mov	r4, r3
 8003540:	bb44      	cbnz	r4, 8003594 <_malloc_r+0x88>
 8003542:	4629      	mov	r1, r5
 8003544:	4630      	mov	r0, r6
 8003546:	f7ff ffbf 	bl	80034c8 <sbrk_aligned>
 800354a:	1c43      	adds	r3, r0, #1
 800354c:	4604      	mov	r4, r0
 800354e:	d158      	bne.n	8003602 <_malloc_r+0xf6>
 8003550:	f8d8 4000 	ldr.w	r4, [r8]
 8003554:	4627      	mov	r7, r4
 8003556:	2f00      	cmp	r7, #0
 8003558:	d143      	bne.n	80035e2 <_malloc_r+0xd6>
 800355a:	2c00      	cmp	r4, #0
 800355c:	d04b      	beq.n	80035f6 <_malloc_r+0xea>
 800355e:	6823      	ldr	r3, [r4, #0]
 8003560:	4639      	mov	r1, r7
 8003562:	4630      	mov	r0, r6
 8003564:	eb04 0903 	add.w	r9, r4, r3
 8003568:	f000 fc6c 	bl	8003e44 <_sbrk_r>
 800356c:	4581      	cmp	r9, r0
 800356e:	d142      	bne.n	80035f6 <_malloc_r+0xea>
 8003570:	6821      	ldr	r1, [r4, #0]
 8003572:	1a6d      	subs	r5, r5, r1
 8003574:	4629      	mov	r1, r5
 8003576:	4630      	mov	r0, r6
 8003578:	f7ff ffa6 	bl	80034c8 <sbrk_aligned>
 800357c:	3001      	adds	r0, #1
 800357e:	d03a      	beq.n	80035f6 <_malloc_r+0xea>
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	442b      	add	r3, r5
 8003584:	6023      	str	r3, [r4, #0]
 8003586:	f8d8 3000 	ldr.w	r3, [r8]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	bb62      	cbnz	r2, 80035e8 <_malloc_r+0xdc>
 800358e:	f8c8 7000 	str.w	r7, [r8]
 8003592:	e00f      	b.n	80035b4 <_malloc_r+0xa8>
 8003594:	6822      	ldr	r2, [r4, #0]
 8003596:	1b52      	subs	r2, r2, r5
 8003598:	d420      	bmi.n	80035dc <_malloc_r+0xd0>
 800359a:	2a0b      	cmp	r2, #11
 800359c:	d917      	bls.n	80035ce <_malloc_r+0xc2>
 800359e:	1961      	adds	r1, r4, r5
 80035a0:	42a3      	cmp	r3, r4
 80035a2:	6025      	str	r5, [r4, #0]
 80035a4:	bf18      	it	ne
 80035a6:	6059      	strne	r1, [r3, #4]
 80035a8:	6863      	ldr	r3, [r4, #4]
 80035aa:	bf08      	it	eq
 80035ac:	f8c8 1000 	streq.w	r1, [r8]
 80035b0:	5162      	str	r2, [r4, r5]
 80035b2:	604b      	str	r3, [r1, #4]
 80035b4:	4630      	mov	r0, r6
 80035b6:	f000 f82f 	bl	8003618 <__malloc_unlock>
 80035ba:	f104 000b 	add.w	r0, r4, #11
 80035be:	1d23      	adds	r3, r4, #4
 80035c0:	f020 0007 	bic.w	r0, r0, #7
 80035c4:	1ac2      	subs	r2, r0, r3
 80035c6:	bf1c      	itt	ne
 80035c8:	1a1b      	subne	r3, r3, r0
 80035ca:	50a3      	strne	r3, [r4, r2]
 80035cc:	e7af      	b.n	800352e <_malloc_r+0x22>
 80035ce:	6862      	ldr	r2, [r4, #4]
 80035d0:	42a3      	cmp	r3, r4
 80035d2:	bf0c      	ite	eq
 80035d4:	f8c8 2000 	streq.w	r2, [r8]
 80035d8:	605a      	strne	r2, [r3, #4]
 80035da:	e7eb      	b.n	80035b4 <_malloc_r+0xa8>
 80035dc:	4623      	mov	r3, r4
 80035de:	6864      	ldr	r4, [r4, #4]
 80035e0:	e7ae      	b.n	8003540 <_malloc_r+0x34>
 80035e2:	463c      	mov	r4, r7
 80035e4:	687f      	ldr	r7, [r7, #4]
 80035e6:	e7b6      	b.n	8003556 <_malloc_r+0x4a>
 80035e8:	461a      	mov	r2, r3
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	42a3      	cmp	r3, r4
 80035ee:	d1fb      	bne.n	80035e8 <_malloc_r+0xdc>
 80035f0:	2300      	movs	r3, #0
 80035f2:	6053      	str	r3, [r2, #4]
 80035f4:	e7de      	b.n	80035b4 <_malloc_r+0xa8>
 80035f6:	230c      	movs	r3, #12
 80035f8:	6033      	str	r3, [r6, #0]
 80035fa:	4630      	mov	r0, r6
 80035fc:	f000 f80c 	bl	8003618 <__malloc_unlock>
 8003600:	e794      	b.n	800352c <_malloc_r+0x20>
 8003602:	6005      	str	r5, [r0, #0]
 8003604:	e7d6      	b.n	80035b4 <_malloc_r+0xa8>
 8003606:	bf00      	nop
 8003608:	20000290 	.word	0x20000290

0800360c <__malloc_lock>:
 800360c:	4801      	ldr	r0, [pc, #4]	@ (8003614 <__malloc_lock+0x8>)
 800360e:	f7ff bf0e 	b.w	800342e <__retarget_lock_acquire_recursive>
 8003612:	bf00      	nop
 8003614:	20000288 	.word	0x20000288

08003618 <__malloc_unlock>:
 8003618:	4801      	ldr	r0, [pc, #4]	@ (8003620 <__malloc_unlock+0x8>)
 800361a:	f7ff bf09 	b.w	8003430 <__retarget_lock_release_recursive>
 800361e:	bf00      	nop
 8003620:	20000288 	.word	0x20000288

08003624 <__sfputc_r>:
 8003624:	6893      	ldr	r3, [r2, #8]
 8003626:	3b01      	subs	r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	b410      	push	{r4}
 800362c:	6093      	str	r3, [r2, #8]
 800362e:	da08      	bge.n	8003642 <__sfputc_r+0x1e>
 8003630:	6994      	ldr	r4, [r2, #24]
 8003632:	42a3      	cmp	r3, r4
 8003634:	db01      	blt.n	800363a <__sfputc_r+0x16>
 8003636:	290a      	cmp	r1, #10
 8003638:	d103      	bne.n	8003642 <__sfputc_r+0x1e>
 800363a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800363e:	f000 bb6d 	b.w	8003d1c <__swbuf_r>
 8003642:	6813      	ldr	r3, [r2, #0]
 8003644:	1c58      	adds	r0, r3, #1
 8003646:	6010      	str	r0, [r2, #0]
 8003648:	7019      	strb	r1, [r3, #0]
 800364a:	4608      	mov	r0, r1
 800364c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003650:	4770      	bx	lr

08003652 <__sfputs_r>:
 8003652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003654:	4606      	mov	r6, r0
 8003656:	460f      	mov	r7, r1
 8003658:	4614      	mov	r4, r2
 800365a:	18d5      	adds	r5, r2, r3
 800365c:	42ac      	cmp	r4, r5
 800365e:	d101      	bne.n	8003664 <__sfputs_r+0x12>
 8003660:	2000      	movs	r0, #0
 8003662:	e007      	b.n	8003674 <__sfputs_r+0x22>
 8003664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003668:	463a      	mov	r2, r7
 800366a:	4630      	mov	r0, r6
 800366c:	f7ff ffda 	bl	8003624 <__sfputc_r>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d1f3      	bne.n	800365c <__sfputs_r+0xa>
 8003674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003678 <_vfiprintf_r>:
 8003678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800367c:	460d      	mov	r5, r1
 800367e:	b09d      	sub	sp, #116	@ 0x74
 8003680:	4614      	mov	r4, r2
 8003682:	4698      	mov	r8, r3
 8003684:	4606      	mov	r6, r0
 8003686:	b118      	cbz	r0, 8003690 <_vfiprintf_r+0x18>
 8003688:	6a03      	ldr	r3, [r0, #32]
 800368a:	b90b      	cbnz	r3, 8003690 <_vfiprintf_r+0x18>
 800368c:	f7ff fdca 	bl	8003224 <__sinit>
 8003690:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003692:	07d9      	lsls	r1, r3, #31
 8003694:	d405      	bmi.n	80036a2 <_vfiprintf_r+0x2a>
 8003696:	89ab      	ldrh	r3, [r5, #12]
 8003698:	059a      	lsls	r2, r3, #22
 800369a:	d402      	bmi.n	80036a2 <_vfiprintf_r+0x2a>
 800369c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800369e:	f7ff fec6 	bl	800342e <__retarget_lock_acquire_recursive>
 80036a2:	89ab      	ldrh	r3, [r5, #12]
 80036a4:	071b      	lsls	r3, r3, #28
 80036a6:	d501      	bpl.n	80036ac <_vfiprintf_r+0x34>
 80036a8:	692b      	ldr	r3, [r5, #16]
 80036aa:	b99b      	cbnz	r3, 80036d4 <_vfiprintf_r+0x5c>
 80036ac:	4629      	mov	r1, r5
 80036ae:	4630      	mov	r0, r6
 80036b0:	f000 fb72 	bl	8003d98 <__swsetup_r>
 80036b4:	b170      	cbz	r0, 80036d4 <_vfiprintf_r+0x5c>
 80036b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036b8:	07dc      	lsls	r4, r3, #31
 80036ba:	d504      	bpl.n	80036c6 <_vfiprintf_r+0x4e>
 80036bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036c0:	b01d      	add	sp, #116	@ 0x74
 80036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036c6:	89ab      	ldrh	r3, [r5, #12]
 80036c8:	0598      	lsls	r0, r3, #22
 80036ca:	d4f7      	bmi.n	80036bc <_vfiprintf_r+0x44>
 80036cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036ce:	f7ff feaf 	bl	8003430 <__retarget_lock_release_recursive>
 80036d2:	e7f3      	b.n	80036bc <_vfiprintf_r+0x44>
 80036d4:	2300      	movs	r3, #0
 80036d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80036d8:	2320      	movs	r3, #32
 80036da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036de:	f8cd 800c 	str.w	r8, [sp, #12]
 80036e2:	2330      	movs	r3, #48	@ 0x30
 80036e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003894 <_vfiprintf_r+0x21c>
 80036e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036ec:	f04f 0901 	mov.w	r9, #1
 80036f0:	4623      	mov	r3, r4
 80036f2:	469a      	mov	sl, r3
 80036f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036f8:	b10a      	cbz	r2, 80036fe <_vfiprintf_r+0x86>
 80036fa:	2a25      	cmp	r2, #37	@ 0x25
 80036fc:	d1f9      	bne.n	80036f2 <_vfiprintf_r+0x7a>
 80036fe:	ebba 0b04 	subs.w	fp, sl, r4
 8003702:	d00b      	beq.n	800371c <_vfiprintf_r+0xa4>
 8003704:	465b      	mov	r3, fp
 8003706:	4622      	mov	r2, r4
 8003708:	4629      	mov	r1, r5
 800370a:	4630      	mov	r0, r6
 800370c:	f7ff ffa1 	bl	8003652 <__sfputs_r>
 8003710:	3001      	adds	r0, #1
 8003712:	f000 80a7 	beq.w	8003864 <_vfiprintf_r+0x1ec>
 8003716:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003718:	445a      	add	r2, fp
 800371a:	9209      	str	r2, [sp, #36]	@ 0x24
 800371c:	f89a 3000 	ldrb.w	r3, [sl]
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 809f 	beq.w	8003864 <_vfiprintf_r+0x1ec>
 8003726:	2300      	movs	r3, #0
 8003728:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800372c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003730:	f10a 0a01 	add.w	sl, sl, #1
 8003734:	9304      	str	r3, [sp, #16]
 8003736:	9307      	str	r3, [sp, #28]
 8003738:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800373c:	931a      	str	r3, [sp, #104]	@ 0x68
 800373e:	4654      	mov	r4, sl
 8003740:	2205      	movs	r2, #5
 8003742:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003746:	4853      	ldr	r0, [pc, #332]	@ (8003894 <_vfiprintf_r+0x21c>)
 8003748:	f7fc fd6a 	bl	8000220 <memchr>
 800374c:	9a04      	ldr	r2, [sp, #16]
 800374e:	b9d8      	cbnz	r0, 8003788 <_vfiprintf_r+0x110>
 8003750:	06d1      	lsls	r1, r2, #27
 8003752:	bf44      	itt	mi
 8003754:	2320      	movmi	r3, #32
 8003756:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800375a:	0713      	lsls	r3, r2, #28
 800375c:	bf44      	itt	mi
 800375e:	232b      	movmi	r3, #43	@ 0x2b
 8003760:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003764:	f89a 3000 	ldrb.w	r3, [sl]
 8003768:	2b2a      	cmp	r3, #42	@ 0x2a
 800376a:	d015      	beq.n	8003798 <_vfiprintf_r+0x120>
 800376c:	9a07      	ldr	r2, [sp, #28]
 800376e:	4654      	mov	r4, sl
 8003770:	2000      	movs	r0, #0
 8003772:	f04f 0c0a 	mov.w	ip, #10
 8003776:	4621      	mov	r1, r4
 8003778:	f811 3b01 	ldrb.w	r3, [r1], #1
 800377c:	3b30      	subs	r3, #48	@ 0x30
 800377e:	2b09      	cmp	r3, #9
 8003780:	d94b      	bls.n	800381a <_vfiprintf_r+0x1a2>
 8003782:	b1b0      	cbz	r0, 80037b2 <_vfiprintf_r+0x13a>
 8003784:	9207      	str	r2, [sp, #28]
 8003786:	e014      	b.n	80037b2 <_vfiprintf_r+0x13a>
 8003788:	eba0 0308 	sub.w	r3, r0, r8
 800378c:	fa09 f303 	lsl.w	r3, r9, r3
 8003790:	4313      	orrs	r3, r2
 8003792:	9304      	str	r3, [sp, #16]
 8003794:	46a2      	mov	sl, r4
 8003796:	e7d2      	b.n	800373e <_vfiprintf_r+0xc6>
 8003798:	9b03      	ldr	r3, [sp, #12]
 800379a:	1d19      	adds	r1, r3, #4
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	9103      	str	r1, [sp, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	bfbb      	ittet	lt
 80037a4:	425b      	neglt	r3, r3
 80037a6:	f042 0202 	orrlt.w	r2, r2, #2
 80037aa:	9307      	strge	r3, [sp, #28]
 80037ac:	9307      	strlt	r3, [sp, #28]
 80037ae:	bfb8      	it	lt
 80037b0:	9204      	strlt	r2, [sp, #16]
 80037b2:	7823      	ldrb	r3, [r4, #0]
 80037b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80037b6:	d10a      	bne.n	80037ce <_vfiprintf_r+0x156>
 80037b8:	7863      	ldrb	r3, [r4, #1]
 80037ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80037bc:	d132      	bne.n	8003824 <_vfiprintf_r+0x1ac>
 80037be:	9b03      	ldr	r3, [sp, #12]
 80037c0:	1d1a      	adds	r2, r3, #4
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	9203      	str	r2, [sp, #12]
 80037c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037ca:	3402      	adds	r4, #2
 80037cc:	9305      	str	r3, [sp, #20]
 80037ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80038a4 <_vfiprintf_r+0x22c>
 80037d2:	7821      	ldrb	r1, [r4, #0]
 80037d4:	2203      	movs	r2, #3
 80037d6:	4650      	mov	r0, sl
 80037d8:	f7fc fd22 	bl	8000220 <memchr>
 80037dc:	b138      	cbz	r0, 80037ee <_vfiprintf_r+0x176>
 80037de:	9b04      	ldr	r3, [sp, #16]
 80037e0:	eba0 000a 	sub.w	r0, r0, sl
 80037e4:	2240      	movs	r2, #64	@ 0x40
 80037e6:	4082      	lsls	r2, r0
 80037e8:	4313      	orrs	r3, r2
 80037ea:	3401      	adds	r4, #1
 80037ec:	9304      	str	r3, [sp, #16]
 80037ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037f2:	4829      	ldr	r0, [pc, #164]	@ (8003898 <_vfiprintf_r+0x220>)
 80037f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037f8:	2206      	movs	r2, #6
 80037fa:	f7fc fd11 	bl	8000220 <memchr>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d03f      	beq.n	8003882 <_vfiprintf_r+0x20a>
 8003802:	4b26      	ldr	r3, [pc, #152]	@ (800389c <_vfiprintf_r+0x224>)
 8003804:	bb1b      	cbnz	r3, 800384e <_vfiprintf_r+0x1d6>
 8003806:	9b03      	ldr	r3, [sp, #12]
 8003808:	3307      	adds	r3, #7
 800380a:	f023 0307 	bic.w	r3, r3, #7
 800380e:	3308      	adds	r3, #8
 8003810:	9303      	str	r3, [sp, #12]
 8003812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003814:	443b      	add	r3, r7
 8003816:	9309      	str	r3, [sp, #36]	@ 0x24
 8003818:	e76a      	b.n	80036f0 <_vfiprintf_r+0x78>
 800381a:	fb0c 3202 	mla	r2, ip, r2, r3
 800381e:	460c      	mov	r4, r1
 8003820:	2001      	movs	r0, #1
 8003822:	e7a8      	b.n	8003776 <_vfiprintf_r+0xfe>
 8003824:	2300      	movs	r3, #0
 8003826:	3401      	adds	r4, #1
 8003828:	9305      	str	r3, [sp, #20]
 800382a:	4619      	mov	r1, r3
 800382c:	f04f 0c0a 	mov.w	ip, #10
 8003830:	4620      	mov	r0, r4
 8003832:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003836:	3a30      	subs	r2, #48	@ 0x30
 8003838:	2a09      	cmp	r2, #9
 800383a:	d903      	bls.n	8003844 <_vfiprintf_r+0x1cc>
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0c6      	beq.n	80037ce <_vfiprintf_r+0x156>
 8003840:	9105      	str	r1, [sp, #20]
 8003842:	e7c4      	b.n	80037ce <_vfiprintf_r+0x156>
 8003844:	fb0c 2101 	mla	r1, ip, r1, r2
 8003848:	4604      	mov	r4, r0
 800384a:	2301      	movs	r3, #1
 800384c:	e7f0      	b.n	8003830 <_vfiprintf_r+0x1b8>
 800384e:	ab03      	add	r3, sp, #12
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	462a      	mov	r2, r5
 8003854:	4b12      	ldr	r3, [pc, #72]	@ (80038a0 <_vfiprintf_r+0x228>)
 8003856:	a904      	add	r1, sp, #16
 8003858:	4630      	mov	r0, r6
 800385a:	f3af 8000 	nop.w
 800385e:	4607      	mov	r7, r0
 8003860:	1c78      	adds	r0, r7, #1
 8003862:	d1d6      	bne.n	8003812 <_vfiprintf_r+0x19a>
 8003864:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003866:	07d9      	lsls	r1, r3, #31
 8003868:	d405      	bmi.n	8003876 <_vfiprintf_r+0x1fe>
 800386a:	89ab      	ldrh	r3, [r5, #12]
 800386c:	059a      	lsls	r2, r3, #22
 800386e:	d402      	bmi.n	8003876 <_vfiprintf_r+0x1fe>
 8003870:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003872:	f7ff fddd 	bl	8003430 <__retarget_lock_release_recursive>
 8003876:	89ab      	ldrh	r3, [r5, #12]
 8003878:	065b      	lsls	r3, r3, #25
 800387a:	f53f af1f 	bmi.w	80036bc <_vfiprintf_r+0x44>
 800387e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003880:	e71e      	b.n	80036c0 <_vfiprintf_r+0x48>
 8003882:	ab03      	add	r3, sp, #12
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	462a      	mov	r2, r5
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <_vfiprintf_r+0x228>)
 800388a:	a904      	add	r1, sp, #16
 800388c:	4630      	mov	r0, r6
 800388e:	f000 f879 	bl	8003984 <_printf_i>
 8003892:	e7e4      	b.n	800385e <_vfiprintf_r+0x1e6>
 8003894:	08004008 	.word	0x08004008
 8003898:	08004012 	.word	0x08004012
 800389c:	00000000 	.word	0x00000000
 80038a0:	08003653 	.word	0x08003653
 80038a4:	0800400e 	.word	0x0800400e

080038a8 <_printf_common>:
 80038a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ac:	4616      	mov	r6, r2
 80038ae:	4698      	mov	r8, r3
 80038b0:	688a      	ldr	r2, [r1, #8]
 80038b2:	690b      	ldr	r3, [r1, #16]
 80038b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038b8:	4293      	cmp	r3, r2
 80038ba:	bfb8      	it	lt
 80038bc:	4613      	movlt	r3, r2
 80038be:	6033      	str	r3, [r6, #0]
 80038c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038c4:	4607      	mov	r7, r0
 80038c6:	460c      	mov	r4, r1
 80038c8:	b10a      	cbz	r2, 80038ce <_printf_common+0x26>
 80038ca:	3301      	adds	r3, #1
 80038cc:	6033      	str	r3, [r6, #0]
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	0699      	lsls	r1, r3, #26
 80038d2:	bf42      	ittt	mi
 80038d4:	6833      	ldrmi	r3, [r6, #0]
 80038d6:	3302      	addmi	r3, #2
 80038d8:	6033      	strmi	r3, [r6, #0]
 80038da:	6825      	ldr	r5, [r4, #0]
 80038dc:	f015 0506 	ands.w	r5, r5, #6
 80038e0:	d106      	bne.n	80038f0 <_printf_common+0x48>
 80038e2:	f104 0a19 	add.w	sl, r4, #25
 80038e6:	68e3      	ldr	r3, [r4, #12]
 80038e8:	6832      	ldr	r2, [r6, #0]
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	42ab      	cmp	r3, r5
 80038ee:	dc26      	bgt.n	800393e <_printf_common+0x96>
 80038f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	3b00      	subs	r3, #0
 80038f8:	bf18      	it	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	0692      	lsls	r2, r2, #26
 80038fe:	d42b      	bmi.n	8003958 <_printf_common+0xb0>
 8003900:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003904:	4641      	mov	r1, r8
 8003906:	4638      	mov	r0, r7
 8003908:	47c8      	blx	r9
 800390a:	3001      	adds	r0, #1
 800390c:	d01e      	beq.n	800394c <_printf_common+0xa4>
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	6922      	ldr	r2, [r4, #16]
 8003912:	f003 0306 	and.w	r3, r3, #6
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf02      	ittt	eq
 800391a:	68e5      	ldreq	r5, [r4, #12]
 800391c:	6833      	ldreq	r3, [r6, #0]
 800391e:	1aed      	subeq	r5, r5, r3
 8003920:	68a3      	ldr	r3, [r4, #8]
 8003922:	bf0c      	ite	eq
 8003924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003928:	2500      	movne	r5, #0
 800392a:	4293      	cmp	r3, r2
 800392c:	bfc4      	itt	gt
 800392e:	1a9b      	subgt	r3, r3, r2
 8003930:	18ed      	addgt	r5, r5, r3
 8003932:	2600      	movs	r6, #0
 8003934:	341a      	adds	r4, #26
 8003936:	42b5      	cmp	r5, r6
 8003938:	d11a      	bne.n	8003970 <_printf_common+0xc8>
 800393a:	2000      	movs	r0, #0
 800393c:	e008      	b.n	8003950 <_printf_common+0xa8>
 800393e:	2301      	movs	r3, #1
 8003940:	4652      	mov	r2, sl
 8003942:	4641      	mov	r1, r8
 8003944:	4638      	mov	r0, r7
 8003946:	47c8      	blx	r9
 8003948:	3001      	adds	r0, #1
 800394a:	d103      	bne.n	8003954 <_printf_common+0xac>
 800394c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003954:	3501      	adds	r5, #1
 8003956:	e7c6      	b.n	80038e6 <_printf_common+0x3e>
 8003958:	18e1      	adds	r1, r4, r3
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	2030      	movs	r0, #48	@ 0x30
 800395e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003962:	4422      	add	r2, r4
 8003964:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003968:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800396c:	3302      	adds	r3, #2
 800396e:	e7c7      	b.n	8003900 <_printf_common+0x58>
 8003970:	2301      	movs	r3, #1
 8003972:	4622      	mov	r2, r4
 8003974:	4641      	mov	r1, r8
 8003976:	4638      	mov	r0, r7
 8003978:	47c8      	blx	r9
 800397a:	3001      	adds	r0, #1
 800397c:	d0e6      	beq.n	800394c <_printf_common+0xa4>
 800397e:	3601      	adds	r6, #1
 8003980:	e7d9      	b.n	8003936 <_printf_common+0x8e>
	...

08003984 <_printf_i>:
 8003984:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003988:	7e0f      	ldrb	r7, [r1, #24]
 800398a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800398c:	2f78      	cmp	r7, #120	@ 0x78
 800398e:	4691      	mov	r9, r2
 8003990:	4680      	mov	r8, r0
 8003992:	460c      	mov	r4, r1
 8003994:	469a      	mov	sl, r3
 8003996:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800399a:	d807      	bhi.n	80039ac <_printf_i+0x28>
 800399c:	2f62      	cmp	r7, #98	@ 0x62
 800399e:	d80a      	bhi.n	80039b6 <_printf_i+0x32>
 80039a0:	2f00      	cmp	r7, #0
 80039a2:	f000 80d2 	beq.w	8003b4a <_printf_i+0x1c6>
 80039a6:	2f58      	cmp	r7, #88	@ 0x58
 80039a8:	f000 80b9 	beq.w	8003b1e <_printf_i+0x19a>
 80039ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039b4:	e03a      	b.n	8003a2c <_printf_i+0xa8>
 80039b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039ba:	2b15      	cmp	r3, #21
 80039bc:	d8f6      	bhi.n	80039ac <_printf_i+0x28>
 80039be:	a101      	add	r1, pc, #4	@ (adr r1, 80039c4 <_printf_i+0x40>)
 80039c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039c4:	08003a1d 	.word	0x08003a1d
 80039c8:	08003a31 	.word	0x08003a31
 80039cc:	080039ad 	.word	0x080039ad
 80039d0:	080039ad 	.word	0x080039ad
 80039d4:	080039ad 	.word	0x080039ad
 80039d8:	080039ad 	.word	0x080039ad
 80039dc:	08003a31 	.word	0x08003a31
 80039e0:	080039ad 	.word	0x080039ad
 80039e4:	080039ad 	.word	0x080039ad
 80039e8:	080039ad 	.word	0x080039ad
 80039ec:	080039ad 	.word	0x080039ad
 80039f0:	08003b31 	.word	0x08003b31
 80039f4:	08003a5b 	.word	0x08003a5b
 80039f8:	08003aeb 	.word	0x08003aeb
 80039fc:	080039ad 	.word	0x080039ad
 8003a00:	080039ad 	.word	0x080039ad
 8003a04:	08003b53 	.word	0x08003b53
 8003a08:	080039ad 	.word	0x080039ad
 8003a0c:	08003a5b 	.word	0x08003a5b
 8003a10:	080039ad 	.word	0x080039ad
 8003a14:	080039ad 	.word	0x080039ad
 8003a18:	08003af3 	.word	0x08003af3
 8003a1c:	6833      	ldr	r3, [r6, #0]
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6032      	str	r2, [r6, #0]
 8003a24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e09d      	b.n	8003b6c <_printf_i+0x1e8>
 8003a30:	6833      	ldr	r3, [r6, #0]
 8003a32:	6820      	ldr	r0, [r4, #0]
 8003a34:	1d19      	adds	r1, r3, #4
 8003a36:	6031      	str	r1, [r6, #0]
 8003a38:	0606      	lsls	r6, r0, #24
 8003a3a:	d501      	bpl.n	8003a40 <_printf_i+0xbc>
 8003a3c:	681d      	ldr	r5, [r3, #0]
 8003a3e:	e003      	b.n	8003a48 <_printf_i+0xc4>
 8003a40:	0645      	lsls	r5, r0, #25
 8003a42:	d5fb      	bpl.n	8003a3c <_printf_i+0xb8>
 8003a44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a48:	2d00      	cmp	r5, #0
 8003a4a:	da03      	bge.n	8003a54 <_printf_i+0xd0>
 8003a4c:	232d      	movs	r3, #45	@ 0x2d
 8003a4e:	426d      	negs	r5, r5
 8003a50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a54:	4859      	ldr	r0, [pc, #356]	@ (8003bbc <_printf_i+0x238>)
 8003a56:	230a      	movs	r3, #10
 8003a58:	e011      	b.n	8003a7e <_printf_i+0xfa>
 8003a5a:	6821      	ldr	r1, [r4, #0]
 8003a5c:	6833      	ldr	r3, [r6, #0]
 8003a5e:	0608      	lsls	r0, r1, #24
 8003a60:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a64:	d402      	bmi.n	8003a6c <_printf_i+0xe8>
 8003a66:	0649      	lsls	r1, r1, #25
 8003a68:	bf48      	it	mi
 8003a6a:	b2ad      	uxthmi	r5, r5
 8003a6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a6e:	4853      	ldr	r0, [pc, #332]	@ (8003bbc <_printf_i+0x238>)
 8003a70:	6033      	str	r3, [r6, #0]
 8003a72:	bf14      	ite	ne
 8003a74:	230a      	movne	r3, #10
 8003a76:	2308      	moveq	r3, #8
 8003a78:	2100      	movs	r1, #0
 8003a7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a7e:	6866      	ldr	r6, [r4, #4]
 8003a80:	60a6      	str	r6, [r4, #8]
 8003a82:	2e00      	cmp	r6, #0
 8003a84:	bfa2      	ittt	ge
 8003a86:	6821      	ldrge	r1, [r4, #0]
 8003a88:	f021 0104 	bicge.w	r1, r1, #4
 8003a8c:	6021      	strge	r1, [r4, #0]
 8003a8e:	b90d      	cbnz	r5, 8003a94 <_printf_i+0x110>
 8003a90:	2e00      	cmp	r6, #0
 8003a92:	d04b      	beq.n	8003b2c <_printf_i+0x1a8>
 8003a94:	4616      	mov	r6, r2
 8003a96:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a9a:	fb03 5711 	mls	r7, r3, r1, r5
 8003a9e:	5dc7      	ldrb	r7, [r0, r7]
 8003aa0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003aa4:	462f      	mov	r7, r5
 8003aa6:	42bb      	cmp	r3, r7
 8003aa8:	460d      	mov	r5, r1
 8003aaa:	d9f4      	bls.n	8003a96 <_printf_i+0x112>
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d10b      	bne.n	8003ac8 <_printf_i+0x144>
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	07df      	lsls	r7, r3, #31
 8003ab4:	d508      	bpl.n	8003ac8 <_printf_i+0x144>
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	6861      	ldr	r1, [r4, #4]
 8003aba:	4299      	cmp	r1, r3
 8003abc:	bfde      	ittt	le
 8003abe:	2330      	movle	r3, #48	@ 0x30
 8003ac0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ac4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003ac8:	1b92      	subs	r2, r2, r6
 8003aca:	6122      	str	r2, [r4, #16]
 8003acc:	f8cd a000 	str.w	sl, [sp]
 8003ad0:	464b      	mov	r3, r9
 8003ad2:	aa03      	add	r2, sp, #12
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	f7ff fee6 	bl	80038a8 <_printf_common>
 8003adc:	3001      	adds	r0, #1
 8003ade:	d14a      	bne.n	8003b76 <_printf_i+0x1f2>
 8003ae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ae4:	b004      	add	sp, #16
 8003ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aea:	6823      	ldr	r3, [r4, #0]
 8003aec:	f043 0320 	orr.w	r3, r3, #32
 8003af0:	6023      	str	r3, [r4, #0]
 8003af2:	4833      	ldr	r0, [pc, #204]	@ (8003bc0 <_printf_i+0x23c>)
 8003af4:	2778      	movs	r7, #120	@ 0x78
 8003af6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	6831      	ldr	r1, [r6, #0]
 8003afe:	061f      	lsls	r7, r3, #24
 8003b00:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b04:	d402      	bmi.n	8003b0c <_printf_i+0x188>
 8003b06:	065f      	lsls	r7, r3, #25
 8003b08:	bf48      	it	mi
 8003b0a:	b2ad      	uxthmi	r5, r5
 8003b0c:	6031      	str	r1, [r6, #0]
 8003b0e:	07d9      	lsls	r1, r3, #31
 8003b10:	bf44      	itt	mi
 8003b12:	f043 0320 	orrmi.w	r3, r3, #32
 8003b16:	6023      	strmi	r3, [r4, #0]
 8003b18:	b11d      	cbz	r5, 8003b22 <_printf_i+0x19e>
 8003b1a:	2310      	movs	r3, #16
 8003b1c:	e7ac      	b.n	8003a78 <_printf_i+0xf4>
 8003b1e:	4827      	ldr	r0, [pc, #156]	@ (8003bbc <_printf_i+0x238>)
 8003b20:	e7e9      	b.n	8003af6 <_printf_i+0x172>
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	f023 0320 	bic.w	r3, r3, #32
 8003b28:	6023      	str	r3, [r4, #0]
 8003b2a:	e7f6      	b.n	8003b1a <_printf_i+0x196>
 8003b2c:	4616      	mov	r6, r2
 8003b2e:	e7bd      	b.n	8003aac <_printf_i+0x128>
 8003b30:	6833      	ldr	r3, [r6, #0]
 8003b32:	6825      	ldr	r5, [r4, #0]
 8003b34:	6961      	ldr	r1, [r4, #20]
 8003b36:	1d18      	adds	r0, r3, #4
 8003b38:	6030      	str	r0, [r6, #0]
 8003b3a:	062e      	lsls	r6, r5, #24
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	d501      	bpl.n	8003b44 <_printf_i+0x1c0>
 8003b40:	6019      	str	r1, [r3, #0]
 8003b42:	e002      	b.n	8003b4a <_printf_i+0x1c6>
 8003b44:	0668      	lsls	r0, r5, #25
 8003b46:	d5fb      	bpl.n	8003b40 <_printf_i+0x1bc>
 8003b48:	8019      	strh	r1, [r3, #0]
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	6123      	str	r3, [r4, #16]
 8003b4e:	4616      	mov	r6, r2
 8003b50:	e7bc      	b.n	8003acc <_printf_i+0x148>
 8003b52:	6833      	ldr	r3, [r6, #0]
 8003b54:	1d1a      	adds	r2, r3, #4
 8003b56:	6032      	str	r2, [r6, #0]
 8003b58:	681e      	ldr	r6, [r3, #0]
 8003b5a:	6862      	ldr	r2, [r4, #4]
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f7fc fb5e 	bl	8000220 <memchr>
 8003b64:	b108      	cbz	r0, 8003b6a <_printf_i+0x1e6>
 8003b66:	1b80      	subs	r0, r0, r6
 8003b68:	6060      	str	r0, [r4, #4]
 8003b6a:	6863      	ldr	r3, [r4, #4]
 8003b6c:	6123      	str	r3, [r4, #16]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b74:	e7aa      	b.n	8003acc <_printf_i+0x148>
 8003b76:	6923      	ldr	r3, [r4, #16]
 8003b78:	4632      	mov	r2, r6
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	4640      	mov	r0, r8
 8003b7e:	47d0      	blx	sl
 8003b80:	3001      	adds	r0, #1
 8003b82:	d0ad      	beq.n	8003ae0 <_printf_i+0x15c>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	079b      	lsls	r3, r3, #30
 8003b88:	d413      	bmi.n	8003bb2 <_printf_i+0x22e>
 8003b8a:	68e0      	ldr	r0, [r4, #12]
 8003b8c:	9b03      	ldr	r3, [sp, #12]
 8003b8e:	4298      	cmp	r0, r3
 8003b90:	bfb8      	it	lt
 8003b92:	4618      	movlt	r0, r3
 8003b94:	e7a6      	b.n	8003ae4 <_printf_i+0x160>
 8003b96:	2301      	movs	r3, #1
 8003b98:	4632      	mov	r2, r6
 8003b9a:	4649      	mov	r1, r9
 8003b9c:	4640      	mov	r0, r8
 8003b9e:	47d0      	blx	sl
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d09d      	beq.n	8003ae0 <_printf_i+0x15c>
 8003ba4:	3501      	adds	r5, #1
 8003ba6:	68e3      	ldr	r3, [r4, #12]
 8003ba8:	9903      	ldr	r1, [sp, #12]
 8003baa:	1a5b      	subs	r3, r3, r1
 8003bac:	42ab      	cmp	r3, r5
 8003bae:	dcf2      	bgt.n	8003b96 <_printf_i+0x212>
 8003bb0:	e7eb      	b.n	8003b8a <_printf_i+0x206>
 8003bb2:	2500      	movs	r5, #0
 8003bb4:	f104 0619 	add.w	r6, r4, #25
 8003bb8:	e7f5      	b.n	8003ba6 <_printf_i+0x222>
 8003bba:	bf00      	nop
 8003bbc:	08004019 	.word	0x08004019
 8003bc0:	0800402a 	.word	0x0800402a

08003bc4 <__sflush_r>:
 8003bc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bcc:	0716      	lsls	r6, r2, #28
 8003bce:	4605      	mov	r5, r0
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	d454      	bmi.n	8003c7e <__sflush_r+0xba>
 8003bd4:	684b      	ldr	r3, [r1, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	dc02      	bgt.n	8003be0 <__sflush_r+0x1c>
 8003bda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	dd48      	ble.n	8003c72 <__sflush_r+0xae>
 8003be0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003be2:	2e00      	cmp	r6, #0
 8003be4:	d045      	beq.n	8003c72 <__sflush_r+0xae>
 8003be6:	2300      	movs	r3, #0
 8003be8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003bec:	682f      	ldr	r7, [r5, #0]
 8003bee:	6a21      	ldr	r1, [r4, #32]
 8003bf0:	602b      	str	r3, [r5, #0]
 8003bf2:	d030      	beq.n	8003c56 <__sflush_r+0x92>
 8003bf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	0759      	lsls	r1, r3, #29
 8003bfa:	d505      	bpl.n	8003c08 <__sflush_r+0x44>
 8003bfc:	6863      	ldr	r3, [r4, #4]
 8003bfe:	1ad2      	subs	r2, r2, r3
 8003c00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c02:	b10b      	cbz	r3, 8003c08 <__sflush_r+0x44>
 8003c04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c06:	1ad2      	subs	r2, r2, r3
 8003c08:	2300      	movs	r3, #0
 8003c0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c0c:	6a21      	ldr	r1, [r4, #32]
 8003c0e:	4628      	mov	r0, r5
 8003c10:	47b0      	blx	r6
 8003c12:	1c43      	adds	r3, r0, #1
 8003c14:	89a3      	ldrh	r3, [r4, #12]
 8003c16:	d106      	bne.n	8003c26 <__sflush_r+0x62>
 8003c18:	6829      	ldr	r1, [r5, #0]
 8003c1a:	291d      	cmp	r1, #29
 8003c1c:	d82b      	bhi.n	8003c76 <__sflush_r+0xb2>
 8003c1e:	4a2a      	ldr	r2, [pc, #168]	@ (8003cc8 <__sflush_r+0x104>)
 8003c20:	410a      	asrs	r2, r1
 8003c22:	07d6      	lsls	r6, r2, #31
 8003c24:	d427      	bmi.n	8003c76 <__sflush_r+0xb2>
 8003c26:	2200      	movs	r2, #0
 8003c28:	6062      	str	r2, [r4, #4]
 8003c2a:	04d9      	lsls	r1, r3, #19
 8003c2c:	6922      	ldr	r2, [r4, #16]
 8003c2e:	6022      	str	r2, [r4, #0]
 8003c30:	d504      	bpl.n	8003c3c <__sflush_r+0x78>
 8003c32:	1c42      	adds	r2, r0, #1
 8003c34:	d101      	bne.n	8003c3a <__sflush_r+0x76>
 8003c36:	682b      	ldr	r3, [r5, #0]
 8003c38:	b903      	cbnz	r3, 8003c3c <__sflush_r+0x78>
 8003c3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c3e:	602f      	str	r7, [r5, #0]
 8003c40:	b1b9      	cbz	r1, 8003c72 <__sflush_r+0xae>
 8003c42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c46:	4299      	cmp	r1, r3
 8003c48:	d002      	beq.n	8003c50 <__sflush_r+0x8c>
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	f7ff fbf2 	bl	8003434 <_free_r>
 8003c50:	2300      	movs	r3, #0
 8003c52:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c54:	e00d      	b.n	8003c72 <__sflush_r+0xae>
 8003c56:	2301      	movs	r3, #1
 8003c58:	4628      	mov	r0, r5
 8003c5a:	47b0      	blx	r6
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	1c50      	adds	r0, r2, #1
 8003c60:	d1c9      	bne.n	8003bf6 <__sflush_r+0x32>
 8003c62:	682b      	ldr	r3, [r5, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0c6      	beq.n	8003bf6 <__sflush_r+0x32>
 8003c68:	2b1d      	cmp	r3, #29
 8003c6a:	d001      	beq.n	8003c70 <__sflush_r+0xac>
 8003c6c:	2b16      	cmp	r3, #22
 8003c6e:	d11e      	bne.n	8003cae <__sflush_r+0xea>
 8003c70:	602f      	str	r7, [r5, #0]
 8003c72:	2000      	movs	r0, #0
 8003c74:	e022      	b.n	8003cbc <__sflush_r+0xf8>
 8003c76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c7a:	b21b      	sxth	r3, r3
 8003c7c:	e01b      	b.n	8003cb6 <__sflush_r+0xf2>
 8003c7e:	690f      	ldr	r7, [r1, #16]
 8003c80:	2f00      	cmp	r7, #0
 8003c82:	d0f6      	beq.n	8003c72 <__sflush_r+0xae>
 8003c84:	0793      	lsls	r3, r2, #30
 8003c86:	680e      	ldr	r6, [r1, #0]
 8003c88:	bf08      	it	eq
 8003c8a:	694b      	ldreq	r3, [r1, #20]
 8003c8c:	600f      	str	r7, [r1, #0]
 8003c8e:	bf18      	it	ne
 8003c90:	2300      	movne	r3, #0
 8003c92:	eba6 0807 	sub.w	r8, r6, r7
 8003c96:	608b      	str	r3, [r1, #8]
 8003c98:	f1b8 0f00 	cmp.w	r8, #0
 8003c9c:	dde9      	ble.n	8003c72 <__sflush_r+0xae>
 8003c9e:	6a21      	ldr	r1, [r4, #32]
 8003ca0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003ca2:	4643      	mov	r3, r8
 8003ca4:	463a      	mov	r2, r7
 8003ca6:	4628      	mov	r0, r5
 8003ca8:	47b0      	blx	r6
 8003caa:	2800      	cmp	r0, #0
 8003cac:	dc08      	bgt.n	8003cc0 <__sflush_r+0xfc>
 8003cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cb6:	81a3      	strh	r3, [r4, #12]
 8003cb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc0:	4407      	add	r7, r0
 8003cc2:	eba8 0800 	sub.w	r8, r8, r0
 8003cc6:	e7e7      	b.n	8003c98 <__sflush_r+0xd4>
 8003cc8:	dfbffffe 	.word	0xdfbffffe

08003ccc <_fflush_r>:
 8003ccc:	b538      	push	{r3, r4, r5, lr}
 8003cce:	690b      	ldr	r3, [r1, #16]
 8003cd0:	4605      	mov	r5, r0
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	b913      	cbnz	r3, 8003cdc <_fflush_r+0x10>
 8003cd6:	2500      	movs	r5, #0
 8003cd8:	4628      	mov	r0, r5
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	b118      	cbz	r0, 8003ce6 <_fflush_r+0x1a>
 8003cde:	6a03      	ldr	r3, [r0, #32]
 8003ce0:	b90b      	cbnz	r3, 8003ce6 <_fflush_r+0x1a>
 8003ce2:	f7ff fa9f 	bl	8003224 <__sinit>
 8003ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f3      	beq.n	8003cd6 <_fflush_r+0xa>
 8003cee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003cf0:	07d0      	lsls	r0, r2, #31
 8003cf2:	d404      	bmi.n	8003cfe <_fflush_r+0x32>
 8003cf4:	0599      	lsls	r1, r3, #22
 8003cf6:	d402      	bmi.n	8003cfe <_fflush_r+0x32>
 8003cf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cfa:	f7ff fb98 	bl	800342e <__retarget_lock_acquire_recursive>
 8003cfe:	4628      	mov	r0, r5
 8003d00:	4621      	mov	r1, r4
 8003d02:	f7ff ff5f 	bl	8003bc4 <__sflush_r>
 8003d06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d08:	07da      	lsls	r2, r3, #31
 8003d0a:	4605      	mov	r5, r0
 8003d0c:	d4e4      	bmi.n	8003cd8 <_fflush_r+0xc>
 8003d0e:	89a3      	ldrh	r3, [r4, #12]
 8003d10:	059b      	lsls	r3, r3, #22
 8003d12:	d4e1      	bmi.n	8003cd8 <_fflush_r+0xc>
 8003d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d16:	f7ff fb8b 	bl	8003430 <__retarget_lock_release_recursive>
 8003d1a:	e7dd      	b.n	8003cd8 <_fflush_r+0xc>

08003d1c <__swbuf_r>:
 8003d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1e:	460e      	mov	r6, r1
 8003d20:	4614      	mov	r4, r2
 8003d22:	4605      	mov	r5, r0
 8003d24:	b118      	cbz	r0, 8003d2e <__swbuf_r+0x12>
 8003d26:	6a03      	ldr	r3, [r0, #32]
 8003d28:	b90b      	cbnz	r3, 8003d2e <__swbuf_r+0x12>
 8003d2a:	f7ff fa7b 	bl	8003224 <__sinit>
 8003d2e:	69a3      	ldr	r3, [r4, #24]
 8003d30:	60a3      	str	r3, [r4, #8]
 8003d32:	89a3      	ldrh	r3, [r4, #12]
 8003d34:	071a      	lsls	r2, r3, #28
 8003d36:	d501      	bpl.n	8003d3c <__swbuf_r+0x20>
 8003d38:	6923      	ldr	r3, [r4, #16]
 8003d3a:	b943      	cbnz	r3, 8003d4e <__swbuf_r+0x32>
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	4628      	mov	r0, r5
 8003d40:	f000 f82a 	bl	8003d98 <__swsetup_r>
 8003d44:	b118      	cbz	r0, 8003d4e <__swbuf_r+0x32>
 8003d46:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003d4a:	4638      	mov	r0, r7
 8003d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	6922      	ldr	r2, [r4, #16]
 8003d52:	1a98      	subs	r0, r3, r2
 8003d54:	6963      	ldr	r3, [r4, #20]
 8003d56:	b2f6      	uxtb	r6, r6
 8003d58:	4283      	cmp	r3, r0
 8003d5a:	4637      	mov	r7, r6
 8003d5c:	dc05      	bgt.n	8003d6a <__swbuf_r+0x4e>
 8003d5e:	4621      	mov	r1, r4
 8003d60:	4628      	mov	r0, r5
 8003d62:	f7ff ffb3 	bl	8003ccc <_fflush_r>
 8003d66:	2800      	cmp	r0, #0
 8003d68:	d1ed      	bne.n	8003d46 <__swbuf_r+0x2a>
 8003d6a:	68a3      	ldr	r3, [r4, #8]
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	60a3      	str	r3, [r4, #8]
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	6022      	str	r2, [r4, #0]
 8003d76:	701e      	strb	r6, [r3, #0]
 8003d78:	6962      	ldr	r2, [r4, #20]
 8003d7a:	1c43      	adds	r3, r0, #1
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d004      	beq.n	8003d8a <__swbuf_r+0x6e>
 8003d80:	89a3      	ldrh	r3, [r4, #12]
 8003d82:	07db      	lsls	r3, r3, #31
 8003d84:	d5e1      	bpl.n	8003d4a <__swbuf_r+0x2e>
 8003d86:	2e0a      	cmp	r6, #10
 8003d88:	d1df      	bne.n	8003d4a <__swbuf_r+0x2e>
 8003d8a:	4621      	mov	r1, r4
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f7ff ff9d 	bl	8003ccc <_fflush_r>
 8003d92:	2800      	cmp	r0, #0
 8003d94:	d0d9      	beq.n	8003d4a <__swbuf_r+0x2e>
 8003d96:	e7d6      	b.n	8003d46 <__swbuf_r+0x2a>

08003d98 <__swsetup_r>:
 8003d98:	b538      	push	{r3, r4, r5, lr}
 8003d9a:	4b29      	ldr	r3, [pc, #164]	@ (8003e40 <__swsetup_r+0xa8>)
 8003d9c:	4605      	mov	r5, r0
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	460c      	mov	r4, r1
 8003da2:	b118      	cbz	r0, 8003dac <__swsetup_r+0x14>
 8003da4:	6a03      	ldr	r3, [r0, #32]
 8003da6:	b90b      	cbnz	r3, 8003dac <__swsetup_r+0x14>
 8003da8:	f7ff fa3c 	bl	8003224 <__sinit>
 8003dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003db0:	0719      	lsls	r1, r3, #28
 8003db2:	d422      	bmi.n	8003dfa <__swsetup_r+0x62>
 8003db4:	06da      	lsls	r2, r3, #27
 8003db6:	d407      	bmi.n	8003dc8 <__swsetup_r+0x30>
 8003db8:	2209      	movs	r2, #9
 8003dba:	602a      	str	r2, [r5, #0]
 8003dbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dc0:	81a3      	strh	r3, [r4, #12]
 8003dc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003dc6:	e033      	b.n	8003e30 <__swsetup_r+0x98>
 8003dc8:	0758      	lsls	r0, r3, #29
 8003dca:	d512      	bpl.n	8003df2 <__swsetup_r+0x5a>
 8003dcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dce:	b141      	cbz	r1, 8003de2 <__swsetup_r+0x4a>
 8003dd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003dd4:	4299      	cmp	r1, r3
 8003dd6:	d002      	beq.n	8003dde <__swsetup_r+0x46>
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f7ff fb2b 	bl	8003434 <_free_r>
 8003dde:	2300      	movs	r3, #0
 8003de0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003de2:	89a3      	ldrh	r3, [r4, #12]
 8003de4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003de8:	81a3      	strh	r3, [r4, #12]
 8003dea:	2300      	movs	r3, #0
 8003dec:	6063      	str	r3, [r4, #4]
 8003dee:	6923      	ldr	r3, [r4, #16]
 8003df0:	6023      	str	r3, [r4, #0]
 8003df2:	89a3      	ldrh	r3, [r4, #12]
 8003df4:	f043 0308 	orr.w	r3, r3, #8
 8003df8:	81a3      	strh	r3, [r4, #12]
 8003dfa:	6923      	ldr	r3, [r4, #16]
 8003dfc:	b94b      	cbnz	r3, 8003e12 <__swsetup_r+0x7a>
 8003dfe:	89a3      	ldrh	r3, [r4, #12]
 8003e00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e08:	d003      	beq.n	8003e12 <__swsetup_r+0x7a>
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	f000 f84f 	bl	8003eb0 <__smakebuf_r>
 8003e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e16:	f013 0201 	ands.w	r2, r3, #1
 8003e1a:	d00a      	beq.n	8003e32 <__swsetup_r+0x9a>
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	60a2      	str	r2, [r4, #8]
 8003e20:	6962      	ldr	r2, [r4, #20]
 8003e22:	4252      	negs	r2, r2
 8003e24:	61a2      	str	r2, [r4, #24]
 8003e26:	6922      	ldr	r2, [r4, #16]
 8003e28:	b942      	cbnz	r2, 8003e3c <__swsetup_r+0xa4>
 8003e2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e2e:	d1c5      	bne.n	8003dbc <__swsetup_r+0x24>
 8003e30:	bd38      	pop	{r3, r4, r5, pc}
 8003e32:	0799      	lsls	r1, r3, #30
 8003e34:	bf58      	it	pl
 8003e36:	6962      	ldrpl	r2, [r4, #20]
 8003e38:	60a2      	str	r2, [r4, #8]
 8003e3a:	e7f4      	b.n	8003e26 <__swsetup_r+0x8e>
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	e7f7      	b.n	8003e30 <__swsetup_r+0x98>
 8003e40:	20000018 	.word	0x20000018

08003e44 <_sbrk_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	4d06      	ldr	r5, [pc, #24]	@ (8003e60 <_sbrk_r+0x1c>)
 8003e48:	2300      	movs	r3, #0
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	4608      	mov	r0, r1
 8003e4e:	602b      	str	r3, [r5, #0]
 8003e50:	f7fc fea0 	bl	8000b94 <_sbrk>
 8003e54:	1c43      	adds	r3, r0, #1
 8003e56:	d102      	bne.n	8003e5e <_sbrk_r+0x1a>
 8003e58:	682b      	ldr	r3, [r5, #0]
 8003e5a:	b103      	cbz	r3, 8003e5e <_sbrk_r+0x1a>
 8003e5c:	6023      	str	r3, [r4, #0]
 8003e5e:	bd38      	pop	{r3, r4, r5, pc}
 8003e60:	20000284 	.word	0x20000284

08003e64 <__swhatbuf_r>:
 8003e64:	b570      	push	{r4, r5, r6, lr}
 8003e66:	460c      	mov	r4, r1
 8003e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e6c:	2900      	cmp	r1, #0
 8003e6e:	b096      	sub	sp, #88	@ 0x58
 8003e70:	4615      	mov	r5, r2
 8003e72:	461e      	mov	r6, r3
 8003e74:	da0d      	bge.n	8003e92 <__swhatbuf_r+0x2e>
 8003e76:	89a3      	ldrh	r3, [r4, #12]
 8003e78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e7c:	f04f 0100 	mov.w	r1, #0
 8003e80:	bf14      	ite	ne
 8003e82:	2340      	movne	r3, #64	@ 0x40
 8003e84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e88:	2000      	movs	r0, #0
 8003e8a:	6031      	str	r1, [r6, #0]
 8003e8c:	602b      	str	r3, [r5, #0]
 8003e8e:	b016      	add	sp, #88	@ 0x58
 8003e90:	bd70      	pop	{r4, r5, r6, pc}
 8003e92:	466a      	mov	r2, sp
 8003e94:	f000 f848 	bl	8003f28 <_fstat_r>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	dbec      	blt.n	8003e76 <__swhatbuf_r+0x12>
 8003e9c:	9901      	ldr	r1, [sp, #4]
 8003e9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003ea2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003ea6:	4259      	negs	r1, r3
 8003ea8:	4159      	adcs	r1, r3
 8003eaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003eae:	e7eb      	b.n	8003e88 <__swhatbuf_r+0x24>

08003eb0 <__smakebuf_r>:
 8003eb0:	898b      	ldrh	r3, [r1, #12]
 8003eb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eb4:	079d      	lsls	r5, r3, #30
 8003eb6:	4606      	mov	r6, r0
 8003eb8:	460c      	mov	r4, r1
 8003eba:	d507      	bpl.n	8003ecc <__smakebuf_r+0x1c>
 8003ebc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003ec0:	6023      	str	r3, [r4, #0]
 8003ec2:	6123      	str	r3, [r4, #16]
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	6163      	str	r3, [r4, #20]
 8003ec8:	b003      	add	sp, #12
 8003eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ecc:	ab01      	add	r3, sp, #4
 8003ece:	466a      	mov	r2, sp
 8003ed0:	f7ff ffc8 	bl	8003e64 <__swhatbuf_r>
 8003ed4:	9f00      	ldr	r7, [sp, #0]
 8003ed6:	4605      	mov	r5, r0
 8003ed8:	4639      	mov	r1, r7
 8003eda:	4630      	mov	r0, r6
 8003edc:	f7ff fb16 	bl	800350c <_malloc_r>
 8003ee0:	b948      	cbnz	r0, 8003ef6 <__smakebuf_r+0x46>
 8003ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ee6:	059a      	lsls	r2, r3, #22
 8003ee8:	d4ee      	bmi.n	8003ec8 <__smakebuf_r+0x18>
 8003eea:	f023 0303 	bic.w	r3, r3, #3
 8003eee:	f043 0302 	orr.w	r3, r3, #2
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	e7e2      	b.n	8003ebc <__smakebuf_r+0xc>
 8003ef6:	89a3      	ldrh	r3, [r4, #12]
 8003ef8:	6020      	str	r0, [r4, #0]
 8003efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003efe:	81a3      	strh	r3, [r4, #12]
 8003f00:	9b01      	ldr	r3, [sp, #4]
 8003f02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003f06:	b15b      	cbz	r3, 8003f20 <__smakebuf_r+0x70>
 8003f08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f0c:	4630      	mov	r0, r6
 8003f0e:	f000 f81d 	bl	8003f4c <_isatty_r>
 8003f12:	b128      	cbz	r0, 8003f20 <__smakebuf_r+0x70>
 8003f14:	89a3      	ldrh	r3, [r4, #12]
 8003f16:	f023 0303 	bic.w	r3, r3, #3
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	81a3      	strh	r3, [r4, #12]
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	431d      	orrs	r5, r3
 8003f24:	81a5      	strh	r5, [r4, #12]
 8003f26:	e7cf      	b.n	8003ec8 <__smakebuf_r+0x18>

08003f28 <_fstat_r>:
 8003f28:	b538      	push	{r3, r4, r5, lr}
 8003f2a:	4d07      	ldr	r5, [pc, #28]	@ (8003f48 <_fstat_r+0x20>)
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	4604      	mov	r4, r0
 8003f30:	4608      	mov	r0, r1
 8003f32:	4611      	mov	r1, r2
 8003f34:	602b      	str	r3, [r5, #0]
 8003f36:	f7fc fe05 	bl	8000b44 <_fstat>
 8003f3a:	1c43      	adds	r3, r0, #1
 8003f3c:	d102      	bne.n	8003f44 <_fstat_r+0x1c>
 8003f3e:	682b      	ldr	r3, [r5, #0]
 8003f40:	b103      	cbz	r3, 8003f44 <_fstat_r+0x1c>
 8003f42:	6023      	str	r3, [r4, #0]
 8003f44:	bd38      	pop	{r3, r4, r5, pc}
 8003f46:	bf00      	nop
 8003f48:	20000284 	.word	0x20000284

08003f4c <_isatty_r>:
 8003f4c:	b538      	push	{r3, r4, r5, lr}
 8003f4e:	4d06      	ldr	r5, [pc, #24]	@ (8003f68 <_isatty_r+0x1c>)
 8003f50:	2300      	movs	r3, #0
 8003f52:	4604      	mov	r4, r0
 8003f54:	4608      	mov	r0, r1
 8003f56:	602b      	str	r3, [r5, #0]
 8003f58:	f7fc fe04 	bl	8000b64 <_isatty>
 8003f5c:	1c43      	adds	r3, r0, #1
 8003f5e:	d102      	bne.n	8003f66 <_isatty_r+0x1a>
 8003f60:	682b      	ldr	r3, [r5, #0]
 8003f62:	b103      	cbz	r3, 8003f66 <_isatty_r+0x1a>
 8003f64:	6023      	str	r3, [r4, #0]
 8003f66:	bd38      	pop	{r3, r4, r5, pc}
 8003f68:	20000284 	.word	0x20000284

08003f6c <_init>:
 8003f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6e:	bf00      	nop
 8003f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f72:	bc08      	pop	{r3}
 8003f74:	469e      	mov	lr, r3
 8003f76:	4770      	bx	lr

08003f78 <_fini>:
 8003f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7a:	bf00      	nop
 8003f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f7e:	bc08      	pop	{r3}
 8003f80:	469e      	mov	lr, r3
 8003f82:	4770      	bx	lr
