-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_0_V_full_n : IN STD_LOGIC;
    outImg_V_val_0_V_write : OUT STD_LOGIC;
    outImg_V_val_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_1_V_full_n : IN STD_LOGIC;
    outImg_V_val_1_V_write : OUT STD_LOGIC;
    outImg_V_val_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_2_V_full_n : IN STD_LOGIC;
    outImg_V_val_2_V_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rampStart : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outImg_V_val_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal outImg_V_val_1_V_blk_n : STD_LOGIC;
    signal outImg_V_val_2_V_blk_n : STD_LOGIC;
    signal x_reg_283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter1_x_reg_283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal outImg_V_val_0_V1_status : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_441 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal patternId_read_read_fu_240_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_445 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal exitcond3_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_2_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_2_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal outpix_val_0_V_5_reg_727 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_1_V_16_reg_732 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_2_V_15_reg_737 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal grp_tpgPatternCheckerBoa_fu_295_ap_start : STD_LOGIC;
    signal grp_tpgPatternCheckerBoa_fu_295_ap_done : STD_LOGIC;
    signal grp_tpgPatternCheckerBoa_fu_295_ap_idle : STD_LOGIC;
    signal grp_tpgPatternCheckerBoa_fu_295_ap_ready : STD_LOGIC;
    signal grp_tpgPatternCheckerBoa_fu_295_ap_ce : STD_LOGIC;
    signal grp_tpgPatternCheckerBoa_fu_295_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCheckerBoa_fu_295_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCheckerBoa_fu_295_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternTartanColo_fu_328_ap_start : STD_LOGIC;
    signal grp_tpgPatternTartanColo_fu_328_ap_done : STD_LOGIC;
    signal grp_tpgPatternTartanColo_fu_328_ap_idle : STD_LOGIC;
    signal grp_tpgPatternTartanColo_fu_328_ap_ready : STD_LOGIC;
    signal grp_tpgPatternTartanColo_fu_328_ap_ce : STD_LOGIC;
    signal grp_tpgPatternTartanColo_fu_328_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternTartanColo_fu_328_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternTartanColo_fu_328_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_361_ap_start : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_361_ap_done : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_361_ap_idle : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_361_ap_ready : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_361_ap_ce : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_361_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_361_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_361_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternColorBars_fu_382_ap_start : STD_LOGIC;
    signal grp_tpgPatternColorBars_fu_382_ap_done : STD_LOGIC;
    signal grp_tpgPatternColorBars_fu_382_ap_idle : STD_LOGIC;
    signal grp_tpgPatternColorBars_fu_382_ap_ready : STD_LOGIC;
    signal grp_tpgPatternColorBars_fu_382_ap_ce : STD_LOGIC;
    signal grp_tpgPatternColorBars_fu_382_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternColorBars_fu_382_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternColorBars_fu_382_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_406_ap_start : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_406_ap_done : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_406_ap_idle : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_406_ap_ready : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_406_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_406_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_406_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_406_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_419_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidBlack_fu_419_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_reg_271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_phi_mux_x_phi_fu_287_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_tpgPatternColorBars_fu_382_ap_start : STD_LOGIC := '0';
    signal ap_reg_call_ret15_tpgPRBS_fu_406_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start : STD_LOGIC := '0';
    signal outImg_V_val_0_V1_update : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_s_fu_474_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_0_V_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_V_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_2_V_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component design_1_v_tpg_0_0_tpgPatternCheckerBoa IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternTartanColo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternColorBars IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPRBS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_tpgPatternSolidBlack IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_tpgPatternCheckerBoa_fu_295 : component design_1_v_tpg_0_0_tpgPatternCheckerBoa
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternCheckerBoa_fu_295_ap_start,
        ap_done => grp_tpgPatternCheckerBoa_fu_295_ap_done,
        ap_idle => grp_tpgPatternCheckerBoa_fu_295_ap_idle,
        ap_ready => grp_tpgPatternCheckerBoa_fu_295_ap_ready,
        ap_ce => grp_tpgPatternCheckerBoa_fu_295_ap_ce,
        y => y_reg_271,
        x => x_reg_283,
        width => width,
        height => height,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternCheckerBoa_fu_295_ap_return_0,
        ap_return_1 => grp_tpgPatternCheckerBoa_fu_295_ap_return_1,
        ap_return_2 => grp_tpgPatternCheckerBoa_fu_295_ap_return_2);

    grp_tpgPatternTartanColo_fu_328 : component design_1_v_tpg_0_0_tpgPatternTartanColo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternTartanColo_fu_328_ap_start,
        ap_done => grp_tpgPatternTartanColo_fu_328_ap_done,
        ap_idle => grp_tpgPatternTartanColo_fu_328_ap_idle,
        ap_ready => grp_tpgPatternTartanColo_fu_328_ap_ready,
        ap_ce => grp_tpgPatternTartanColo_fu_328_ap_ce,
        y => y_reg_271,
        x => x_reg_283,
        width => width,
        height => height,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternTartanColo_fu_328_ap_return_0,
        ap_return_1 => grp_tpgPatternTartanColo_fu_328_ap_return_1,
        ap_return_2 => grp_tpgPatternTartanColo_fu_328_ap_return_2);

    grp_tpgPatternCrossHatch_fu_361 : component design_1_v_tpg_0_0_tpgPatternCrossHatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternCrossHatch_fu_361_ap_start,
        ap_done => grp_tpgPatternCrossHatch_fu_361_ap_done,
        ap_idle => grp_tpgPatternCrossHatch_fu_361_ap_idle,
        ap_ready => grp_tpgPatternCrossHatch_fu_361_ap_ready,
        ap_ce => grp_tpgPatternCrossHatch_fu_361_ap_ce,
        y => y_reg_271,
        x => ap_reg_pp0_iter1_x_reg_283,
        width => width,
        height => height,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternCrossHatch_fu_361_ap_return_0,
        ap_return_1 => grp_tpgPatternCrossHatch_fu_361_ap_return_1,
        ap_return_2 => grp_tpgPatternCrossHatch_fu_361_ap_return_2);

    grp_tpgPatternColorBars_fu_382 : component design_1_v_tpg_0_0_tpgPatternColorBars
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternColorBars_fu_382_ap_start,
        ap_done => grp_tpgPatternColorBars_fu_382_ap_done,
        ap_idle => grp_tpgPatternColorBars_fu_382_ap_idle,
        ap_ready => grp_tpgPatternColorBars_fu_382_ap_ready,
        ap_ce => grp_tpgPatternColorBars_fu_382_ap_ce,
        x => ap_reg_pp0_iter1_x_reg_283,
        width => width,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternColorBars_fu_382_ap_return_0,
        ap_return_1 => grp_tpgPatternColorBars_fu_382_ap_return_1,
        ap_return_2 => grp_tpgPatternColorBars_fu_382_ap_return_2);

    call_ret15_tpgPRBS_fu_406 : component design_1_v_tpg_0_0_tpgPRBS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret15_tpgPRBS_fu_406_ap_start,
        ap_done => call_ret15_tpgPRBS_fu_406_ap_done,
        ap_idle => call_ret15_tpgPRBS_fu_406_ap_idle,
        ap_ready => call_ret15_tpgPRBS_fu_406_ap_ready,
        x => ap_reg_pp0_iter1_x_reg_283,
        color => colorFormat,
        ap_return_0 => call_ret15_tpgPRBS_fu_406_ap_return_0,
        ap_return_1 => call_ret15_tpgPRBS_fu_406_ap_return_1,
        ap_return_2 => call_ret15_tpgPRBS_fu_406_ap_return_2,
        ap_ce => call_ret15_tpgPRBS_fu_406_ap_ce);

    grp_tpgPatternSolidBlack_fu_419 : component design_1_v_tpg_0_0_tpgPatternSolidBlack
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidBlack_fu_419_ap_start,
        ap_done => grp_tpgPatternSolidBlack_fu_419_ap_done,
        ap_idle => grp_tpgPatternSolidBlack_fu_419_ap_idle,
        ap_ready => grp_tpgPatternSolidBlack_fu_419_ap_ready,
        ap_ce => grp_tpgPatternSolidBlack_fu_419_ap_ce,
        x => x_reg_283,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidBlack_fu_419_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidBlack_fu_419_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_459_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond3_fu_459_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((exitcond3_fu_459_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_call_ret15_tpgPRBS_fu_406_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_call_ret15_tpgPRBS_fu_406_ap_start <= ap_const_logic_0;
            else
                if (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_reg_call_ret15_tpgPRBS_fu_406_ap_start <= ap_const_logic_1;
                elsif ((call_ret15_tpgPRBS_fu_406_ap_ready = ap_const_logic_1)) then 
                    ap_reg_call_ret15_tpgPRBS_fu_406_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start <= ap_const_logic_0;
            else
                if (((patternId_read_read_fu_240_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternCheckerBoa_fu_295_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternColorBars_fu_382_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternColorBars_fu_382_ap_start <= ap_const_logic_0;
            else
                if (((patternId_read_read_fu_240_p2 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_reg_grp_tpgPatternColorBars_fu_382_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternColorBars_fu_382_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternColorBars_fu_382_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start <= ap_const_logic_0;
            else
                if (((patternId_read_read_fu_240_p2 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternCrossHatch_fu_361_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start <= ap_const_logic_0;
            else
                if ((((patternId_read_read_fu_240_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                    ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidBlack_fu_419_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start <= ap_const_logic_0;
            else
                if (((patternId_read_read_fu_240_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternTartanColo_fu_328_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tmp_val_0_V_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_240_p2 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_0_V_fu_216 <= grp_tpgPatternColorBars_fu_382_ap_return_0;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_0_V_fu_216 <= grp_tpgPatternTartanColo_fu_328_ap_return_0;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_0_V_fu_216 <= grp_tpgPatternCrossHatch_fu_361_ap_return_0;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_0_V_fu_216 <= grp_tpgPatternCheckerBoa_fu_295_ap_return_0;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_0_V_fu_216 <= outpix_val_0_V_5_reg_727;
            elsif ((((patternId_read_read_fu_240_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                tmp_val_0_V_fu_216 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    tmp_val_1_V_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_240_p2 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_1_V_fu_220 <= grp_tpgPatternColorBars_fu_382_ap_return_1;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_1_V_fu_220 <= grp_tpgPatternTartanColo_fu_328_ap_return_1;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_1_V_fu_220 <= grp_tpgPatternCrossHatch_fu_361_ap_return_1;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_1_V_fu_220 <= grp_tpgPatternCheckerBoa_fu_295_ap_return_1;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_1_V_fu_220 <= outpix_val_1_V_16_reg_732;
            elsif ((((patternId_read_read_fu_240_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                tmp_val_1_V_fu_220 <= reg_441;
            end if; 
        end if;
    end process;

    tmp_val_2_V_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_240_p2 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_2_V_fu_224 <= grp_tpgPatternColorBars_fu_382_ap_return_2;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_2_V_fu_224 <= grp_tpgPatternTartanColo_fu_328_ap_return_2;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_2_V_fu_224 <= grp_tpgPatternCrossHatch_fu_361_ap_return_2;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_2_V_fu_224 <= grp_tpgPatternCheckerBoa_fu_295_ap_return_2;
            elsif (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                tmp_val_2_V_fu_224 <= outpix_val_2_V_15_reg_737;
            elsif ((((patternId_read_read_fu_240_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                tmp_val_2_V_fu_224 <= reg_445;
            end if; 
        end if;
    end process;

    x_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_459_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                x_reg_283 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_reg_718 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                x_reg_283 <= x_2_reg_722;
            end if; 
        end if;
    end process;

    y_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                y_reg_271 <= y_2_reg_713;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_reg_271 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond_reg_718 <= exitcond_reg_718;
                ap_reg_pp0_iter1_x_reg_283 <= x_reg_283;
                exitcond_reg_718 <= exitcond_fu_485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_exitcond_reg_718 <= ap_reg_pp0_iter1_exitcond_reg_718;
                ap_reg_pp0_iter3_exitcond_reg_718 <= ap_reg_pp0_iter2_exitcond_reg_718;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_0_V_5_reg_727 <= call_ret15_tpgPRBS_fu_406_ap_return_0;
                outpix_val_1_V_16_reg_732 <= call_ret15_tpgPRBS_fu_406_ap_return_1;
                outpix_val_2_V_15_reg_737 <= call_ret15_tpgPRBS_fu_406_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_459_p2 = ap_const_lv1_1))) then
                rampStart <= tmp_s_fu_474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_read_read_fu_240_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((patternId_read_read_fu_240_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                reg_441 <= grp_tpgPatternSolidBlack_fu_419_ap_return_0;
                reg_445 <= grp_tpgPatternSolidBlack_fu_419_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                x_2_reg_722 <= x_2_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_2_reg_713 <= y_2_fu_464_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, exitcond3_fu_459_p2, ap_CS_fsm_state2, exitcond_fu_485_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_459_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_fu_485_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_fu_485_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_exitcond_reg_718, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_exitcond_reg_718, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_exitcond_reg_718, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(ap_reg_pp0_iter3_exitcond_reg_718, outImg_V_val_0_V1_status)
    begin
                ap_block_state7_pp0_stage0_iter4 <= ((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_fu_485_p2)
    begin
        if ((exitcond_fu_485_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond3_fu_459_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_459_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_287_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_reg_718, x_reg_283, ap_CS_fsm_pp0_stage0, x_2_reg_722, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond_reg_718 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_x_phi_fu_287_p4 <= x_2_reg_722;
        else 
            ap_phi_mux_x_phi_fu_287_p4 <= x_reg_283;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond3_fu_459_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_459_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ret15_tpgPRBS_fu_406_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_240_p2)
    begin
        if (((patternId_read_read_fu_240_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret15_tpgPRBS_fu_406_ap_ce <= ap_const_logic_1;
        else 
            call_ret15_tpgPRBS_fu_406_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret15_tpgPRBS_fu_406_ap_start <= ap_reg_call_ret15_tpgPRBS_fu_406_ap_start;
    exitcond3_fu_459_p2 <= "1" when (y_reg_271 = height) else "0";
    exitcond_fu_485_p2 <= "1" when (ap_phi_mux_x_phi_fu_287_p4 = width) else "0";

    grp_tpgPatternCheckerBoa_fu_295_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_240_p2)
    begin
        if (((patternId_read_read_fu_240_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternCheckerBoa_fu_295_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternCheckerBoa_fu_295_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternCheckerBoa_fu_295_ap_start <= ap_reg_grp_tpgPatternCheckerBoa_fu_295_ap_start;

    grp_tpgPatternColorBars_fu_382_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_240_p2)
    begin
        if (((patternId_read_read_fu_240_p2 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternColorBars_fu_382_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternColorBars_fu_382_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternColorBars_fu_382_ap_start <= ap_reg_grp_tpgPatternColorBars_fu_382_ap_start;

    grp_tpgPatternCrossHatch_fu_361_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_240_p2)
    begin
        if (((patternId_read_read_fu_240_p2 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternCrossHatch_fu_361_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternCrossHatch_fu_361_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternCrossHatch_fu_361_ap_start <= ap_reg_grp_tpgPatternCrossHatch_fu_361_ap_start;

    grp_tpgPatternSolidBlack_fu_419_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternSolidBlack_fu_419_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidBlack_fu_419_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidBlack_fu_419_ap_start <= ap_reg_grp_tpgPatternSolidBlack_fu_419_ap_start;

    grp_tpgPatternTartanColo_fu_328_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_240_p2)
    begin
        if (((patternId_read_read_fu_240_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternTartanColo_fu_328_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternTartanColo_fu_328_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternTartanColo_fu_328_ap_start <= ap_reg_grp_tpgPatternTartanColo_fu_328_ap_start;
    outImg_V_val_0_V1_status <= (outImg_V_val_2_V_full_n and outImg_V_val_1_V_full_n and outImg_V_val_0_V_full_n);

    outImg_V_val_0_V1_update_assign_proc : process(ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_exitcond_reg_718, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            outImg_V_val_0_V1_update <= ap_const_logic_1;
        else 
            outImg_V_val_0_V1_update <= ap_const_logic_0;
        end if; 
    end process;


    outImg_V_val_0_V_blk_n_assign_proc : process(outImg_V_val_0_V_full_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_reg_pp0_iter3_exitcond_reg_718)
    begin
        if (((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            outImg_V_val_0_V_blk_n <= outImg_V_val_0_V_full_n;
        else 
            outImg_V_val_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_0_V_din <= tmp_val_0_V_fu_216;
    outImg_V_val_0_V_write <= outImg_V_val_0_V1_update;

    outImg_V_val_1_V_blk_n_assign_proc : process(outImg_V_val_1_V_full_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_reg_pp0_iter3_exitcond_reg_718)
    begin
        if (((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            outImg_V_val_1_V_blk_n <= outImg_V_val_1_V_full_n;
        else 
            outImg_V_val_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_1_V_din <= tmp_val_1_V_fu_220;
    outImg_V_val_1_V_write <= outImg_V_val_0_V1_update;

    outImg_V_val_2_V_blk_n_assign_proc : process(outImg_V_val_2_V_full_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, ap_reg_pp0_iter3_exitcond_reg_718)
    begin
        if (((ap_reg_pp0_iter3_exitcond_reg_718 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            outImg_V_val_2_V_blk_n <= outImg_V_val_2_V_full_n;
        else 
            outImg_V_val_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_2_V_din <= tmp_val_2_V_fu_224;
    outImg_V_val_2_V_write <= outImg_V_val_0_V1_update;
    patternId_read_read_fu_240_p2 <= patternId;
    tmp_s_fu_474_p2 <= std_logic_vector(unsigned(rampStart) + unsigned(motionSpeed));
    x_2_fu_490_p2 <= std_logic_vector(unsigned(ap_phi_mux_x_phi_fu_287_p4) + unsigned(ap_const_lv16_1));
    y_2_fu_464_p2 <= std_logic_vector(unsigned(y_reg_271) + unsigned(ap_const_lv16_1));
end behav;
