INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fongen/vivadoSync/timingSequence/timingSequence.srcs/sources_1/new/ramSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ramSimulation
WARNING: [VRFC 10-9277] overflow of 32-bit signed integer 2147483649; using -2147483647 instead [/home/fongen/vivadoSync/timingSequence/timingSequence.srcs/sources_1/new/ramSimulation.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fongen/vivadoSync/timingSequence/timingSequence.srcs/sources_1/new/timingSequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timingSequence
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fongen/vivadoSync/timingSequence/timingSequence.srcs/sim_1/new/tb_timingSequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timingSequence
