Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: pipelined_regfile_4stage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipelined_regfile_4stage.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipelined_regfile_4stage"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : pipelined_regfile_4stage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : No
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/regfile.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 2.
Parsing module <regfile>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/PC.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 1.
Parsing module <PC1>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 1.
Parsing module <memory>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/ID_EXEstage.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 1.
Parsing module <ID_EXE_stage>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/EXE_WBstage.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 1.
Parsing module <EXE_WB_stage>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/control.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 3.
Parsing module <control>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/alu.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/pipelined_regfile_4stage.v" into library work
Parsing verilog file "C:\Users\HTANANDA001\Downloads\lab3\lab3_codes\Four stage pipeline codes\/define.v" included at line 2.
Parsing module <pipelined_regfile_4stage>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pipelined_regfile_4stage>.

Elaborating module <PC1>.

Elaborating module <memory>.
"C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v" Line 34. $write Opening Fileid 0\n
WARNING:HDLCompiler:816 - "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v" Line 36: System function call feof not supported
WARNING:HDLCompiler:817 - "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v" Line 49: System task fclose ignored for synthesis

Elaborating module <control>.

Elaborating module <regfile>.

Elaborating module <ID_EXE_stage>.

Elaborating module <alu>.

Elaborating module <EXE_WB_stage>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipelined_regfile_4stage>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/pipelined_regfile_4stage.v".
    Found 32-bit adder for signal <PCIN> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <pipelined_regfile_4stage> synthesized.

Synthesizing Unit <PC1>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/PC.v".
    Found 32-bit register for signal <currPC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC1> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v".
WARNING:Xst:647 - Input <fileid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 10-bit register for signal <addr_r<9:0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <memory> synthesized.

Synthesizing Unit <control>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/control.v".
    Summary:
	no macro.
Unit <control> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/regfile.v".
    Found 1024-bit register for signal <n0052>.
    Found 32-bit 32-to-1 multiplexer for signal <waddr[4]_regdata[31][31]_wide_mux_2_OUT> created at line 46.
    Found 32-bit 32-to-1 multiplexer for signal <raddr1[4]_regdata[31][31]_wide_mux_40_OUT> created at line 49.
    Found 32-bit 32-to-1 multiplexer for signal <raddr2[4]_regdata[31][31]_wide_mux_43_OUT> created at line 51.
    Found 5-bit comparator equal for signal <waddr[4]_raddr1[4]_equal_40_o> created at line 49
    Found 5-bit comparator equal for signal <waddr[4]_raddr2[4]_equal_43_o> created at line 51
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <ID_EXE_stage>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/ID_EXEstage.v".
    Found 32-bit register for signal <rdata1_out>.
    Found 32-bit register for signal <rdata2_out>.
    Found 32-bit register for signal <imm_out>.
    Found 3-bit register for signal <opcode_out>.
    Found 1-bit register for signal <alusrc_out>.
    Found 5-bit register for signal <waddr_out>.
    Summary:
	inferred 105 D-type flip-flop(s).
Unit <ID_EXE_stage> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_2_OUT> created at line 24.
    Found 32-bit adder for signal <a[31]_b[31]_add_6_OUT> created at line 29.
    Found 32x32-bit multiplier for signal <n0015> created at line 28.
    Found 32-bit 8-to-1 multiplexer for signal <out> created at line 22.
    Found 32-bit comparator lessequal for signal <n0003> created at line 27
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <EXE_WB_stage>.
    Related source file is "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/EXE_WBstage.v".
    Found 32-bit register for signal <alu_out>.
    Found 5-bit register for signal <waddr_out>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <EXE_WB_stage> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 11
 1-bit register                                        : 1
 10-bit register                                       : 1
 1024-bit register                                     : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 5-bit register                                        : 2
# Comparators                                          : 3
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 2
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <memory>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <pipelined_regfile_4stage>.
The following registers are absorbed into counter <pc/currPC>: 1 register on signal <pc/currPC>.
Unit <pipelined_regfile_4stage> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1166
 Flip-Flops                                            : 1166
# Comparators                                          : 3
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 2
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <imm_out_3> in Unit <ID_EXE_stage> is equivalent to the following 16 FFs/Latches, which will be removed : <imm_out_16> <imm_out_17> <imm_out_18> <imm_out_19> <imm_out_20> <imm_out_21> <imm_out_22> <imm_out_23> <imm_out_24> <imm_out_25> <imm_out_26> <imm_out_27> <imm_out_28> <imm_out_29> <imm_out_30> <imm_out_31> 

Optimizing unit <ID_EXE_stage> ...

Optimizing unit <EXE_WB_stage> ...

Optimizing unit <pipelined_regfile_4stage> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipelined_regfile_4stage, actual ratio is 150.
Optimizing block <pipelined_regfile_4stage> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <pipelined_regfile_4stage>, final ratio is 153.
FlipFlop PIPE1/alusrc_out has been replicated 17 time(s)
FlipFlop PIPE1/imm_out_10 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_11 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_12 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_14 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_3 has been replicated 8 time(s)
FlipFlop PIPE1/imm_out_5 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_7 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_8 has been replicated 1 time(s)
FlipFlop PIPE1/imm_out_9 has been replicated 1 time(s)
FlipFlop PIPE1/rdata1_out_0 has been replicated 2 time(s)
FlipFlop PIPE1/rdata1_out_1 has been replicated 2 time(s)
FlipFlop PIPE1/rdata1_out_2 has been replicated 2 time(s)
FlipFlop PIPE1/rdata1_out_3 has been replicated 2 time(s)
FlipFlop PIPE1/rdata1_out_4 has been replicated 1 time(s)
FlipFlop PIPE1/rdata1_out_5 has been replicated 1 time(s)
FlipFlop PIPE1/rdata1_out_6 has been replicated 1 time(s)
FlipFlop PIPE1/rdata1_out_7 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_10 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_11 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_12 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_14 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_3 has been replicated 2 time(s)
FlipFlop PIPE1/rdata2_out_5 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_7 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_8 has been replicated 1 time(s)
FlipFlop PIPE1/rdata2_out_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1237
 Flip-Flops                                            : 1237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipelined_regfile_4stage.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3964
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 225
#      LUT3                        : 1128
#      LUT4                        : 334
#      LUT5                        : 50
#      LUT6                        : 963
#      MUXCY                       : 573
#      MUXF7                       : 65
#      VCC                         : 1
#      XORCY                       : 592
# FlipFlops/Latches                : 1237
#      FDR                         : 1234
#      FDS                         : 3
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 335
#      IBUF                        : 1
#      OBUF                        : 334

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1237  out of   4800    25%  
 Number of Slice LUTs:                 2732  out of   2400   113% (*) 
    Number used as Logic:              2732  out of   2400   113% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2802
   Number with an unused Flip Flop:    1565  out of   2802    55%  
   Number with an unused LUT:            70  out of   2802     2%  
   Number of fully used LUT-FF pairs:  1167  out of   2802    41%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         336
 Number of bonded IOBs:                 336  out of    132   254% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     12    16%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1239  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.137ns (Maximum Frequency: 109.443MHz)
   Minimum input arrival time before clock: 3.916ns
   Maximum output required time after clock: 12.222ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.137ns (frequency: 109.443MHz)
  Total number of paths / destination ports: 84880496 / 1257
-------------------------------------------------------------------------
Delay:               9.137ns (Levels of Logic = 36)
  Source:            PIPE1/rdata2_out_6 (FF)
  Destination:       PIPE2/alu_out_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PIPE1/rdata2_out_6 to PIPE2/alu_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.447   1.176  PIPE1/rdata2_out_6 (PIPE1/rdata2_out_6)
     LUT3:I1->O           10   0.203   0.857  Mmux_rdata2_imm_ID_EXE291_1 (Mmux_rdata2_imm_ID_EXE291)
     LUT6:I5->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd13_lut<3> (ALU0/Mmult_n0015_Madd13_lut<3>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd13_cy<3> (ALU0/Mmult_n0015_Madd13_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<4> (ALU0/Mmult_n0015_Madd13_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<5> (ALU0/Mmult_n0015_Madd13_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<6> (ALU0/Mmult_n0015_Madd13_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<7> (ALU0/Mmult_n0015_Madd13_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<8> (ALU0/Mmult_n0015_Madd13_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<9> (ALU0/Mmult_n0015_Madd13_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<10> (ALU0/Mmult_n0015_Madd13_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<11> (ALU0/Mmult_n0015_Madd13_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<12> (ALU0/Mmult_n0015_Madd13_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<13> (ALU0/Mmult_n0015_Madd13_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<14> (ALU0/Mmult_n0015_Madd13_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<15> (ALU0/Mmult_n0015_Madd13_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<16> (ALU0/Mmult_n0015_Madd13_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<17> (ALU0/Mmult_n0015_Madd13_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<18> (ALU0/Mmult_n0015_Madd13_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<19> (ALU0/Mmult_n0015_Madd13_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<20> (ALU0/Mmult_n0015_Madd13_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<21> (ALU0/Mmult_n0015_Madd13_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<22> (ALU0/Mmult_n0015_Madd13_cy<22>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd13_xor<23> (ALU0/Mmult_n0015_Madd_2713)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd21_lut<23> (ALU0/Mmult_n0015_Madd21_lut<23>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd21_cy<23> (ALU0/Mmult_n0015_Madd21_cy<23>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd21_xor<24> (ALU0/Mmult_n0015_Madd_2821)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd26_lut<24> (ALU0/Mmult_n0015_Madd26_lut<24>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd26_cy<24> (ALU0/Mmult_n0015_Madd26_cy<24>)
     XORCY:CI->O           1   0.180   0.684  ALU0/Mmult_n0015_Madd26_xor<25> (ALU0/Mmult_n0015_Madd_2926)
     LUT2:I0->O            1   0.203   0.000  ALU0/Mmult_n0015_Madd29_lut<29> (ALU0/Mmult_n0015_Madd29_lut<29>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd29_cy<29> (ALU0/Mmult_n0015_Madd29_cy<29>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd29_xor<30> (ALU0/Mmult_n0015_Madd_3029)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd30_lut<30> (ALU0/Mmult_n0015_Madd30_lut<30>)
     MUXCY:S->O            0   0.172   0.000  ALU0/Mmult_n0015_Madd30_cy<30> (ALU0/Mmult_n0015_Madd30_cy<30>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd30_xor<31> (ALU0/n0015<31>)
     LUT6:I5->O            2   0.205   0.000  ALU0/Mmux_out252 (aluout_31_OBUF)
     FDR:D                     0.102          PIPE2/alu_out_31
    ----------------------------------------
    Total                      9.137ns (4.101ns logic, 5.036ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1237 / 1237
-------------------------------------------------------------------------
Offset:              3.916ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pc/currPC_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc/currPC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1237   1.222   2.264  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          pc/currPC_0
    ----------------------------------------
    Total                      3.916ns (1.652ns logic, 2.264ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 84871486 / 334
-------------------------------------------------------------------------
Offset:              12.222ns (Levels of Logic = 37)
  Source:            PIPE1/rdata2_out_6 (FF)
  Destination:       aluout<31> (PAD)
  Source Clock:      clk rising

  Data Path: PIPE1/rdata2_out_6 to aluout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.447   1.176  PIPE1/rdata2_out_6 (PIPE1/rdata2_out_6)
     LUT3:I1->O           10   0.203   0.857  Mmux_rdata2_imm_ID_EXE291_1 (Mmux_rdata2_imm_ID_EXE291)
     LUT6:I5->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd13_lut<3> (ALU0/Mmult_n0015_Madd13_lut<3>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd13_cy<3> (ALU0/Mmult_n0015_Madd13_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<4> (ALU0/Mmult_n0015_Madd13_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<5> (ALU0/Mmult_n0015_Madd13_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<6> (ALU0/Mmult_n0015_Madd13_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<7> (ALU0/Mmult_n0015_Madd13_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<8> (ALU0/Mmult_n0015_Madd13_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<9> (ALU0/Mmult_n0015_Madd13_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<10> (ALU0/Mmult_n0015_Madd13_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<11> (ALU0/Mmult_n0015_Madd13_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<12> (ALU0/Mmult_n0015_Madd13_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<13> (ALU0/Mmult_n0015_Madd13_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<14> (ALU0/Mmult_n0015_Madd13_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<15> (ALU0/Mmult_n0015_Madd13_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<16> (ALU0/Mmult_n0015_Madd13_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<17> (ALU0/Mmult_n0015_Madd13_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<18> (ALU0/Mmult_n0015_Madd13_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<19> (ALU0/Mmult_n0015_Madd13_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<20> (ALU0/Mmult_n0015_Madd13_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<21> (ALU0/Mmult_n0015_Madd13_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ALU0/Mmult_n0015_Madd13_cy<22> (ALU0/Mmult_n0015_Madd13_cy<22>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd13_xor<23> (ALU0/Mmult_n0015_Madd_2713)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd21_lut<23> (ALU0/Mmult_n0015_Madd21_lut<23>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd21_cy<23> (ALU0/Mmult_n0015_Madd21_cy<23>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd21_xor<24> (ALU0/Mmult_n0015_Madd_2821)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd26_lut<24> (ALU0/Mmult_n0015_Madd26_lut<24>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd26_cy<24> (ALU0/Mmult_n0015_Madd26_cy<24>)
     XORCY:CI->O           1   0.180   0.684  ALU0/Mmult_n0015_Madd26_xor<25> (ALU0/Mmult_n0015_Madd_2926)
     LUT2:I0->O            1   0.203   0.000  ALU0/Mmult_n0015_Madd29_lut<29> (ALU0/Mmult_n0015_Madd29_lut<29>)
     MUXCY:S->O            1   0.172   0.000  ALU0/Mmult_n0015_Madd29_cy<29> (ALU0/Mmult_n0015_Madd29_cy<29>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd29_xor<30> (ALU0/Mmult_n0015_Madd_3029)
     LUT2:I1->O            1   0.205   0.000  ALU0/Mmult_n0015_Madd30_lut<30> (ALU0/Mmult_n0015_Madd30_lut<30>)
     MUXCY:S->O            0   0.172   0.000  ALU0/Mmult_n0015_Madd30_cy<30> (ALU0/Mmult_n0015_Madd30_cy<30>)
     XORCY:CI->O           1   0.180   0.580  ALU0/Mmult_n0015_Madd30_xor<31> (ALU0/n0015<31>)
     LUT6:I5->O            2   0.205   0.616  ALU0/Mmux_out252 (aluout_31_OBUF)
     OBUF:I->O                 2.571          aluout_31_OBUF (aluout<31>)
    ----------------------------------------
    Total                     12.222ns (6.570ns logic, 5.652ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.137|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.50 secs
 
--> 

Total memory usage is 283460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

