# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../project_2/project_2.srcs/sources_1/new/SREG.v"
verilog xil_defaultlib  "../../../../project_2/project_2.srcs/sources_1/new/SADD.v"
verilog xil_defaultlib  "../../../../../circuit4.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
