# Verilog-NAND
This trove consists of verilog code,RTL,simulation output,testbench of NAND gate in all three levels of modeling(gate level,data flow and behavioral model)

gnand - gate level verilog code

gnandtest - gate level testbench

gnand simulation - gate level simulation output

gnand.pdf - gate level RTL structure

dnand - data flow verilog code

dnandtest - data flow testbench

dnand simulation - data flow simulation output

dnand.pdf - data flow RTL structure

bnand - behavioral level verilog code

bnandtest - behavioral level testbench

bnand simulation - behavioral level simulation output

bnand.pdf - behavioral level RTL structure
