# CSE-Bubble
32-bit single cycle processor implementation using Verilog
