git clone --depth 1 --no-tags https://github.com/rzhang2285/Coppelia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162856122
git clone --depth 1 --no-tags https://github.com/damdoy/simple_riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163759920
git clone --depth 1 --no-tags https://github.com/AdityaGovardhan/FPGA-SVPWM-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164284485
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-GnG_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166622587
git clone --depth 1 --no-tags https://github.com/f-secure-foundry/jobun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164670067
git clone --depth 1 --no-tags https://github.com/Nancy-Chauhan/HDMI-data-streams-Spartan-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163662747
git clone --depth 1 --no-tags https://github.com/charkster/spi_slave_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163481941
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/FusionAccel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165217789
git clone --depth 1 --no-tags https://github.com/Icenowy/bfcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166085290
git clone --depth 1 --no-tags https://github.com/CountingLogic/ECG-Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164319248
git clone --depth 1 --no-tags https://github.com/makaimann/ride-core-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162607766
git clone --depth 1 --no-tags https://github.com/lawrie/hdmi_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163687806
git clone --depth 1 --no-tags https://github.com/laszloC/Thesis_SGM_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164207906
git clone --depth 1 --no-tags https://github.com/Arkowski24/sdram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163620870
git clone --depth 1 --no-tags https://github.com/Verdvana/Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163496805
git clone --depth 1 --no-tags https://github.com/Akhil-Yada/Adaptive-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164030625
git clone --depth 1 --no-tags https://github.com/im-tomu/fomu-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163832361
git clone --depth 1 --no-tags https://github.com/Keytoyze/FPGA-SuperMario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164876227
git clone --depth 1 --no-tags https://github.com/zzemu-cn/LASER310_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166558975
git clone --depth 1 --no-tags https://github.com/LutingWang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166524459
git clone --depth 1 --no-tags https://github.com/dormando/verilog-raycaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163728837
git clone --depth 1 --no-tags https://github.com/haykp/UDEMY_AXI_InfrastructureBasedonXilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166504218
git clone --depth 1 --no-tags https://github.com/IvanaXu/MyLearn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165160692
git clone --depth 1 --no-tags https://github.com/simonace/deep-learning-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162517368
git clone --depth 1 --no-tags https://github.com/NayanaBannur/8-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165400973
git clone --depth 1 --no-tags https://github.com/Shilong1210/Adaptive-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163213196
git clone --depth 1 --no-tags https://github.com/ahesse93/PyRPL-Modification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165697764
git clone --depth 1 --no-tags https://github.com/ComradeProgrammer/Verilog_MIPS_CPU_BUAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166661632
git clone --depth 1 --no-tags https://github.com/chhss17/Accelator_conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166740576
git clone --depth 1 --no-tags https://github.com/emard/prjtrellis-picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163900272
git clone --depth 1 --no-tags https://github.com/styczynski/fpga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165846232
git clone --depth 1 --no-tags https://github.com/alpha1027/jpeg_ls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163119564
git clone --depth 1 --no-tags https://github.com/eupn/siphash-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166981199
git clone --depth 1 --no-tags https://github.com/hbdeng/FreeModbus_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166253634
git clone --depth 1 --no-tags https://github.com/EmreKumas/Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165247543
git clone --depth 1 --no-tags https://github.com/nicolacimmino/FunctionGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165490876
git clone --depth 1 --no-tags https://github.com/hxfycy/1024-point-fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166004881
git clone --depth 1 --no-tags https://github.com/stffrdhrn/mor1kx-generic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164248026
git clone --depth 1 --no-tags https://github.com/ahn-github/dnnbp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165967345
git clone --depth 1 --no-tags https://github.com/meerstern/HDMI_BearkOut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166492247
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Orao_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163682220
git clone --depth 1 --no-tags https://github.com/doowzs/BuggyOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163273736
git clone --depth 1 --no-tags https://github.com/gsoosk/MIPS-MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163446452
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/pano_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162924824
git clone --depth 1 --no-tags https://github.com/ThunderMikey/poets_digital_circuit_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164160953
git clone --depth 1 --no-tags https://github.com/shuaitq/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166945863
git clone --depth 1 --no-tags https://github.com/LEAUQEAAN/e203_Four-stageToFive-stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164785393
git clone --depth 1 --no-tags https://github.com/semahawk/icarium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164484080
git clone --depth 1 --no-tags https://github.com/shijingz/2-core-MIPS-R10K-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166602028
git clone --depth 1 --no-tags https://github.com/Jordi-Jaspers/ARMv8_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163446101
git clone --depth 1 --no-tags https://github.com/qxdn/Taxi-fare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162777284
git clone --depth 1 --no-tags https://github.com/marsohod4you/Led-control-WS2812B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163058769
git clone --depth 1 --no-tags https://github.com/abbati-simone/Yoshis-Nightmare-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165873996
git clone --depth 1 --no-tags https://github.com/gongfna/npu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166845810
git clone --depth 1 --no-tags https://github.com/AndrewCapon/Ultra96FanControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163580464
git clone --depth 1 --no-tags https://github.com/billswartz7/utd-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166282012
git clone --depth 1 --no-tags https://github.com/GoogleFellow/ADC128S022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166637279
git clone --depth 1 --no-tags https://github.com/LutingWang/CPU_monocycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166236953
git clone --depth 1 --no-tags https://github.com/esden/icebreaker-temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162765475
git clone --depth 1 --no-tags https://github.com/DTennant/fpga_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162993406
git clone --depth 1 --no-tags https://github.com/Jaina-96/5stage-pipeline-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163111341
git clone --depth 1 --no-tags https://github.com/BooooL/FPGA-HDMI-Image-Overlay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162874044
git clone --depth 1 --no-tags https://github.com/2php/downsampling_processor_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162878461
git clone --depth 1 --no-tags https://github.com/KBurst/MIPS_Pro_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163048020
git clone --depth 1 --no-tags https://github.com/AkshayXPatil/MSDAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163701644
git clone --depth 1 --no-tags https://github.com/siddu1998/sem6_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166779799
git clone --depth 1 --no-tags https://github.com/LEAUQEAAN/e203_Two-stageToThree-stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164808288
git clone --depth 1 --no-tags https://github.com/stffrdhrn/de0_nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164249081
git clone --depth 1 --no-tags https://github.com/C-Elegans/ddr3_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164036740
git clone --depth 1 --no-tags https://github.com/salcanmor/SDRAM-tester-for-Papilio-Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162644945
git clone --depth 1 --no-tags https://github.com/dooly107/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163110397
git clone --depth 1 --no-tags https://github.com/jacky141283/UVM_10GbE_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163801281
git clone --depth 1 --no-tags https://github.com/HenryLittle/FPGA-LifeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165088352
git clone --depth 1 --no-tags https://github.com/Allen-Wu/EECS470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165700611
git clone --depth 1 --no-tags https://github.com/AnthonyAllwood/ARMLEGv8Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165772917
git clone --depth 1 --no-tags https://github.com/AirWSW/FPGA-Signal-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162928820
git clone --depth 1 --no-tags https://github.com/achjqz/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162693505
git clone --depth 1 --no-tags https://github.com/Inorman500/Verilog-MIDI-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163239860
git clone --depth 1 --no-tags https://github.com/fyc1007261/Naive_FPGA_img_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163659789
git clone --depth 1 --no-tags https://github.com/Elrori/DES_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163664771
git clone --depth 1 --no-tags https://github.com/stffrdhrn/micron-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164248244
git clone --depth 1 --no-tags https://github.com/NewbieOrange/DigitalDesign-AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162659820
git clone --depth 1 --no-tags https://github.com/bianca-ionescu/IDEA-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166694275
git clone --depth 1 --no-tags https://github.com/Elrori/WM8731_IIS_AVALON_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165596681
git clone --depth 1 --no-tags https://github.com/go4retro/CoCoLink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166742984
git clone --depth 1 --no-tags https://github.com/tienshaoku/IC-Design-Image-Display-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162722320
git clone --depth 1 --no-tags https://github.com/joe-legg/Calcu-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166115772
git clone --depth 1 --no-tags https://github.com/zwang79/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164500576
git clone --depth 1 --no-tags https://github.com/jerrylususu/CS207_Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163134624
git clone --depth 1 --no-tags https://github.com/gwatcha/dnn_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165347681
git clone --depth 1 --no-tags https://github.com/zwang79/Cordic-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164500024
git clone --depth 1 --no-tags https://github.com/AkshayXPatil/Physical-Layout-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163752736
git clone --depth 1 --no-tags https://github.com/Arlet/ttl-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164102137
git clone --depth 1 --no-tags https://github.com/sseryani/Verilog-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162761356
git clone --depth 1 --no-tags https://github.com/hpaneli1/BNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166877888
git clone --depth 1 --no-tags https://github.com/Phomu/MutliCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162857407
git clone --depth 1 --no-tags https://github.com/Afshari9978/verilog-vending.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165822529
git clone --depth 1 --no-tags https://github.com/jiacaiyuan/sell_machine_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165818018
