
####################################################################################
# Generated by Vivado 2014.2 built on 'Wed Jun 11 13:33:10 MDT 2014' by 'xbuild'
# Command Used: write_xdc -force -cell base ./src/xdc/base_phys.xdc
####################################################################################


####################################################################################
# Constraints from file : 'pcie_7x_0-PCIE_X0Y2.xdc'
####################################################################################

set_property LOC PCIE_X0Y2 [get_cells pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i]
set_property LOC RAMB36_X9Y74 [get_cells {pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X9Y73 [get_cells {pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X9Y71 [get_cells {pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X9Y70 [get_cells {pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}]

####################################################################################
# Constraints from file : 'rc_2000_top.xdc'
####################################################################################

set_property LOC BUFGCTRL_X0Y68 [get_cells pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y66 [get_cells pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y65 [get_cells pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y67 [get_cells pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC MMCME2_ADV_X0Y7 [get_cells pipe_clock_i/mmcm_i]
set_property LOC GTXE2_COMMON_X0Y7 [get_cells {pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i}]
set_property LOC BUFGCTRL_X0Y37 [get_cells cntl/cbusclk_bufg]
set_property LOC BUFGCTRL_X0Y71 [get_cells cntl/uclk_bufg]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]
set_property PULLUP true [get_ports sys_rst_n]
set_property PACKAGE_PIN AL36 [get_ports sys_rst_n]
set_property PACKAGE_PIN G9 [get_ports sys_clk_n]
set_property PACKAGE_PIN F4 [get_ports {pci_exp_txp[0]}]
set_property PACKAGE_PIN G2 [get_ports {pci_exp_txp[1]}]
set_property PACKAGE_PIN H4 [get_ports {pci_exp_txp[2]}]
set_property PACKAGE_PIN J2 [get_ports {pci_exp_txp[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports cbus_clk]
set_property PACKAGE_PIN AK34 [get_ports cbus_clk]
set_property IOSTANDARD LVCMOS18 [get_ports strtcmd]
set_property PACKAGE_PIN AM34 [get_ports strtcmd]
set_property IOSTANDARD LVCMOS18 [get_ports {id[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {id[1]}]
set_property PACKAGE_PIN AH34 [get_ports {id[0]}]
set_property PACKAGE_PIN AJ35 [get_ports {id[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports dval]
set_property PACKAGE_PIN AM31 [get_ports dval]
set_property PULLUP true [get_ports dval]
set_property SLEW FAST [get_ports dval]
set_property IOSTANDARD LVCMOS18 [get_ports {command[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {command[7]}]
set_property PACKAGE_PIN AM36 [get_ports {command[0]}]
set_property PACKAGE_PIN AN36 [get_ports {command[1]}]
set_property PACKAGE_PIN AJ36 [get_ports {command[2]}]
set_property PACKAGE_PIN AJ37 [get_ports {command[3]}]
set_property PACKAGE_PIN AK37 [get_ports {command[4]}]
set_property PACKAGE_PIN AL37 [get_ports {command[5]}]
set_property PACKAGE_PIN AN35 [get_ports {command[6]}]
set_property PACKAGE_PIN AP35 [get_ports {command[7]}]

####################################################################################
# Constraints from file : 'rc_2000_top_flpn.xdc'
####################################################################################

create_pblock pblock_base
add_cells_to_pblock [get_pblocks pblock_base] -top
resize_pblock [get_pblocks pblock_base] -add {SLICE_X490Y300:SLICE_X517Y399}
resize_pblock [get_pblocks pblock_base] -add {DSP48_X8Y120:DSP48_X8Y159}
resize_pblock [get_pblocks pblock_base] -add {RAMB18_X9Y120:RAMB18_X10Y159}
resize_pblock [get_pblocks pblock_base] -add {RAMB36_X9Y60:RAMB36_X10Y79}
set_property CONTAIN_ROUTING 1 [get_pblocks pblock_base]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg1[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg2[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg3[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg4[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg5[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {InReg6[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg1[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg2[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg3[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg4[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg5[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {OutReg6[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_cmd_data[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports ep_tx_cmd_full]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports ep_tx_error]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {ep_tx_tag_error[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports fifo_rst]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports pcie_int_compl]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports pcie_int_req]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_data_count[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {s6_v7_dout[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports s6_v7_empty]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports s6_v7_rd_en]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports {v7_s6_din[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports v7_s6_full]
set_property HD.PARTPIN_RANGE {SLICE_X490Y300:SLICE_X491Y399} [get_ports v7_s6_wr_en]

####################################################################################
# Constraints from file : 'rc_2000_synth.xdc'
####################################################################################

set_property IO_BUFFER_TYPE none [get_ports sys_clk_p]
set_property IO_BUFFER_TYPE none [get_ports sys_clk_n]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txp[0]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txp[1]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txp[2]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txp[3]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txn[0]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txn[1]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txn[2]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_txn[3]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxp[0]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxp[1]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxp[2]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxp[3]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxn[0]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxn[1]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxn[2]}]
set_property IO_BUFFER_TYPE none [get_ports {pci_exp_rxn[3]}]
set_property IO_BUFFER_TYPE none [get_ports {id[0]}]
set_property IO_BUFFER_TYPE none [get_ports {id[1]}]
set_property IO_BUFFER_TYPE none [get_ports strtcmd]
set_property IO_BUFFER_TYPE none [get_ports cbus_clk]
set_property IO_BUFFER_TYPE none [get_ports dval]
set_property IO_BUFFER_TYPE none [get_ports {command[0]}]
set_property IO_BUFFER_TYPE none [get_ports {command[1]}]
set_property IO_BUFFER_TYPE none [get_ports {command[2]}]
set_property IO_BUFFER_TYPE none [get_ports {command[3]}]
set_property IO_BUFFER_TYPE none [get_ports {command[4]}]
set_property IO_BUFFER_TYPE none [get_ports {command[5]}]
set_property IO_BUFFER_TYPE none [get_ports {command[6]}]
set_property IO_BUFFER_TYPE none [get_ports {command[7]}]

# User Generated miscellaneous constraints 

set_property HD.PARTITION true [current_design]
set_property HD.PARTPIN_LOCS {INT_L_X268Y379} [get_ports {InReg0[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y380} [get_ports {InReg0[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y380} [get_ports {InReg0[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y381} [get_ports {InReg0[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y381} [get_ports {InReg0[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y381} [get_ports {InReg0[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y382} [get_ports {InReg0[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y382} [get_ports {InReg0[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y383} [get_ports {InReg0[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y383} [get_ports {InReg0[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y383} [get_ports {InReg0[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y384} [get_ports {InReg0[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y384} [get_ports {InReg0[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y385} [get_ports {InReg0[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y385} [get_ports {InReg0[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y385} [get_ports {InReg0[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y386} [get_ports {InReg0[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y386} [get_ports {InReg0[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y387} [get_ports {InReg0[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y387} [get_ports {InReg0[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y387} [get_ports {InReg0[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y388} [get_ports {InReg0[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y388} [get_ports {InReg0[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y389} [get_ports {InReg0[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y389} [get_ports {InReg0[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y389} [get_ports {InReg0[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y390} [get_ports {InReg0[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y390} [get_ports {InReg0[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y391} [get_ports {InReg0[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y391} [get_ports {InReg0[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y391} [get_ports {InReg0[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y392} [get_ports {InReg0[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y380} [get_ports {OutReg0[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y380} [get_ports {OutReg0[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y380} [get_ports {OutReg0[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y381} [get_ports {OutReg0[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y381} [get_ports {OutReg0[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y382} [get_ports {OutReg0[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y382} [get_ports {OutReg0[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y382} [get_ports {OutReg0[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y383} [get_ports {OutReg0[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y383} [get_ports {OutReg0[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y384} [get_ports {OutReg0[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y384} [get_ports {OutReg0[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y384} [get_ports {OutReg0[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y385} [get_ports {OutReg0[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y385} [get_ports {OutReg0[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y386} [get_ports {OutReg0[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y386} [get_ports {OutReg0[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y386} [get_ports {OutReg0[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y387} [get_ports {OutReg0[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y387} [get_ports {OutReg0[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y388} [get_ports {OutReg0[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y388} [get_ports {OutReg0[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y388} [get_ports {OutReg0[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y389} [get_ports {OutReg0[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y389} [get_ports {OutReg0[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y390} [get_ports {OutReg0[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y390} [get_ports {OutReg0[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y390} [get_ports {OutReg0[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y391} [get_ports {OutReg0[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y391} [get_ports {OutReg0[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y392} [get_ports {OutReg0[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y392} [get_ports {OutReg0[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y376} [get_ports {Reg_Addr[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y377} [get_ports {Reg_Addr[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y377} [get_ports {Reg_Addr[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y377} [get_ports {Reg_Addr[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y377} [get_ports {Reg_Addr[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y377} [get_ports {Reg_Addr[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y378} [get_ports {Reg_Addr[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y378} [get_ports {Reg_Addr[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y309} [get_ports {Reg_Din[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y304} [get_ports {Reg_Din[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y304} [get_ports {Reg_Din[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y308} [get_ports {Reg_Din[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y309} [get_ports {Reg_Din[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y308} [get_ports {Reg_Din[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y309} [get_ports {Reg_Din[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y308} [get_ports {Reg_Din[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y308} [get_ports {Reg_Din[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y307} [get_ports {Reg_Din[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y308} [get_ports {Reg_Din[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y310} [get_ports {Reg_Din[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y307} [get_ports {Reg_Din[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y307} [get_ports {Reg_Din[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y307} [get_ports {Reg_Din[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y307} [get_ports {Reg_Din[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y306} [get_ports {Reg_Din[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y306} [get_ports {Reg_Din[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y306} [get_ports {Reg_Din[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y306} [get_ports {Reg_Din[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y305} [get_ports {Reg_Din[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y306} [get_ports {Reg_Din[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y309} [get_ports {Reg_Din[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y305} [get_ports {Reg_Din[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y305} [get_ports {Reg_Din[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y310} [get_ports {Reg_Din[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y309} [get_ports {Reg_Din[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y310} [get_ports {Reg_Din[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y304} [get_ports {Reg_Din[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y305} [get_ports {Reg_Din[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y304} [get_ports {Reg_Din[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y305} [get_ports {Reg_Din[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y304} [get_ports {Reg_Dout[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y303} [get_ports {Reg_Dout[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y303} [get_ports {Reg_Dout[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y303} [get_ports {Reg_Dout[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y303} [get_ports {Reg_Dout[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y303} [get_ports {Reg_Dout[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y302} [get_ports {Reg_Dout[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y302} [get_ports {Reg_Dout[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y302} [get_ports {Reg_Dout[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y302} [get_ports {Reg_Dout[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y302} [get_ports {Reg_Dout[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y301} [get_ports {Reg_Dout[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y301} [get_ports {Reg_Dout[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y301} [get_ports {Reg_Dout[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y301} [get_ports {Reg_Dout[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y301} [get_ports {Reg_Dout[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y300} [get_ports {Reg_Dout[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y300} [get_ports {Reg_Dout[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y300} [get_ports {Reg_Dout[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y300} [get_ports {Reg_Dout[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y300} [get_ports {Reg_Dout[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y376} [get_ports {Reg_Dout[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y376} [get_ports {Reg_Dout[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y376} [get_ports {Reg_Dout[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y376} [get_ports {Reg_Dout[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y378} [get_ports {Reg_Dout[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y378} [get_ports {Reg_Dout[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y378} [get_ports {Reg_Dout[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y379} [get_ports {Reg_Dout[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y379} [get_ports {Reg_Dout[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y379} [get_ports {Reg_Dout[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y379} [get_ports {Reg_Dout[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y311} [get_ports Reg_RE]
set_property HD.PARTPIN_LOCS {INT_L_X268Y310} [get_ports Reg_Valid]
set_property HD.PARTPIN_LOCS {INT_L_X268Y310} [get_ports Reg_WE]
set_property HD.PARTPIN_LOCS {INT_L_X268Y339} [get_ports {ep_rxd_m_tdata[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y339} [get_ports {ep_rxd_m_tdata[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y343} [get_ports {ep_rxd_m_tdata[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y342} [get_ports {ep_rxd_m_tdata[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y339} [get_ports {ep_rxd_m_tdata[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y341} [get_ports {ep_rxd_m_tdata[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y344} [get_ports {ep_rxd_m_tdata[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y348} [get_ports {ep_rxd_m_tdata[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y346} [get_ports {ep_rxd_m_tdata[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y341} [get_ports {ep_rxd_m_tdata[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y344} [get_ports {ep_rxd_m_tdata[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y340} [get_ports {ep_rxd_m_tdata[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y340} [get_ports {ep_rxd_m_tdata[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y346} [get_ports {ep_rxd_m_tdata[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y340} [get_ports {ep_rxd_m_tdata[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y348} [get_ports {ep_rxd_m_tdata[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y344} [get_ports {ep_rxd_m_tdata[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y348} [get_ports {ep_rxd_m_tdata[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y345} [get_ports {ep_rxd_m_tdata[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y346} [get_ports {ep_rxd_m_tdata[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y348} [get_ports {ep_rxd_m_tdata[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y346} [get_ports {ep_rxd_m_tdata[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y339} [get_ports {ep_rxd_m_tdata[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y348} [get_ports {ep_rxd_m_tdata[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y346} [get_ports {ep_rxd_m_tdata[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y343} [get_ports {ep_rxd_m_tdata[32]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y341} [get_ports {ep_rxd_m_tdata[33]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y345} [get_ports {ep_rxd_m_tdata[34]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y349} [get_ports {ep_rxd_m_tdata[35]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y341} [get_ports {ep_rxd_m_tdata[36]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y354} [get_ports {ep_rxd_m_tdata[37]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y342} [get_ports {ep_rxd_m_tdata[38]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y352} [get_ports {ep_rxd_m_tdata[39]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y349} [get_ports {ep_rxd_m_tdata[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y345} [get_ports {ep_rxd_m_tdata[40]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y345} [get_ports {ep_rxd_m_tdata[41]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y342} [get_ports {ep_rxd_m_tdata[42]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y354} [get_ports {ep_rxd_m_tdata[43]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y345} [get_ports {ep_rxd_m_tdata[44]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y354} [get_ports {ep_rxd_m_tdata[45]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y347} [get_ports {ep_rxd_m_tdata[46]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y352} [get_ports {ep_rxd_m_tdata[47]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y351} [get_ports {ep_rxd_m_tdata[48]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y353} [get_ports {ep_rxd_m_tdata[49]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y340} [get_ports {ep_rxd_m_tdata[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y352} [get_ports {ep_rxd_m_tdata[50]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y351} [get_ports {ep_rxd_m_tdata[51]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y352} [get_ports {ep_rxd_m_tdata[52]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y351} [get_ports {ep_rxd_m_tdata[53]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y349} [get_ports {ep_rxd_m_tdata[54]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y351} [get_ports {ep_rxd_m_tdata[55]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y351} [get_ports {ep_rxd_m_tdata[56]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y352} [get_ports {ep_rxd_m_tdata[57]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y356} [get_ports {ep_rxd_m_tdata[58]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y350} [get_ports {ep_rxd_m_tdata[59]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y349} [get_ports {ep_rxd_m_tdata[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y357} [get_ports {ep_rxd_m_tdata[60]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y357} [get_ports {ep_rxd_m_tdata[61]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y357} [get_ports {ep_rxd_m_tdata[62]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y354} [get_ports {ep_rxd_m_tdata[63]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y340} [get_ports {ep_rxd_m_tdata[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y349} [get_ports {ep_rxd_m_tdata[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y344} [get_ports {ep_rxd_m_tdata[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y342} [get_ports {ep_rxd_m_tdata[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y336} [get_ports ep_rxd_m_tready]
set_property HD.PARTPIN_LOCS {INT_L_X268Y334} [get_ports ep_rxd_m_tvalid]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports {ep_tx_cmd_data[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {ep_tx_cmd_data[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y320} [get_ports {ep_tx_cmd_data[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y319} [get_ports {ep_tx_cmd_data[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y320} [get_ports {ep_tx_cmd_data[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {ep_tx_cmd_data[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y320} [get_ports {ep_tx_cmd_data[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y320} [get_ports {ep_tx_cmd_data[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {ep_tx_cmd_data[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y316} [get_ports {ep_tx_cmd_data[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {ep_tx_cmd_data[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y320} [get_ports {ep_tx_cmd_data[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {ep_tx_cmd_data[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y319} [get_ports {ep_tx_cmd_data[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y322} [get_ports {ep_tx_cmd_data[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {ep_tx_cmd_data[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y323} [get_ports {ep_tx_cmd_data[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {ep_tx_cmd_data[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {ep_tx_cmd_data[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y322} [get_ports {ep_tx_cmd_data[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y323} [get_ports {ep_tx_cmd_data[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y323} [get_ports {ep_tx_cmd_data[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y318} [get_ports {ep_tx_cmd_data[32]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y322} [get_ports {ep_tx_cmd_data[33]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {ep_tx_cmd_data[34]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y322} [get_ports {ep_tx_cmd_data[35]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y322} [get_ports {ep_tx_cmd_data[36]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {ep_tx_cmd_data[37]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y319} [get_ports {ep_tx_cmd_data[38]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y316} [get_ports {ep_tx_cmd_data[39]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y316} [get_ports {ep_tx_cmd_data[40]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y319} [get_ports {ep_tx_cmd_data[41]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y318} [get_ports {ep_tx_cmd_data[42]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y316} [get_ports {ep_tx_cmd_data[43]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y319} [get_ports {ep_tx_cmd_data[44]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y318} [get_ports {ep_tx_cmd_data[45]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {ep_tx_cmd_data[46]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y318} [get_ports {ep_tx_cmd_data[47]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {ep_tx_cmd_data[48]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y323} [get_ports {ep_tx_cmd_data[49]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {ep_tx_cmd_data[50]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y323} [get_ports {ep_tx_cmd_data[51]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {ep_tx_cmd_data[52]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {ep_tx_cmd_data[53]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {ep_tx_cmd_data[54]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {ep_tx_cmd_data[55]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {ep_tx_cmd_data[56]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {ep_tx_cmd_data[57]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {ep_tx_cmd_data[58]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {ep_tx_cmd_data[59]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y327} [get_ports {ep_tx_cmd_data[60]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {ep_tx_cmd_data[61]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y327} [get_ports {ep_tx_cmd_data[62]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {ep_tx_cmd_data[63]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y316} [get_ports {ep_tx_cmd_data[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {ep_tx_cmd_data[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports {ep_tx_cmd_data[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {ep_tx_cmd_data[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports ep_tx_cmd_wr_en]
set_property HD.PARTPIN_LOCS {INT_L_X268Y336} [get_ports {ep_txd_s_tdata[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y338} [get_ports {ep_txd_s_tdata[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y336} [get_ports {ep_txd_s_tdata[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y341} [get_ports {ep_txd_s_tdata[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y336} [get_ports {ep_txd_s_tdata[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y339} [get_ports {ep_txd_s_tdata[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y337} [get_ports {ep_txd_s_tdata[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y342} [get_ports {ep_txd_s_tdata[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y337} [get_ports {ep_txd_s_tdata[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y343} [get_ports {ep_txd_s_tdata[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y347} [get_ports {ep_txd_s_tdata[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y335} [get_ports {ep_txd_s_tdata[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y337} [get_ports {ep_txd_s_tdata[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y347} [get_ports {ep_txd_s_tdata[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y337} [get_ports {ep_txd_s_tdata[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y350} [get_ports {ep_txd_s_tdata[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y336} [get_ports {ep_txd_s_tdata[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y350} [get_ports {ep_txd_s_tdata[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y334} [get_ports {ep_txd_s_tdata[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y350} [get_ports {ep_txd_s_tdata[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y350} [get_ports {ep_txd_s_tdata[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y343} [get_ports {ep_txd_s_tdata[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y335} [get_ports {ep_txd_s_tdata[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y347} [get_ports {ep_txd_s_tdata[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y343} [get_ports {ep_txd_s_tdata[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y344} [get_ports {ep_txd_s_tdata[32]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y338} [get_ports {ep_txd_s_tdata[33]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y347} [get_ports {ep_txd_s_tdata[34]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y334} [get_ports {ep_txd_s_tdata[35]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y334} [get_ports {ep_txd_s_tdata[36]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y332} [get_ports {ep_txd_s_tdata[37]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y332} [get_ports {ep_txd_s_tdata[38]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y332} [get_ports {ep_txd_s_tdata[39]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y338} [get_ports {ep_txd_s_tdata[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y331} [get_ports {ep_txd_s_tdata[40]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y331} [get_ports {ep_txd_s_tdata[41]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y331} [get_ports {ep_txd_s_tdata[42]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y331} [get_ports {ep_txd_s_tdata[43]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y330} [get_ports {ep_txd_s_tdata[44]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y331} [get_ports {ep_txd_s_tdata[45]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y330} [get_ports {ep_txd_s_tdata[46]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y333} [get_ports {ep_txd_s_tdata[47]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y333} [get_ports {ep_txd_s_tdata[48]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y333} [get_ports {ep_txd_s_tdata[49]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y335} [get_ports {ep_txd_s_tdata[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y333} [get_ports {ep_txd_s_tdata[50]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y332} [get_ports {ep_txd_s_tdata[51]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y332} [get_ports {ep_txd_s_tdata[52]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y330} [get_ports {ep_txd_s_tdata[53]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y330} [get_ports {ep_txd_s_tdata[54]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {ep_txd_s_tdata[55]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {ep_txd_s_tdata[56]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {ep_txd_s_tdata[57]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y328} [get_ports {ep_txd_s_tdata[58]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y328} [get_ports {ep_txd_s_tdata[59]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y338} [get_ports {ep_txd_s_tdata[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y328} [get_ports {ep_txd_s_tdata[60]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y330} [get_ports {ep_txd_s_tdata[61]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {ep_txd_s_tdata[62]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {ep_txd_s_tdata[63]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y335} [get_ports {ep_txd_s_tdata[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y338} [get_ports {ep_txd_s_tdata[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y337} [get_ports {ep_txd_s_tdata[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y335} [get_ports {ep_txd_s_tdata[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y334} [get_ports ep_txd_s_tready]
set_property HD.PARTPIN_LOCS {INT_L_X268Y333} [get_ports ep_txd_s_tvalid]
set_property HD.PARTPIN_LOCS {INT_L_X268Y392} [get_ports {hardid[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y392} [get_ports {hardid[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y327} [get_ports {m_user_tdata[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y327} [get_ports {m_user_tdata[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y353} [get_ports {m_user_tdata[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y353} [get_ports {m_user_tdata[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y327} [get_ports {m_user_tdata[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y353} [get_ports {m_user_tdata[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y353} [get_ports {m_user_tdata[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y354} [get_ports {m_user_tdata[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y355} [get_ports {m_user_tdata[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y355} [get_ports {m_user_tdata[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y355} [get_ports {m_user_tdata[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y355} [get_ports {m_user_tdata[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y355} [get_ports {m_user_tdata[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y356} [get_ports {m_user_tdata[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y356} [get_ports {m_user_tdata[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y356} [get_ports {m_user_tdata[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y356} [get_ports {m_user_tdata[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y357} [get_ports {m_user_tdata[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y357} [get_ports {m_user_tdata[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y358} [get_ports {m_user_tdata[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y358} [get_ports {m_user_tdata[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y358} [get_ports {m_user_tdata[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y358} [get_ports {m_user_tdata[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y358} [get_ports {m_user_tdata[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y359} [get_ports {m_user_tdata[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y359} [get_ports {m_user_tdata[32]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y359} [get_ports {m_user_tdata[33]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y359} [get_ports {m_user_tdata[34]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y359} [get_ports {m_user_tdata[35]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y360} [get_ports {m_user_tdata[36]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y360} [get_ports {m_user_tdata[37]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y360} [get_ports {m_user_tdata[38]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y360} [get_ports {m_user_tdata[39]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y360} [get_ports {m_user_tdata[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y361} [get_ports {m_user_tdata[40]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y361} [get_ports {m_user_tdata[41]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y361} [get_ports {m_user_tdata[42]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y361} [get_ports {m_user_tdata[43]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y361} [get_ports {m_user_tdata[44]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y362} [get_ports {m_user_tdata[45]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y362} [get_ports {m_user_tdata[46]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y362} [get_ports {m_user_tdata[47]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y362} [get_ports {m_user_tdata[48]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y362} [get_ports {m_user_tdata[49]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y363} [get_ports {m_user_tdata[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y363} [get_ports {m_user_tdata[50]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y363} [get_ports {m_user_tdata[51]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y363} [get_ports {m_user_tdata[52]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y363} [get_ports {m_user_tdata[53]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y364} [get_ports {m_user_tdata[54]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y364} [get_ports {m_user_tdata[55]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y364} [get_ports {m_user_tdata[56]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y364} [get_ports {m_user_tdata[57]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y364} [get_ports {m_user_tdata[58]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y365} [get_ports {m_user_tdata[59]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y365} [get_ports {m_user_tdata[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y365} [get_ports {m_user_tdata[60]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y365} [get_ports {m_user_tdata[61]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y365} [get_ports {m_user_tdata[62]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y366} [get_ports {m_user_tdata[63]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports {m_user_tdata[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y366} [get_ports {m_user_tdata[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y366} [get_ports {m_user_tdata[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y366} [get_ports {m_user_tdata[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y328} [get_ports m_user_tready]
set_property HD.PARTPIN_LOCS {INT_L_X268Y328} [get_ports m_user_tvalid]
set_property HD.PARTPIN_LOCS {INT_L_X268Y393} [get_ports {mac[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y393} [get_ports {mac[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y393} [get_ports {mac[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y393} [get_ports {mac[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y393} [get_ports {mac[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y394} [get_ports {mac[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y394} [get_ports {mac[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y394} [get_ports {mac[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y394} [get_ports {mac[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y394} [get_ports {mac[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y395} [get_ports {mac[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y395} [get_ports {mac[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y395} [get_ports {mac[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y395} [get_ports {mac[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y395} [get_ports {mac[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y396} [get_ports {mac[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y396} [get_ports {mac[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y396} [get_ports {mac[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y396} [get_ports {mac[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y396} [get_ports {mac[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y397} [get_ports {mac[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y397} [get_ports {mac[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y397} [get_ports {mac[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y397} [get_ports {mac[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y397} [get_ports {mac[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y398} [get_ports {mac[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y398} [get_ports {mac[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y398} [get_ports {mac[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y398} [get_ports {mac[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y398} [get_ports {mac[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y399} [get_ports {mac[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y399} [get_ports {mac[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {s_user_tdata[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y366} [get_ports {s_user_tdata[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y367} [get_ports {s_user_tdata[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y367} [get_ports {s_user_tdata[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {s_user_tdata[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y367} [get_ports {s_user_tdata[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y367} [get_ports {s_user_tdata[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {s_user_tdata[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y367} [get_ports {s_user_tdata[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {s_user_tdata[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y368} [get_ports {s_user_tdata[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y368} [get_ports {s_user_tdata[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {s_user_tdata[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y368} [get_ports {s_user_tdata[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {s_user_tdata[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y368} [get_ports {s_user_tdata[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y368} [get_ports {s_user_tdata[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y369} [get_ports {s_user_tdata[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y369} [get_ports {s_user_tdata[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y369} [get_ports {s_user_tdata[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y369} [get_ports {s_user_tdata[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y369} [get_ports {s_user_tdata[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {s_user_tdata[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y370} [get_ports {s_user_tdata[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y370} [get_ports {s_user_tdata[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y371} [get_ports {s_user_tdata[32]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y312} [get_ports {s_user_tdata[33]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y311} [get_ports {s_user_tdata[34]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y375} [get_ports {s_user_tdata[35]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y311} [get_ports {s_user_tdata[36]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y375} [get_ports {s_user_tdata[37]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y311} [get_ports {s_user_tdata[38]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y375} [get_ports {s_user_tdata[39]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y370} [get_ports {s_user_tdata[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y375} [get_ports {s_user_tdata[40]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y375} [get_ports {s_user_tdata[41]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y312} [get_ports {s_user_tdata[42]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y371} [get_ports {s_user_tdata[43]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y371} [get_ports {s_user_tdata[44]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y372} [get_ports {s_user_tdata[45]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y372} [get_ports {s_user_tdata[46]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y372} [get_ports {s_user_tdata[47]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y312} [get_ports {s_user_tdata[48]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y372} [get_ports {s_user_tdata[49]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {s_user_tdata[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y312} [get_ports {s_user_tdata[50]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y372} [get_ports {s_user_tdata[51]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y312} [get_ports {s_user_tdata[52]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y373} [get_ports {s_user_tdata[53]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y311} [get_ports {s_user_tdata[54]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y373} [get_ports {s_user_tdata[55]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y373} [get_ports {s_user_tdata[56]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y373} [get_ports {s_user_tdata[57]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y373} [get_ports {s_user_tdata[58]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y374} [get_ports {s_user_tdata[59]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y370} [get_ports {s_user_tdata[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y374} [get_ports {s_user_tdata[60]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y374} [get_ports {s_user_tdata[61]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y374} [get_ports {s_user_tdata[62]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y374} [get_ports {s_user_tdata[63]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {s_user_tdata[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y370} [get_ports {s_user_tdata[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y371} [get_ports {s_user_tdata[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y371} [get_ports {s_user_tdata[9]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports s_user_tready]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports s_user_tvalid]
set_property HD.PARTPIN_LOCS {INT_L_X268Y318} [get_ports user_rst_n]
set_property HD.PARTPIN_LOCS {INT_L_X268Y399} [get_ports {userid[0]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y399} [get_ports {userid[10]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y399} [get_ports {userid[11]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports {userid[12]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {userid[13]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y314} [get_ports {userid[14]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[15]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {userid[16]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {userid[17]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[18]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {userid[19]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y315} [get_ports {userid[1]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y321} [get_ports {userid[20]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {userid[21]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {userid[22]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[23]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[24]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[25]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {userid[26]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y329} [get_ports {userid[27]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {userid[28]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y326} [get_ports {userid[29]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y324} [get_ports {userid[2]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[30]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[31]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y313} [get_ports {userid[3]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y325} [get_ports {userid[4]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[5]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[6]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[7]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[8]}]
set_property HD.PARTPIN_LOCS {INT_L_X268Y317} [get_ports {userid[9]}]
