v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=adsb_cape_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
C 2700 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 2500 3300 2500 1 0 0
{
T 2700 2500 5 10 0 0 0 0 1
pintype=unknown
T 3355 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 2545 5 10 0 1 0 6 1
pinnumber=1
T 2700 2500 5 10 0 0 0 0 1
pinseq=1
T 3100 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1999 5 10 1 1 0 0 1
refdes=MH2
T 2700 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 2700 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 1800 3300 1800 1 0 0
{
T 2700 1800 5 10 0 0 0 0 1
pintype=unknown
T 3355 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 1845 5 10 0 1 0 6 1
pinnumber=1
T 2700 1800 5 10 0 0 0 0 1
pinseq=1
T 3100 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1299 5 10 1 1 0 0 1
refdes=MH4
T 2700 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 2500 2000 2500 1 0 0
{
T 1400 2500 5 10 0 0 0 0 1
pintype=unknown
T 2055 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 2545 5 10 0 1 0 6 1
pinnumber=1
T 1400 2500 5 10 0 0 0 0 1
pinseq=1
T 1800 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1999 5 10 1 1 0 0 1
refdes=MH1
T 1400 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 1800 2000 1800 1 0 0
{
T 1400 1800 5 10 0 0 0 0 1
pintype=unknown
T 2055 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 1845 5 10 0 1 0 6 1
pinnumber=1
T 1400 1800 5 10 0 0 0 0 1
pinseq=1
T 1800 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1299 5 10 1 1 0 0 1
refdes=MH3
T 1400 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
ADSB Cape: Config, Clock & I/O Interface
C 3300 17100 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 3350 17300 3650 17300 3 0 0 0 -1 -1
P 3500 17100 3500 17300 1 0 0
{
T 3550 17150 5 6 0 1 0 0 1
pinnumber=1
T 3550 17150 5 6 0 0 0 0 1
pinseq=1
T 3550 17150 5 6 0 1 0 0 1
pinlabel=1
T 3550 17150 5 6 0 1 0 0 1
pintype=pwr
}
T 3600 17100 8 8 0 0 0 0 1
net=+3.3V:1
T 3375 17350 9 8 1 0 0 0 1
+3.3V
]
C 8600 16400 1 0 0 EMBEDDEDoutput-1.sym
[
L 9300 16400 8800 16400 3 0 0 0 -1 -1
L 9400 16500 9300 16400 3 0 0 0 -1 -1
L 9300 16600 9400 16500 3 0 0 0 -1 -1
L 8800 16600 9300 16600 3 0 0 0 -1 -1
L 8800 16600 8800 16400 3 0 0 0 -1 -1
P 8600 16500 8800 16500 1 0 0
{
T 8850 16450 5 6 0 1 0 0 1
pinnumber=1
T 8850 16450 5 6 0 0 0 0 1
pinseq=1
}
T 8700 16700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 16700 5 10 0 0 0 0 1
device=OUTPUT
T 9500 16400 5 10 1 1 0 0 1
value=FPGA_INIT
T 8600 16400 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 5700 7200 1 0 0 EMBEDDEDfxo-hc73.sym
[
T 4000 5700 5 10 0 0 0 0 1
device=fxo-hc73
P 6000 7300 5700 7300 1 0 1
{
T 5905 7345 5 8 1 1 0 6 1
pinnumber=2
T 6550 7250 5 8 0 0 0 6 1
pinseq=2
T 6055 7295 5 8 1 1 0 0 1
pinlabel=gnd
T 6550 7250 5 8 0 1 0 6 1
pintype=pas
}
P 6000 7600 5700 7600 1 0 1
{
T 5905 7645 5 8 1 1 0 6 1
pinnumber=1
T 6550 7550 5 8 0 0 0 6 1
pinseq=1
T 6055 7595 5 8 1 1 0 0 1
pinlabel=ena
T 6550 7550 5 8 0 1 0 6 1
pintype=pas
}
B 6000 7200 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 6000 7800 8 10 0 1 0 0 1
refdes=U?
P 7000 7600 7300 7600 1 0 1
{
T 7095 7645 5 8 1 1 0 0 1
pinnumber=4
T 6450 7550 5 8 0 0 0 0 1
pinseq=4
T 6945 7595 5 8 1 1 0 6 1
pinlabel=vdd
T 6450 7550 5 8 0 1 0 0 1
pintype=pas
}
P 7300 7300 7000 7300 1 0 0
{
T 7300 7300 5 8 0 0 0 0 1
pintype=pas
T 6945 7295 5 8 1 1 0 6 1
pinlabel=out
T 7095 7345 5 8 1 1 0 0 1
pinnumber=3
T 7300 7300 5 8 0 0 0 0 1
pinseq=3
}
]
{
T 5900 6900 5 10 1 1 0 0 1
device=636L3C020M00000
T 6000 7800 5 10 1 1 0 0 1
refdes=U202
T 5700 7200 5 10 0 0 0 0 1
footprint=OSC_636
}
C 3300 16400 1 0 1 EMBEDDEDoutput-1.sym
[
T 3200 16700 5 10 0 0 0 6 1
device=OUTPUT
P 3300 16500 3100 16500 1 0 0
{
T 3050 16450 5 6 0 0 0 6 1
pinseq=1
T 3050 16450 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 16600 3100 16400 3 0 0 0 -1 -1
L 3100 16600 2600 16600 3 0 0 0 -1 -1
L 2600 16600 2500 16500 3 0 0 0 -1 -1
L 2500 16500 2600 16400 3 0 0 0 -1 -1
L 2600 16400 3100 16400 3 0 0 0 -1 -1
]
{
T 3200 16700 5 10 0 0 0 6 1
device=OUTPUT
T 2400 16400 5 10 1 1 0 6 1
value=I2C2_SDA
T 3300 16400 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 3300 16600 1 0 1 EMBEDDEDoutput-1.sym
[
T 3200 16900 5 10 0 0 0 6 1
device=OUTPUT
P 3300 16700 3100 16700 1 0 0
{
T 3050 16650 5 6 0 0 0 6 1
pinseq=1
T 3050 16650 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 16800 3100 16600 3 0 0 0 -1 -1
L 3100 16800 2600 16800 3 0 0 0 -1 -1
L 2600 16800 2500 16700 3 0 0 0 -1 -1
L 2500 16700 2600 16600 3 0 0 0 -1 -1
L 2600 16600 3100 16600 3 0 0 0 -1 -1
]
{
T 3200 16900 5 10 0 0 0 6 1
device=OUTPUT
T 2400 16600 5 10 1 1 0 6 1
value=I2C2_SCL
T 3300 16600 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 3700 16500 3300 16500 4
N 3300 16700 3900 16700 4
N 8600 16500 6800 16500 4
N 8600 16300 6800 16300 4
N 6800 15900 8600 15900 4
C 5400 7000 1 0 0 EMBEDDEDgnd-1.sym
[
T 5700 7050 8 10 0 0 0 0 1
net=GND:1
P 5500 7100 5500 7300 1 0 1
{
T 5558 7161 5 4 0 1 0 0 1
pinnumber=1
T 5558 7161 5 4 0 0 0 0 1
pinseq=1
T 5558 7161 5 4 0 1 0 0 1
pinlabel=1
T 5558 7161 5 4 0 1 0 0 1
pintype=pwr
}
L 5400 7100 5600 7100 3 0 0 0 -1 -1
L 5455 7050 5545 7050 3 0 0 0 -1 -1
L 5480 7010 5520 7010 3 0 0 0 -1 -1
]
C 7200 8200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 7275 8450 9 8 1 0 0 0 1
+3.3V
T 7500 8200 8 8 0 0 0 0 1
net=+3.3V:1
P 7400 8200 7400 8400 1 0 0
{
T 7450 8250 5 6 0 1 0 0 1
pinnumber=1
T 7450 8250 5 6 0 0 0 0 1
pinseq=1
T 7450 8250 5 6 0 1 0 0 1
pinlabel=1
T 7450 8250 5 6 0 1 0 0 1
pintype=pwr
}
L 7250 8400 7550 8400 3 0 0 0 -1 -1
]
N 7400 7600 7400 8200 4
N 5700 7300 5500 7300 4
N 7400 7600 7300 7600 4
N 5500 7600 5500 8100 4
N 5500 8100 7400 8100 4
N 5500 7600 5700 7600 4
N 7300 7300 11700 7300 4
C 11700 7200 1 0 0 EMBEDDEDoutput-1.sym
[
T 11800 7500 5 10 0 0 0 0 1
device=OUTPUT
L 12400 7200 11900 7200 3 0 0 0 -1 -1
L 12500 7300 12400 7200 3 0 0 0 -1 -1
L 12400 7400 12500 7300 3 0 0 0 -1 -1
L 11900 7400 12400 7400 3 0 0 0 -1 -1
L 11900 7400 11900 7200 3 0 0 0 -1 -1
P 11700 7300 11900 7300 1 0 0
{
T 11950 7250 5 6 0 0 0 0 1
pinseq=1
T 11950 7250 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 11800 7500 5 10 0 0 0 0 1
device=OUTPUT
T 12600 7200 5 10 1 1 0 0 1
value=FPGA_CLK20
T 11700 7200 5 10 0 1 180 0 1
net=FPGA_CLK20:1
}
C 3700 14600 1 0 0 EMBEDDEDgnd-1.sym
[
T 4000 14650 8 10 0 0 0 0 1
net=GND:1
L 3780 14610 3820 14610 3 0 0 0 -1 -1
L 3755 14650 3845 14650 3 0 0 0 -1 -1
L 3700 14700 3900 14700 3 0 0 0 -1 -1
P 3800 14700 3800 14900 1 0 1
{
T 3858 14761 5 4 0 1 0 0 1
pintype=pwr
T 3858 14761 5 4 0 1 0 0 1
pinlabel=1
T 3858 14761 5 4 0 0 0 0 1
pinseq=1
T 3858 14761 5 4 0 1 0 0 1
pinnumber=1
}
]
N 3600 15300 4100 15300 4
N 3400 15500 4100 15500 4
N 3800 14900 4100 14900 4
C 7400 7700 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 7600 8600 5 10 0 0 0 0 1
symversion=0.1
T 7600 8800 5 10 0 0 0 0 1
numslots=0
T 7600 9000 5 10 0 0 0 0 1
description=capacitor
T 7600 8200 8 10 0 1 0 0 1
refdes=C?
T 7600 8400 5 10 0 0 0 0 1
device=CAPACITOR
L 7800 7900 7600 7900 3 0 0 0 -1 -1
L 8100 7900 7900 7900 3 0 0 0 -1 -1
L 7900 8100 7900 7700 3 0 0 0 -1 -1
L 7800 8100 7800 7700 3 0 0 0 -1 -1
P 8300 7900 8100 7900 1 0 0
{
T 8100 7900 5 8 0 1 0 8 1
pintype=pas
T 8100 7900 9 8 0 1 0 6 1
pinlabel=2
T 8150 7850 5 8 0 1 0 2 1
pinseq=2
T 8150 7950 5 8 0 1 0 0 1
pinnumber=2
}
P 7400 7900 7600 7900 1 0 0
{
T 7600 7900 5 8 0 1 0 2 1
pintype=pas
T 7600 7900 9 8 0 1 0 0 1
pinlabel=1
T 7550 7850 5 8 0 1 0 8 1
pinseq=1
T 7550 7950 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 7600 8400 5 10 0 0 0 0 1
device=CAPACITOR
T 7800 8100 5 10 1 1 0 0 1
value=0.1uf
T 7400 7700 5 10 0 0 270 0 1
footprint=my_0603
T 7800 8300 5 10 1 1 0 0 1
refdes=C202
}
C 8200 7600 1 0 0 EMBEDDEDgnd-1.sym
[
T 8500 7650 8 10 0 0 0 0 1
net=GND:1
L 8280 7610 8320 7610 3 0 0 0 -1 -1
L 8255 7650 8345 7650 3 0 0 0 -1 -1
L 8200 7700 8400 7700 3 0 0 0 -1 -1
P 8300 7700 8300 7900 1 0 1
{
T 8358 7761 5 4 0 1 0 0 1
pintype=pwr
T 8358 7761 5 4 0 1 0 0 1
pinlabel=1
T 8358 7761 5 4 0 0 0 0 1
pinseq=1
T 8358 7761 5 4 0 1 0 0 1
pinnumber=1
}
]
C 3200 15500 1 0 1 EMBEDDEDcapacitor-1.sym
[
T 3000 16200 5 10 0 0 0 6 1
device=CAPACITOR
T 3000 16000 8 10 0 1 0 6 1
refdes=C?
T 3000 16800 5 10 0 0 0 6 1
description=capacitor
T 3000 16600 5 10 0 0 0 6 1
numslots=0
T 3000 16400 5 10 0 0 0 6 1
symversion=0.1
P 3200 15700 3000 15700 1 0 0
{
T 3050 15750 5 8 0 1 0 0 1
pinnumber=1
T 3050 15650 5 8 0 1 0 2 1
pinseq=1
T 3000 15700 9 8 0 1 0 6 1
pinlabel=1
T 3000 15700 5 8 0 1 0 8 1
pintype=pas
}
P 2300 15700 2500 15700 1 0 0
{
T 2450 15750 5 8 0 1 0 6 1
pinnumber=2
T 2450 15650 5 8 0 1 0 8 1
pinseq=2
T 2500 15700 9 8 0 1 0 0 1
pinlabel=2
T 2500 15700 5 8 0 1 0 2 1
pintype=pas
}
L 2800 15900 2800 15500 3 0 0 0 -1 -1
L 2700 15900 2700 15500 3 0 0 0 -1 -1
L 2500 15700 2700 15700 3 0 0 0 -1 -1
L 2800 15700 3000 15700 3 0 0 0 -1 -1
]
{
T 3000 16200 5 10 0 0 0 6 1
device=CAPACITOR
T 2400 16200 5 10 1 1 180 6 1
refdes=C201
T 2800 15900 5 10 1 1 0 6 1
value=0.1uf
T 3200 15500 5 10 0 0 270 2 1
footprint=my_0603
}
C 2400 15400 1 0 1 EMBEDDEDgnd-1.sym
[
T 2100 15450 8 10 0 0 0 6 1
net=GND:1
P 2300 15500 2300 15700 1 0 1
{
T 2242 15561 5 4 0 1 0 6 1
pinnumber=1
T 2242 15561 5 4 0 0 0 6 1
pinseq=1
T 2242 15561 5 4 0 1 0 6 1
pinlabel=1
T 2242 15561 5 4 0 1 0 6 1
pintype=pwr
}
L 2400 15500 2200 15500 3 0 0 0 -1 -1
L 2345 15450 2255 15450 3 0 0 0 -1 -1
L 2320 15410 2280 15410 3 0 0 0 -1 -1
]
N 6800 15700 8600 15700 4
T 4400 17100 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and low-bandwith AUX signals
C 8600 16200 1 0 0 EMBEDDEDoutput-1.sym
[
T 8700 16500 5 10 0 0 0 0 1
device=OUTPUT
P 8600 16300 8800 16300 1 0 0
{
T 8850 16250 5 6 0 1 0 0 1
pinnumber=1
T 8850 16250 5 6 0 0 0 0 1
pinseq=1
}
L 8800 16400 8800 16200 3 0 0 0 -1 -1
L 8800 16400 9300 16400 3 0 0 0 -1 -1
L 9300 16400 9400 16300 3 0 0 0 -1 -1
L 9400 16300 9300 16200 3 0 0 0 -1 -1
L 9300 16200 8800 16200 3 0 0 0 -1 -1
]
{
T 8700 16500 5 10 0 0 0 0 1
device=OUTPUT
T 9500 16200 5 10 1 1 0 0 1
value=FPGA_DONE
T 8600 16200 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 8600 15800 1 0 0 EMBEDDEDoutput-1.sym
[
T 8700 16100 5 10 0 0 0 0 1
device=OUTPUT
L 9300 15800 8800 15800 3 0 0 0 -1 -1
L 9400 15900 9300 15800 3 0 0 0 -1 -1
L 9300 16000 9400 15900 3 0 0 0 -1 -1
L 8800 16000 9300 16000 3 0 0 0 -1 -1
L 8800 16000 8800 15800 3 0 0 0 -1 -1
P 8600 15900 8800 15900 1 0 0
{
T 8850 15850 5 6 0 1 0 0 1
pinnumber=1
T 8850 15850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 8700 16100 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15800 5 10 1 1 0 0 1
value=FPGA_PROG
T 8600 15800 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 4100 14500 1 0 0 EMBEDDEDpcf8574_ts.sym
[
B 4400 14500 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4100 16500 4400 16500 1 0 0
{
T 4100 16500 5 10 0 0 0 0 1
pintype=pas
T 4455 16495 5 10 1 1 0 0 1
pinlabel=nINT
T 4305 16545 5 10 1 1 0 6 1
pinnumber=1
T 4100 16500 5 10 0 0 0 0 1
pinseq=1
}
P 4100 16300 4400 16300 1 0 0
{
T 4100 16300 5 10 0 0 0 0 1
pintype=pas
T 4455 16295 5 10 1 1 0 0 1
pinlabel=SCL
T 4305 16345 5 10 1 1 0 6 1
pinnumber=2
T 4100 16300 5 10 0 0 0 0 1
pinseq=2
}
P 4100 16100 4400 16100 1 0 0
{
T 4100 16100 5 10 0 0 0 0 1
pintype=pas
T 4455 16095 5 10 1 1 0 0 1
pinlabel=NC
T 4305 16145 5 10 1 1 0 6 1
pinnumber=3
T 4100 16100 5 10 0 0 0 0 1
pinseq=3
}
P 4100 15900 4400 15900 1 0 0
{
T 4100 15900 5 10 0 0 0 0 1
pintype=pas
T 4455 15895 5 10 1 1 0 0 1
pinlabel=SDA
T 4305 15945 5 10 1 1 0 6 1
pinnumber=4
T 4100 15900 5 10 0 0 0 0 1
pinseq=4
}
P 4100 15700 4400 15700 1 0 0
{
T 4100 15700 5 10 0 0 0 0 1
pintype=pas
T 4455 15695 5 10 1 1 0 0 1
pinlabel=VDD
T 4305 15745 5 10 1 1 0 6 1
pinnumber=5
T 4100 15700 5 10 0 0 0 0 1
pinseq=5
}
P 4100 15500 4400 15500 1 0 0
{
T 4100 15500 5 10 0 0 0 0 1
pintype=pas
T 4455 15495 5 10 1 1 0 0 1
pinlabel=A0
T 4305 15545 5 10 1 1 0 6 1
pinnumber=6
T 4100 15500 5 10 0 0 0 0 1
pinseq=6
}
P 4100 15300 4400 15300 1 0 0
{
T 4100 15300 5 10 0 0 0 0 1
pintype=pas
T 4455 15295 5 10 1 1 0 0 1
pinlabel=A1
T 4305 15345 5 10 1 1 0 6 1
pinnumber=7
T 4100 15300 5 10 0 0 0 0 1
pinseq=7
}
P 4100 15100 4400 15100 1 0 0
{
T 4100 15100 5 10 0 0 0 0 1
pintype=pas
T 4455 15095 5 10 1 1 0 0 1
pinlabel=NC
T 4305 15145 5 10 1 1 0 6 1
pinnumber=8
T 4100 15100 5 10 0 0 0 0 1
pinseq=8
}
P 4100 14900 4400 14900 1 0 0
{
T 4100 14900 5 10 0 0 0 0 1
pintype=pas
T 4455 14895 5 10 1 1 0 0 1
pinlabel=A2
T 4305 14945 5 10 1 1 0 6 1
pinnumber=9
T 4100 14900 5 10 0 0 0 0 1
pinseq=9
}
P 4100 14700 4400 14700 1 0 0
{
T 4100 14700 5 10 0 0 0 0 1
pintype=pas
T 4455 14695 5 10 1 1 0 0 1
pinlabel=P0
T 4305 14745 5 10 1 1 0 6 1
pinnumber=10
T 4100 14700 5 10 0 0 0 0 1
pinseq=10
}
P 6800 14700 6500 14700 1 0 0
{
T 6800 14700 5 10 0 0 0 6 1
pintype=pas
T 6445 14695 5 10 1 1 0 6 1
pinlabel=P1
T 6595 14745 5 10 1 1 0 0 1
pinnumber=11
T 6800 14700 5 10 0 0 0 6 1
pinseq=11
}
P 6800 14900 6500 14900 1 0 0
{
T 6800 14900 5 10 0 0 0 6 1
pintype=pas
T 6445 14895 5 10 1 1 0 6 1
pinlabel=P2
T 6595 14945 5 10 1 1 0 0 1
pinnumber=12
T 6800 14900 5 10 0 0 0 6 1
pinseq=12
}
P 6800 15100 6500 15100 1 0 0
{
T 6800 15100 5 10 0 0 0 6 1
pintype=pas
T 6445 15095 5 10 1 1 0 6 1
pinlabel=NC
T 6595 15145 5 10 1 1 0 0 1
pinnumber=13
T 6800 15100 5 10 0 0 0 6 1
pinseq=13
}
P 6800 15300 6500 15300 1 0 0
{
T 6800 15300 5 10 0 0 0 6 1
pintype=pas
T 6445 15295 5 10 1 1 0 6 1
pinlabel=P3
T 6595 15345 5 10 1 1 0 0 1
pinnumber=14
T 6800 15300 5 10 0 0 0 6 1
pinseq=14
}
P 6800 15500 6500 15500 1 0 0
{
T 6800 15500 5 10 0 0 0 6 1
pintype=pas
T 6445 15495 5 10 1 1 0 6 1
pinlabel=VSS
T 6595 15545 5 10 1 1 0 0 1
pinnumber=15
T 6800 15500 5 10 0 0 0 6 1
pinseq=15
}
P 6800 15700 6500 15700 1 0 0
{
T 6800 15700 5 10 0 0 0 6 1
pintype=pas
T 6445 15695 5 10 1 1 0 6 1
pinlabel=P4
T 6595 15745 5 10 1 1 0 0 1
pinnumber=16
T 6800 15700 5 10 0 0 0 6 1
pinseq=16
}
T 3700 15600 8 10 0 1 0 0 1
footprint=TSSOP16
T 5500 16700 8 10 0 1 0 0 1
device=PCF8574_TS
T 4400 16700 5 10 0 1 0 0 1
refdes=U?
P 6800 15900 6500 15900 1 0 0
{
T 6800 15900 5 10 0 0 0 6 1
pintype=pas
T 6445 15895 5 10 1 1 0 6 1
pinlabel=P5
T 6595 15945 5 10 1 1 0 0 1
pinnumber=17
T 6800 15900 5 10 0 0 0 6 1
pinseq=17
}
P 6800 16100 6500 16100 1 0 0
{
T 6800 16100 5 10 0 0 0 6 1
pintype=pas
T 6445 16095 5 10 1 1 0 6 1
pinlabel=NC
T 6595 16145 5 10 1 1 0 0 1
pinnumber=18
T 6800 16100 5 10 0 0 0 6 1
pinseq=18
}
P 6800 16300 6500 16300 1 0 0
{
T 6800 16300 5 10 0 0 0 6 1
pintype=pas
T 6445 16295 5 10 1 1 0 6 1
pinlabel=P6
T 6595 16345 5 10 1 1 0 0 1
pinnumber=19
T 6800 16300 5 10 0 0 0 6 1
pinseq=19
}
P 6800 16500 6500 16500 1 0 0
{
T 6800 16500 5 10 0 0 0 6 1
pintype=pas
T 6445 16495 5 10 1 1 0 6 1
pinlabel=P7
T 6595 16545 5 10 1 1 0 0 1
pinnumber=20
T 6800 16500 5 10 0 0 0 6 1
pinseq=20
}
]
{
T 3700 15600 5 10 0 1 0 0 1
footprint=SSOP20
T 5500 16700 5 10 1 1 0 0 1
device=PCF8574_TS
T 4400 16700 5 10 1 1 0 0 1
refdes=U201
}
N 4100 15700 3200 15700 4
N 3500 17100 3500 15700 4
N 4100 16300 3900 16300 4
N 3900 16300 3900 16700 4
N 4100 15900 3700 15900 4
N 3700 15900 3700 16500 4
N 6800 15300 7300 15300 4
C 7900 15200 1 0 0 EMBEDDEDgnd-1.sym
[
T 8200 15250 8 10 0 0 0 0 1
net=GND:1
P 8000 15300 8000 15500 1 0 1
{
T 8058 15361 5 4 0 1 0 0 1
pintype=pwr
T 8058 15361 5 4 0 1 0 0 1
pinlabel=1
T 8058 15361 5 4 0 0 0 0 1
pinseq=1
T 8058 15361 5 4 0 1 0 0 1
pinnumber=1
}
L 7900 15300 8100 15300 3 0 0 0 -1 -1
L 7955 15250 8045 15250 3 0 0 0 -1 -1
L 7980 15210 8020 15210 3 0 0 0 -1 -1
]
N 6800 15500 8000 15500 4
N 8600 15100 7300 15100 4
N 7300 15100 7300 15300 4
C 8600 15600 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 15700 8800 15700 1 0 0
{
T 8850 15650 5 6 0 1 0 0 1
pinnumber=1
T 8850 15650 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15800 8800 15600 3 0 0 0 -1 -1
L 8800 15800 9300 15800 3 0 0 0 -1 -1
L 9300 15800 9400 15700 3 0 0 0 -1 -1
L 9400 15700 9300 15600 3 0 0 0 -1 -1
L 9300 15600 8800 15600 3 0 0 0 -1 -1
T 8700 15900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15900 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15600 5 10 1 1 0 0 1
value=FPGA_AUX4
T 8600 15600 5 10 0 0 0 0 1
net=FPGA_AUX4:1
}
N 6800 14900 8600 14900 4
N 6800 14700 8600 14700 4
N 4100 14700 4100 14200 4
N 4100 14200 7300 14200 4
N 7300 14200 7300 14500 4
N 7300 14500 8600 14500 4
C 3300 15000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3300 15100 3100 15100 1 0 0
{
T 3050 15050 5 6 0 0 0 6 1
pinseq=1
T 3050 15050 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 15200 3100 15000 3 0 0 0 -1 -1
L 3100 15200 2600 15200 3 0 0 0 -1 -1
L 2600 15200 2500 15100 3 0 0 0 -1 -1
L 2500 15100 2600 15000 3 0 0 0 -1 -1
L 2600 15000 3100 15000 3 0 0 0 -1 -1
T 3200 15300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3200 15300 5 10 0 0 0 6 1
device=OUTPUT
T 2400 15000 5 10 1 1 0 6 1
value=I2C2_A0
T 3300 15000 5 10 0 1 180 6 1
net=I2C2_A0:1
}
C 3300 14800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3300 14900 3100 14900 1 0 0
{
T 3050 14850 5 6 0 0 0 6 1
pinseq=1
T 3050 14850 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 15000 3100 14800 3 0 0 0 -1 -1
L 3100 15000 2600 15000 3 0 0 0 -1 -1
L 2600 15000 2500 14900 3 0 0 0 -1 -1
L 2500 14900 2600 14800 3 0 0 0 -1 -1
L 2600 14800 3100 14800 3 0 0 0 -1 -1
T 3200 15100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3200 15100 5 10 0 0 0 6 1
device=OUTPUT
T 2400 14800 5 10 1 1 0 6 1
value=I2C2_A1
T 3300 14800 5 10 0 1 180 6 1
net=I2C2_A1:1
}
N 3300 15100 3400 15100 4
N 3400 15100 3400 15500 4
N 3300 14900 3600 14900 4
N 3600 14900 3600 15300 4
C 8600 15000 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 15100 8800 15100 1 0 0
{
T 8850 15050 5 6 0 1 0 0 1
pinnumber=1
T 8850 15050 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15200 8800 15000 3 0 0 0 -1 -1
L 8800 15200 9300 15200 3 0 0 0 -1 -1
L 9300 15200 9400 15100 3 0 0 0 -1 -1
L 9400 15100 9300 15000 3 0 0 0 -1 -1
L 9300 15000 8800 15000 3 0 0 0 -1 -1
T 8700 15300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15300 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15000 5 10 1 1 0 0 1
value=FPGA_AUX3
T 8600 15000 5 10 0 0 0 0 1
net=FPGA_AUX3:1
}
C 8600 14800 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14900 8800 14900 1 0 0
{
T 8850 14850 5 6 0 1 0 0 1
pinnumber=1
T 8850 14850 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15000 8800 14800 3 0 0 0 -1 -1
L 8800 15000 9300 15000 3 0 0 0 -1 -1
L 9300 15000 9400 14900 3 0 0 0 -1 -1
L 9400 14900 9300 14800 3 0 0 0 -1 -1
L 9300 14800 8800 14800 3 0 0 0 -1 -1
T 8700 15100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15100 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14800 5 10 1 1 0 0 1
value=FPGA_AUX2
T 8600 14800 5 10 0 0 0 0 1
net=FPGA_AUX2:1
}
C 8600 14600 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14700 8800 14700 1 0 0
{
T 8850 14650 5 6 0 1 0 0 1
pinnumber=1
T 8850 14650 5 6 0 0 0 0 1
pinseq=1
}
L 8800 14800 8800 14600 3 0 0 0 -1 -1
L 8800 14800 9300 14800 3 0 0 0 -1 -1
L 9300 14800 9400 14700 3 0 0 0 -1 -1
L 9400 14700 9300 14600 3 0 0 0 -1 -1
L 9300 14600 8800 14600 3 0 0 0 -1 -1
T 8700 14900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 14900 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14600 5 10 1 1 0 0 1
value=FPGA_AUX1
T 8600 14600 5 10 0 0 0 0 1
net=FPGA_AUX1:1
}
C 8600 14400 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14500 8800 14500 1 0 0
{
T 8850 14450 5 6 0 1 0 0 1
pinnumber=1
T 8850 14450 5 6 0 0 0 0 1
pinseq=1
}
L 8800 14600 8800 14400 3 0 0 0 -1 -1
L 8800 14600 9300 14600 3 0 0 0 -1 -1
L 9300 14600 9400 14500 3 0 0 0 -1 -1
L 9400 14500 9300 14400 3 0 0 0 -1 -1
L 9300 14400 8800 14400 3 0 0 0 -1 -1
T 8700 14700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 14700 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14400 5 10 1 1 0 0 1
value=FPGA_AUX0
T 8600 14400 5 10 0 0 0 0 1
net=FPGA_AUX0:1
}
T 1700 14500 9 10 1 0 0 0 1
I2C Address 0x38-0x3B
C 5200 9300 1 0 0 EMBEDDEDad9200.sym
[
B 5500 9300 2100 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 12100 5500 12100 1 0 0
{
T 5200 12100 5 10 0 0 0 0 1
pintype=pas
T 5555 12095 5 10 1 1 0 0 1
pinlabel=AVSS
T 5405 12145 5 10 1 1 0 6 1
pinnumber=1
T 5200 12100 5 10 0 0 0 0 1
pinseq=1
}
P 5200 11900 5500 11900 1 0 0
{
T 5200 11900 5 10 0 0 0 0 1
pintype=pas
T 5555 11895 5 10 1 1 0 0 1
pinlabel=DRVDD
T 5405 11945 5 10 1 1 0 6 1
pinnumber=2
T 5200 11900 5 10 0 0 0 0 1
pinseq=2
}
P 5200 11700 5500 11700 1 0 0
{
T 5200 11700 5 10 0 0 0 0 1
pintype=pas
T 5555 11695 5 10 1 1 0 0 1
pinlabel=D0
T 5405 11745 5 10 1 1 0 6 1
pinnumber=3
T 5200 11700 5 10 0 0 0 0 1
pinseq=3
}
P 5200 11500 5500 11500 1 0 0
{
T 5200 11500 5 10 0 0 0 0 1
pintype=pas
T 5555 11495 5 10 1 1 0 0 1
pinlabel=D1
T 5405 11545 5 10 1 1 0 6 1
pinnumber=4
T 5200 11500 5 10 0 0 0 0 1
pinseq=4
}
P 5200 11300 5500 11300 1 0 0
{
T 5200 11300 5 10 0 0 0 0 1
pintype=pas
T 5555 11295 5 10 1 1 0 0 1
pinlabel=D2
T 5405 11345 5 10 1 1 0 6 1
pinnumber=5
T 5200 11300 5 10 0 0 0 0 1
pinseq=5
}
P 5200 11100 5500 11100 1 0 0
{
T 5200 11100 5 10 0 0 0 0 1
pintype=pas
T 5555 11095 5 10 1 1 0 0 1
pinlabel=D3
T 5405 11145 5 10 1 1 0 6 1
pinnumber=6
T 5200 11100 5 10 0 0 0 0 1
pinseq=6
}
P 5200 10900 5500 10900 1 0 0
{
T 5200 10900 5 10 0 0 0 0 1
pintype=pas
T 5555 10895 5 10 1 1 0 0 1
pinlabel=D4
T 5405 10945 5 10 1 1 0 6 1
pinnumber=7
T 5200 10900 5 10 0 0 0 0 1
pinseq=7
}
P 5200 10700 5500 10700 1 0 0
{
T 5200 10700 5 10 0 0 0 0 1
pintype=pas
T 5555 10695 5 10 1 1 0 0 1
pinlabel=D5
T 5405 10745 5 10 1 1 0 6 1
pinnumber=8
T 5200 10700 5 10 0 0 0 0 1
pinseq=8
}
P 5200 10500 5500 10500 1 0 0
{
T 5200 10500 5 10 0 0 0 0 1
pintype=pas
T 5555 10495 5 10 1 1 0 0 1
pinlabel=D6
T 5405 10545 5 10 1 1 0 6 1
pinnumber=9
T 5200 10500 5 10 0 0 0 0 1
pinseq=9
}
P 5200 10300 5500 10300 1 0 0
{
T 5200 10300 5 10 0 0 0 0 1
pintype=pas
T 5555 10295 5 10 1 1 0 0 1
pinlabel=D7
T 5405 10345 5 10 1 1 0 6 1
pinnumber=10
T 5200 10300 5 10 0 0 0 0 1
pinseq=10
}
P 5200 10100 5500 10100 1 0 0
{
T 5200 10100 5 10 0 0 0 0 1
pintype=pas
T 5555 10095 5 10 1 1 0 0 1
pinlabel=D8
T 5405 10145 5 10 1 1 0 6 1
pinnumber=11
T 5200 10100 5 10 0 0 0 0 1
pinseq=11
}
P 5200 9900 5500 9900 1 0 0
{
T 5200 9900 5 10 0 0 0 0 1
pintype=pas
T 5555 9895 5 10 1 1 0 0 1
pinlabel=D9
T 5405 9945 5 10 1 1 0 6 1
pinnumber=12
T 5200 9900 5 10 0 0 0 0 1
pinseq=12
}
P 5200 9700 5500 9700 1 0 0
{
T 5200 9700 5 10 0 0 0 0 1
pintype=pas
T 5555 9695 5 10 1 1 0 0 1
pinlabel=OTR
T 5405 9745 5 10 1 1 0 6 1
pinnumber=13
T 5200 9700 5 10 0 0 0 0 1
pinseq=13
}
P 5200 9500 5500 9500 1 0 0
{
T 5200 9500 5 10 0 0 0 0 1
pintype=pas
T 5555 9495 5 10 1 1 0 0 1
pinlabel=DRVSS
T 5405 9545 5 10 1 1 0 6 1
pinnumber=14
T 5200 9500 5 10 0 0 0 0 1
pinseq=11
}
P 7900 9500 7600 9500 1 0 0
{
T 7900 9500 5 10 0 0 0 6 1
pintype=pas
T 7545 9495 5 10 1 1 0 6 1
pinlabel=CLK
T 7695 9545 5 10 1 1 0 0 1
pinnumber=15
T 7900 9500 5 10 0 0 0 6 1
pinseq=15
}
P 7900 9700 7600 9700 1 0 0
{
T 7900 9700 5 10 0 0 0 6 1
pintype=pas
T 7545 9695 5 10 1 1 0 6 1
pinlabel=3-STATE
T 7695 9745 5 10 1 1 0 0 1
pinnumber=16
T 7900 9700 5 10 0 0 0 6 1
pinseq=16
}
T 5000 12100 8 10 0 1 0 0 1
footprint=TSSOP28
T 6800 12300 8 10 0 1 0 0 1
device=AD9200
T 5500 12300 5 10 0 1 0 0 1
refdes=U?
P 7900 9900 7600 9900 1 0 0
{
T 7900 9900 5 10 0 0 0 0 1
pintype=unknown
T 7545 9895 5 10 1 1 0 6 1
pinlabel=STBY
T 7695 9945 5 10 1 1 0 0 1
pinnumber=17
T 7900 9900 5 10 0 0 0 0 1
pinseq=17
}
P 7900 10100 7600 10100 1 0 0
{
T 7900 10100 5 10 0 0 0 0 1
pintype=unknown
T 7545 10095 5 10 1 1 0 6 1
pinlabel=REFSENSE
T 7695 10145 5 10 1 1 0 0 1
pinnumber=18
T 7900 10100 5 10 0 0 0 0 1
pinseq=18
}
P 7900 10300 7600 10300 1 0 0
{
T 7900 10300 5 10 0 0 0 0 1
pintype=unknown
T 7545 10295 5 10 1 1 0 6 1
pinlabel=CLAMP
T 7695 10345 5 10 1 1 0 0 1
pinnumber=19
T 7900 10300 5 10 0 0 0 0 1
pinseq=19
}
P 7900 10500 7600 10500 1 0 0
{
T 7900 10500 5 10 0 0 0 0 1
pintype=unknown
T 7545 10495 5 10 1 1 0 6 1
pinlabel=CLAMPIN
T 7695 10545 5 10 1 1 0 0 1
pinnumber=20
T 7900 10500 5 10 0 0 0 0 1
pinseq=20
}
P 7900 10700 7600 10700 1 0 0
{
T 7900 10700 5 10 0 0 0 0 1
pintype=unknown
T 7545 10695 5 10 1 1 0 6 1
pinlabel=REFTS
T 7695 10745 5 10 1 1 0 0 1
pinnumber=21
T 7900 10700 5 10 0 0 0 0 1
pinseq=21
}
P 7900 10900 7600 10900 1 0 0
{
T 7900 10900 5 10 0 0 0 0 1
pintype=unknown
T 7545 10895 5 10 1 1 0 6 1
pinlabel=REFTF
T 7695 10945 5 10 1 1 0 0 1
pinnumber=22
T 7900 10900 5 10 0 0 0 0 1
pinseq=22
}
P 7900 11100 7600 11100 1 0 0
{
T 7900 11100 5 10 0 0 0 0 1
pintype=unknown
T 7545 11095 5 10 1 1 0 6 1
pinlabel=MODE
T 7695 11145 5 10 1 1 0 0 1
pinnumber=23
T 7900 11100 5 10 0 0 0 0 1
pinseq=23
}
P 7900 11300 7600 11300 1 0 0
{
T 7900 11300 5 10 0 0 0 0 1
pintype=unknown
T 7545 11295 5 10 1 1 0 6 1
pinlabel=REFBF
T 7695 11345 5 10 1 1 0 0 1
pinnumber=24
T 7900 11300 5 10 0 0 0 0 1
pinseq=24
}
P 7900 11500 7600 11500 1 0 0
{
T 7900 11500 5 10 0 0 0 0 1
pintype=unknown
T 7545 11495 5 10 1 1 0 6 1
pinlabel=REFBS
T 7695 11545 5 10 1 1 0 0 1
pinnumber=25
T 7900 11500 5 10 0 0 0 0 1
pinseq=25
}
P 7900 11700 7600 11700 1 0 0
{
T 7900 11700 5 10 0 0 0 0 1
pintype=unknown
T 7545 11695 5 10 1 1 0 6 1
pinlabel=VREF
T 7695 11745 5 10 1 1 0 0 1
pinnumber=26
T 7900 11700 5 10 0 0 0 0 1
pinseq=26
}
P 7900 11900 7600 11900 1 0 0
{
T 7900 11900 5 10 0 0 0 0 1
pintype=unknown
T 7545 11895 5 10 1 1 0 6 1
pinlabel=AIN
T 7695 11945 5 10 1 1 0 0 1
pinnumber=27
T 7900 11900 5 10 0 0 0 0 1
pinseq=27
}
P 7900 12100 7600 12100 1 0 0
{
T 7900 12100 5 10 0 0 0 0 1
pintype=unknown
T 7545 12095 5 10 1 1 0 6 1
pinlabel=AVDD
T 7695 12145 5 10 1 1 0 0 1
pinnumber=28
T 7900 12100 5 10 0 0 0 0 1
pinseq=28
}
]
{
T 5000 12100 5 10 0 1 0 0 1
footprint=SSOP28
T 6800 12300 5 10 1 1 0 0 1
device=AD9200
T 5500 12300 5 10 1 1 0 0 1
refdes=U203
}
N 7900 9500 8900 9500 4
C 8000 9000 1 0 0 EMBEDDEDgnd-1.sym
[
P 8100 9100 8100 9300 1 0 1
{
T 8158 9161 5 4 0 1 0 0 1
pintype=pwr
T 8158 9161 5 4 0 1 0 0 1
pinlabel=1
T 8158 9161 5 4 0 0 0 0 1
pinseq=1
T 8158 9161 5 4 0 1 0 0 1
pinnumber=1
}
L 8000 9100 8200 9100 3 0 0 0 -1 -1
L 8055 9050 8145 9050 3 0 0 0 -1 -1
L 8080 9010 8120 9010 3 0 0 0 -1 -1
T 8300 9050 8 10 0 0 0 0 1
net=GND:1
]
C 4900 9000 1 0 0 EMBEDDEDgnd-1.sym
[
P 5000 9100 5000 9300 1 0 1
{
T 5058 9161 5 4 0 1 0 0 1
pintype=pwr
T 5058 9161 5 4 0 1 0 0 1
pinlabel=1
T 5058 9161 5 4 0 0 0 0 1
pinseq=1
T 5058 9161 5 4 0 1 0 0 1
pinnumber=1
}
L 4900 9100 5100 9100 3 0 0 0 -1 -1
L 4955 9050 5045 9050 3 0 0 0 -1 -1
L 4980 9010 5020 9010 3 0 0 0 -1 -1
T 5200 9050 8 10 0 0 0 0 1
net=GND:1
]
N 7900 9700 8100 9700 4
N 8100 9300 8100 11500 4
N 7900 9900 8100 9900 4
N 5200 12100 5000 12100 4
N 5000 12100 5000 9300 4
N 5200 9500 5000 9500 4
C 4400 12900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 4450 13100 4750 13100 3 0 0 0 -1 -1
P 4600 12900 4600 13100 1 0 0
{
T 4650 12950 5 6 0 1 0 0 1
pinnumber=1
T 4650 12950 5 6 0 0 0 0 1
pinseq=1
T 4650 12950 5 6 0 1 0 0 1
pinlabel=1
T 4650 12950 5 6 0 1 0 0 1
pintype=pwr
}
T 4700 12900 8 8 0 0 0 0 1
net=+3.3V:1
T 4475 13150 9 8 1 0 0 0 1
+3.3V
]
N 5200 11900 4600 11900 4
N 4600 11900 4600 12900 4
C 3700 11600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 11700 3500 11700 1 0 0
{
T 3450 11650 5 6 0 1 0 6 1
pinnumber=1
T 3450 11650 5 6 0 0 0 6 1
pinseq=1
}
L 3500 11800 3500 11600 3 0 0 0 -1 -1
L 3500 11800 3000 11800 3 0 0 0 -1 -1
L 3000 11800 2900 11700 3 0 0 0 -1 -1
L 2900 11700 3000 11600 3 0 0 0 -1 -1
L 3000 11600 3500 11600 3 0 0 0 -1 -1
T 3600 11900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 11900 5 10 0 0 0 6 1
device=OUTPUT
T 2800 11600 5 10 1 1 0 6 1
value=ADC_D0
T 3700 11600 5 10 0 0 0 6 1
net=ADC_D0:1
}
C 3700 11400 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 11500 3500 11500 1 0 0
{
T 3450 11450 5 6 0 1 0 6 1
pinnumber=1
T 3450 11450 5 6 0 0 0 6 1
pinseq=1
}
L 3500 11600 3500 11400 3 0 0 0 -1 -1
L 3500 11600 3000 11600 3 0 0 0 -1 -1
L 3000 11600 2900 11500 3 0 0 0 -1 -1
L 2900 11500 3000 11400 3 0 0 0 -1 -1
L 3000 11400 3500 11400 3 0 0 0 -1 -1
T 3600 11700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 11700 5 10 0 0 0 6 1
device=OUTPUT
T 2800 11400 5 10 1 1 0 6 1
value=ADC_D1
T 3700 11400 5 10 0 0 0 6 1
net=ADC_D1:1
}
C 3700 11200 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 11300 3500 11300 1 0 0
{
T 3450 11250 5 6 0 1 0 6 1
pinnumber=1
T 3450 11250 5 6 0 0 0 6 1
pinseq=1
}
L 3500 11400 3500 11200 3 0 0 0 -1 -1
L 3500 11400 3000 11400 3 0 0 0 -1 -1
L 3000 11400 2900 11300 3 0 0 0 -1 -1
L 2900 11300 3000 11200 3 0 0 0 -1 -1
L 3000 11200 3500 11200 3 0 0 0 -1 -1
T 3600 11500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 11500 5 10 0 0 0 6 1
device=OUTPUT
T 2800 11200 5 10 1 1 0 6 1
value=ADC_D2
T 3700 11200 5 10 0 0 0 6 1
net=ADC_D2:1
}
C 3700 11000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 11100 3500 11100 1 0 0
{
T 3450 11050 5 6 0 1 0 6 1
pinnumber=1
T 3450 11050 5 6 0 0 0 6 1
pinseq=1
}
L 3500 11200 3500 11000 3 0 0 0 -1 -1
L 3500 11200 3000 11200 3 0 0 0 -1 -1
L 3000 11200 2900 11100 3 0 0 0 -1 -1
L 2900 11100 3000 11000 3 0 0 0 -1 -1
L 3000 11000 3500 11000 3 0 0 0 -1 -1
T 3600 11300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 11300 5 10 0 0 0 6 1
device=OUTPUT
T 2800 11000 5 10 1 1 0 6 1
value=ADC_D3
T 3700 11000 5 10 0 0 0 6 1
net=ADC_D3:1
}
C 3700 10800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 10900 3500 10900 1 0 0
{
T 3450 10850 5 6 0 1 0 6 1
pinnumber=1
T 3450 10850 5 6 0 0 0 6 1
pinseq=1
}
L 3500 11000 3500 10800 3 0 0 0 -1 -1
L 3500 11000 3000 11000 3 0 0 0 -1 -1
L 3000 11000 2900 10900 3 0 0 0 -1 -1
L 2900 10900 3000 10800 3 0 0 0 -1 -1
L 3000 10800 3500 10800 3 0 0 0 -1 -1
T 3600 11100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 11100 5 10 0 0 0 6 1
device=OUTPUT
T 2800 10800 5 10 1 1 0 6 1
value=ADC_D4
T 3700 10800 5 10 0 0 0 6 1
net=ADC_D4:1
}
C 3700 10600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 10700 3500 10700 1 0 0
{
T 3450 10650 5 6 0 1 0 6 1
pinnumber=1
T 3450 10650 5 6 0 0 0 6 1
pinseq=1
}
L 3500 10800 3500 10600 3 0 0 0 -1 -1
L 3500 10800 3000 10800 3 0 0 0 -1 -1
L 3000 10800 2900 10700 3 0 0 0 -1 -1
L 2900 10700 3000 10600 3 0 0 0 -1 -1
L 3000 10600 3500 10600 3 0 0 0 -1 -1
T 3600 10900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 10900 5 10 0 0 0 6 1
device=OUTPUT
T 2800 10600 5 10 1 1 0 6 1
value=ADC_D5
T 3700 10600 5 10 0 0 0 6 1
net=ADC_D5:1
}
C 3700 10400 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 10500 3500 10500 1 0 0
{
T 3450 10450 5 6 0 1 0 6 1
pinnumber=1
T 3450 10450 5 6 0 0 0 6 1
pinseq=1
}
L 3500 10600 3500 10400 3 0 0 0 -1 -1
L 3500 10600 3000 10600 3 0 0 0 -1 -1
L 3000 10600 2900 10500 3 0 0 0 -1 -1
L 2900 10500 3000 10400 3 0 0 0 -1 -1
L 3000 10400 3500 10400 3 0 0 0 -1 -1
T 3600 10700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 10700 5 10 0 0 0 6 1
device=OUTPUT
T 2800 10400 5 10 1 1 0 6 1
value=ADC_D6
T 3700 10400 5 10 0 0 0 6 1
net=ADC_D6:1
}
C 3700 10200 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 10300 3500 10300 1 0 0
{
T 3450 10250 5 6 0 1 0 6 1
pinnumber=1
T 3450 10250 5 6 0 0 0 6 1
pinseq=1
}
L 3500 10400 3500 10200 3 0 0 0 -1 -1
L 3500 10400 3000 10400 3 0 0 0 -1 -1
L 3000 10400 2900 10300 3 0 0 0 -1 -1
L 2900 10300 3000 10200 3 0 0 0 -1 -1
L 3000 10200 3500 10200 3 0 0 0 -1 -1
T 3600 10500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 10500 5 10 0 0 0 6 1
device=OUTPUT
T 2800 10200 5 10 1 1 0 6 1
value=ADC_D7
T 3700 10200 5 10 0 0 0 6 1
net=ADC_D7:1
}
C 3700 10000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 10100 3500 10100 1 0 0
{
T 3450 10050 5 6 0 1 0 6 1
pinnumber=1
T 3450 10050 5 6 0 0 0 6 1
pinseq=1
}
L 3500 10200 3500 10000 3 0 0 0 -1 -1
L 3500 10200 3000 10200 3 0 0 0 -1 -1
L 3000 10200 2900 10100 3 0 0 0 -1 -1
L 2900 10100 3000 10000 3 0 0 0 -1 -1
L 3000 10000 3500 10000 3 0 0 0 -1 -1
T 3600 10300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 10300 5 10 0 0 0 6 1
device=OUTPUT
T 2800 10000 5 10 1 1 0 6 1
value=ADC_D8
T 3700 10000 5 10 0 0 0 6 1
net=ADC_D8:1
}
C 3700 9800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 9900 3500 9900 1 0 0
{
T 3450 9850 5 6 0 1 0 6 1
pinnumber=1
T 3450 9850 5 6 0 0 0 6 1
pinseq=1
}
L 3500 10000 3500 9800 3 0 0 0 -1 -1
L 3500 10000 3000 10000 3 0 0 0 -1 -1
L 3000 10000 2900 9900 3 0 0 0 -1 -1
L 2900 9900 3000 9800 3 0 0 0 -1 -1
L 3000 9800 3500 9800 3 0 0 0 -1 -1
T 3600 10100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 10100 5 10 0 0 0 6 1
device=OUTPUT
T 2800 9800 5 10 1 1 0 6 1
value=ADC_D9
T 3700 9800 5 10 0 0 0 6 1
net=ADC_D9:1
}
C 3700 9600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3700 9700 3500 9700 1 0 0
{
T 3450 9650 5 6 0 1 0 6 1
pinnumber=1
T 3450 9650 5 6 0 0 0 6 1
pinseq=1
}
L 3500 9800 3500 9600 3 0 0 0 -1 -1
L 3500 9800 3000 9800 3 0 0 0 -1 -1
L 3000 9800 2900 9700 3 0 0 0 -1 -1
L 2900 9700 3000 9600 3 0 0 0 -1 -1
L 3000 9600 3500 9600 3 0 0 0 -1 -1
T 3600 9900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3600 9900 5 10 0 0 0 6 1
device=OUTPUT
T 2800 9600 5 10 1 1 0 6 1
value=ADC_OTR
T 3700 9600 5 10 0 0 0 6 1
net=ADC_OTR:1
}
N 3700 11700 5200 11700 4
N 3700 11500 5200 11500 4
N 3700 11300 5200 11300 4
N 3700 11100 5200 11100 4
N 3700 10900 5200 10900 4
N 3700 10700 5200 10700 4
N 3700 10500 5200 10500 4
N 3700 10300 5200 10300 4
N 3700 10100 5200 10100 4
N 3700 9900 5200 9900 4
N 3700 9700 5200 9700 4
C 15100 15200 1 0 0 EMBEDDEDlp2985.sym
[
B 15400 15500 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 15400 16100 15100 16100 1 0 1
{
T 15200 16150 5 8 1 1 0 0 1
pinnumber=1
T 15200 16150 5 8 0 0 0 0 1
pinseq=1
T 15500 16100 5 10 1 1 0 0 1
value=IN
}
P 15900 15200 15900 15500 1 0 0
{
T 15800 15300 5 8 1 1 0 0 1
pinnumber=2
T 15800 15300 5 8 0 0 0 0 1
pinseq=2
T 15700 15600 5 10 1 1 0 0 1
value=GND
}
P 16400 16100 16700 16100 1 0 1
{
T 16530 16150 5 8 1 1 0 0 1
pinnumber=5
T 16530 16150 5 8 0 0 0 0 1
pinseq=5
T 16000 16100 5 10 1 1 0 0 1
value=OUT
}
P 15100 15800 15400 15800 1 0 0
{
T 15455 15795 5 10 1 1 0 0 1
pinlabel=EN
T 15305 15845 5 10 1 1 0 6 1
pinnumber=3
T 15100 15800 5 10 0 0 90 2 1
pinseq=3
}
P 16700 15800 16400 15800 1 0 0
{
T 16345 15795 5 10 1 1 0 6 1
pinlabel=BYP
T 16495 15845 5 10 1 1 0 0 1
pinnumber=4
T 16700 15800 5 10 0 0 90 0 1
pinseq=4
}
T 15600 16400 8 10 0 1 0 6 1
refdes=U?
T 14900 14800 5 10 0 0 0 0 1
pins=3
T 15795 16395 8 10 0 1 0 0 1
device=LP2985
T 13295 13695 8 10 0 1 0 0 1
footprint=TSOP-5
]
{
T 13295 13695 5 10 0 1 0 0 1
footprint=SOT23-95P-280L1-5N__LTC_S5_Package
T 15600 16400 5 10 1 1 0 6 1
refdes=U204
T 15795 16395 5 10 1 1 0 0 1
device=LP2985
}
C 17400 16100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 17600 16100 17600 16300 1 0 0
{
T 17650 16150 5 6 0 1 0 0 1
pinnumber=1
T 17650 16150 5 6 0 0 0 0 1
pinseq=1
T 17650 16150 5 6 0 1 0 0 1
pinlabel=1
T 17650 16150 5 6 0 1 0 0 1
pintype=pwr
}
L 17450 16300 17750 16300 3 0 0 0 -1 -1
T 17600 16350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 17600 16350 5 10 0 1 0 3 1
net=3v3_ana:1
T 17200 16400 5 10 1 1 0 0 1
value=3v3_ana
}
C 17900 14700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 17700 15100 17700 14900 3 0 0 0 -1 -1
L 17700 15400 17700 15200 3 0 0 0 -1 -1
L 17500 15200 17900 15200 3 0 0 0 -1 -1
L 17500 15100 17900 15100 3 0 0 0 -1 -1
P 17700 15600 17700 15400 1 0 0
{
T 17700 15400 5 8 0 1 90 8 1
pintype=pas
T 17700 15400 9 8 0 1 90 6 1
pinlabel=2
T 17750 15450 5 8 0 1 90 2 1
pinseq=2
T 17650 15450 5 8 0 1 90 0 1
pinnumber=2
}
P 17700 14700 17700 14900 1 0 0
{
T 17700 14900 5 8 0 1 90 2 1
pintype=pas
T 17700 14900 9 8 0 1 90 0 1
pinlabel=1
T 17750 14850 5 8 0 1 90 8 1
pinseq=1
T 17650 14850 5 8 0 1 90 6 1
pinnumber=1
}
T 17000 14900 5 10 0 0 90 0 1
symversion=0.1
T 16800 14900 5 10 0 0 90 0 1
numslots=0
T 16600 14900 5 10 0 0 90 0 1
description=capacitor
T 17400 14900 8 10 0 1 90 0 1
refdes=C?
T 17200 14900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 17200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 17900 14700 5 10 0 0 0 0 1
footprint=my_0805
T 17600 15000 5 10 1 1 180 0 1
refdes=C212
T 16800 14700 5 10 1 1 0 0 1
value=10uF 25V
}
C 16900 14700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16700 14700 16700 14900 1 0 0
{
T 16650 14850 5 8 0 1 90 6 1
pinnumber=1
T 16750 14850 5 8 0 1 90 8 1
pinseq=1
T 16700 14900 9 8 0 1 90 0 1
pinlabel=1
T 16700 14900 5 8 0 1 90 2 1
pintype=pas
}
P 16700 15600 16700 15400 1 0 0
{
T 16650 15450 5 8 0 1 90 0 1
pinnumber=2
T 16750 15450 5 8 0 1 90 2 1
pinseq=2
T 16700 15400 9 8 0 1 90 6 1
pinlabel=2
T 16700 15400 5 8 0 1 90 8 1
pintype=pas
}
L 16500 15100 16900 15100 3 0 0 0 -1 -1
L 16500 15200 16900 15200 3 0 0 0 -1 -1
L 16700 15400 16700 15200 3 0 0 0 -1 -1
L 16700 15100 16700 14900 3 0 0 0 -1 -1
T 16200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 16400 14900 8 10 0 1 90 0 1
refdes=C?
T 15600 14900 5 10 0 0 90 0 1
description=capacitor
T 15800 14900 5 10 0 0 90 0 1
numslots=0
T 16000 14900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 14900 5 10 0 0 90 0 1
symversion=0.1
T 16900 14700 5 10 0 0 0 0 1
footprint=my_0603
T 16600 15000 5 10 1 1 180 0 1
refdes=C211
T 16000 14700 5 10 1 1 0 0 1
value=0.01uF
}
N 15100 15800 15100 16100 4
N 16700 15600 16700 15800 4
N 17700 16100 17700 15600 4
N 15900 14500 15900 15200 4
N 17700 14700 17700 14500 4
N 16700 14700 16700 14500 4
C 14300 16100 1 0 0 EMBEDDED5V-plus-1.sym
[
P 14500 16100 14500 16300 1 0 0
{
T 14550 16150 5 6 0 1 0 0 1
pinnumber=1
T 14550 16150 5 6 0 0 0 0 1
pinseq=1
T 14550 16150 5 6 0 1 0 0 1
pinlabel=1
T 14550 16150 5 6 0 1 0 0 1
pintype=pwr
}
L 14350 16300 14650 16300 3 0 0 0 -1 -1
T 14375 16350 9 8 1 0 0 0 1
+5V
T 14600 16100 8 8 0 0 0 0 1
net=+5V:1
]
N 14500 16100 15100 16100 4
N 15900 14500 17700 14500 4
C 15800 14200 1 0 0 EMBEDDEDgnd-1.sym
[
P 15900 14300 15900 14500 1 0 1
{
T 15958 14361 5 4 0 1 0 0 1
pintype=pwr
T 15958 14361 5 4 0 1 0 0 1
pinlabel=1
T 15958 14361 5 4 0 0 0 0 1
pinseq=1
T 15958 14361 5 4 0 1 0 0 1
pinnumber=1
}
L 15800 14300 16000 14300 3 0 0 0 -1 -1
L 15855 14250 15945 14250 3 0 0 0 -1 -1
L 15880 14210 15920 14210 3 0 0 0 -1 -1
T 16100 14250 8 10 0 0 0 0 1
net=GND:1
]
N 16700 16100 17700 16100 4
C 4600 12600 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 4600 12400 4400 12400 1 0 0
{
T 4450 12350 5 8 0 1 180 6 1
pinnumber=1
T 4450 12450 5 8 0 1 180 8 1
pinseq=1
T 4400 12400 9 8 0 1 180 0 1
pinlabel=1
T 4400 12400 5 8 0 1 180 2 1
pintype=pas
}
P 3700 12400 3900 12400 1 0 0
{
T 3850 12350 5 8 0 1 180 0 1
pinnumber=2
T 3850 12450 5 8 0 1 180 2 1
pinseq=2
T 3900 12400 9 8 0 1 180 6 1
pinlabel=2
T 3900 12400 5 8 0 1 180 8 1
pintype=pas
}
L 4200 12200 4200 12600 3 0 0 0 -1 -1
L 4100 12200 4100 12600 3 0 0 0 -1 -1
L 3900 12400 4100 12400 3 0 0 0 -1 -1
L 4200 12400 4400 12400 3 0 0 0 -1 -1
T 4400 11900 5 10 0 0 180 0 1
device=CAPACITOR
T 4400 12100 8 10 0 1 180 0 1
refdes=C?
T 4400 11300 5 10 0 0 180 0 1
description=capacitor
T 4400 11500 5 10 0 0 180 0 1
numslots=0
T 4400 11700 5 10 0 0 180 0 1
symversion=0.1
]
{
T 4400 11900 5 10 0 0 180 0 1
device=CAPACITOR
T 4400 11700 5 10 0 0 180 0 1
symversion=0.1
T 4600 12600 5 10 0 0 90 0 1
footprint=my_0603
T 3900 12800 5 10 1 1 0 0 1
refdes=C203
T 4400 12800 5 10 1 1 180 0 1
value=0.1uF
}
C 3600 12100 1 0 0 EMBEDDEDgnd-1.sym
[
P 3700 12200 3700 12400 1 0 1
{
T 3758 12261 5 4 0 1 0 0 1
pintype=pwr
T 3758 12261 5 4 0 1 0 0 1
pinlabel=1
T 3758 12261 5 4 0 0 0 0 1
pinseq=1
T 3758 12261 5 4 0 1 0 0 1
pinnumber=1
}
L 3600 12200 3800 12200 3 0 0 0 -1 -1
L 3655 12150 3745 12150 3 0 0 0 -1 -1
L 3680 12110 3720 12110 3 0 0 0 -1 -1
T 3900 12150 8 10 0 0 0 0 1
net=GND:1
]
C 8300 12700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 8500 12700 8500 12900 1 0 0
{
T 8550 12750 5 6 0 1 0 0 1
pinnumber=1
T 8550 12750 5 6 0 0 0 0 1
pinseq=1
T 8550 12750 5 6 0 1 0 0 1
pinlabel=1
T 8550 12750 5 6 0 1 0 0 1
pintype=pwr
}
L 8350 12900 8650 12900 3 0 0 0 -1 -1
T 8500 12950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 8500 12950 5 10 0 1 0 3 1
net=3v3_ana:1
T 8100 13000 5 10 1 1 0 0 1
value=3v3_ana
}
N 7900 12100 8500 12100 4
N 8500 11100 8500 12700 4
C 9400 12500 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 9400 12300 9200 12300 1 0 0
{
T 9250 12250 5 8 0 1 180 6 1
pinnumber=1
T 9250 12350 5 8 0 1 180 8 1
pinseq=1
T 9200 12300 9 8 0 1 180 0 1
pinlabel=1
T 9200 12300 5 8 0 1 180 2 1
pintype=pas
}
P 8500 12300 8700 12300 1 0 0
{
T 8650 12250 5 8 0 1 180 0 1
pinnumber=2
T 8650 12350 5 8 0 1 180 2 1
pinseq=2
T 8700 12300 9 8 0 1 180 6 1
pinlabel=2
T 8700 12300 5 8 0 1 180 8 1
pintype=pas
}
L 9000 12100 9000 12500 3 0 0 0 -1 -1
L 8900 12100 8900 12500 3 0 0 0 -1 -1
L 8700 12300 8900 12300 3 0 0 0 -1 -1
L 9000 12300 9200 12300 3 0 0 0 -1 -1
T 9200 11800 5 10 0 0 180 0 1
device=CAPACITOR
T 9200 12000 8 10 0 1 180 0 1
refdes=C?
T 9200 11200 5 10 0 0 180 0 1
description=capacitor
T 9200 11400 5 10 0 0 180 0 1
numslots=0
T 9200 11600 5 10 0 0 180 0 1
symversion=0.1
]
{
T 9200 11800 5 10 0 0 180 0 1
device=CAPACITOR
T 9200 11600 5 10 0 0 180 0 1
symversion=0.1
T 9400 12500 5 10 0 0 90 0 1
footprint=my_0603
T 8700 12700 5 10 1 1 0 0 1
refdes=C204
T 9200 12700 5 10 1 1 180 0 1
value=0.1uF
}
C 9300 12000 1 0 0 EMBEDDEDgnd-1.sym
[
P 9400 12100 9400 12300 1 0 1
{
T 9458 12161 5 4 0 1 0 0 1
pintype=pwr
T 9458 12161 5 4 0 1 0 0 1
pinlabel=1
T 9458 12161 5 4 0 0 0 0 1
pinseq=1
T 9458 12161 5 4 0 1 0 0 1
pinnumber=1
}
L 9300 12100 9500 12100 3 0 0 0 -1 -1
L 9355 12050 9445 12050 3 0 0 0 -1 -1
L 9380 12010 9420 12010 3 0 0 0 -1 -1
T 9600 12050 8 10 0 0 0 0 1
net=GND:1
]
C 12600 10600 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 12600 10400 12400 10400 1 0 0
{
T 12450 10350 5 8 0 1 180 6 1
pinnumber=1
T 12450 10450 5 8 0 1 180 8 1
pinseq=1
T 12400 10400 9 8 0 1 180 0 1
pinlabel=1
T 12400 10400 5 8 0 1 180 2 1
pintype=pas
}
P 11700 10400 11900 10400 1 0 0
{
T 11850 10350 5 8 0 1 180 0 1
pinnumber=2
T 11850 10450 5 8 0 1 180 2 1
pinseq=2
T 11900 10400 9 8 0 1 180 6 1
pinlabel=2
T 11900 10400 5 8 0 1 180 8 1
pintype=pas
}
L 12200 10200 12200 10600 3 0 0 0 -1 -1
L 12100 10200 12100 10600 3 0 0 0 -1 -1
L 11900 10400 12100 10400 3 0 0 0 -1 -1
L 12200 10400 12400 10400 3 0 0 0 -1 -1
T 12400 9900 5 10 0 0 180 0 1
device=CAPACITOR
T 12400 10100 8 10 0 1 180 0 1
refdes=C?
T 12400 9300 5 10 0 0 180 0 1
description=capacitor
T 12400 9500 5 10 0 0 180 0 1
numslots=0
T 12400 9700 5 10 0 0 180 0 1
symversion=0.1
]
{
T 12400 9900 5 10 0 0 180 0 1
device=CAPACITOR
T 12400 9700 5 10 0 0 180 0 1
symversion=0.1
T 12600 10600 5 10 0 0 90 0 1
footprint=my_0603
T 11900 10800 5 10 1 1 0 0 1
refdes=C208
T 12400 10800 5 10 1 1 180 0 1
value=0.1uF
}
C 12600 11500 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 12600 11300 12400 11300 1 0 0
{
T 12450 11250 5 8 0 1 180 6 1
pinnumber=1
T 12450 11350 5 8 0 1 180 8 1
pinseq=1
T 12400 11300 9 8 0 1 180 0 1
pinlabel=1
T 12400 11300 5 8 0 1 180 2 1
pintype=pas
}
P 11700 11300 11900 11300 1 0 0
{
T 11850 11250 5 8 0 1 180 0 1
pinnumber=2
T 11850 11350 5 8 0 1 180 2 1
pinseq=2
T 11900 11300 9 8 0 1 180 6 1
pinlabel=2
T 11900 11300 5 8 0 1 180 8 1
pintype=pas
}
L 12200 11100 12200 11500 3 0 0 0 -1 -1
L 12100 11100 12100 11500 3 0 0 0 -1 -1
L 11900 11300 12100 11300 3 0 0 0 -1 -1
L 12200 11300 12400 11300 3 0 0 0 -1 -1
T 12400 10800 5 10 0 0 180 0 1
device=CAPACITOR
T 12400 11000 8 10 0 1 180 0 1
refdes=C?
T 12400 10200 5 10 0 0 180 0 1
description=capacitor
T 12400 10400 5 10 0 0 180 0 1
numslots=0
T 12400 10600 5 10 0 0 180 0 1
symversion=0.1
]
{
T 12400 10800 5 10 0 0 180 0 1
device=CAPACITOR
T 12400 10600 5 10 0 0 180 0 1
symversion=0.1
T 12600 11500 5 10 0 0 90 0 1
footprint=my_0603
T 11900 11700 5 10 1 1 0 0 1
refdes=C207
T 12400 11700 5 10 1 1 180 0 1
value=0.1uF
}
C 11100 11300 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 11300 11300 11300 11100 1 0 0
{
T 11350 11150 5 8 0 1 270 6 1
pinnumber=1
T 11250 11150 5 8 0 1 270 8 1
pinseq=1
T 11300 11100 9 8 0 1 270 0 1
pinlabel=1
T 11300 11100 5 8 0 1 270 2 1
pintype=pas
}
P 11300 10400 11300 10600 1 0 0
{
T 11350 10550 5 8 0 1 270 0 1
pinnumber=2
T 11250 10550 5 8 0 1 270 2 1
pinseq=2
T 11300 10600 9 8 0 1 270 6 1
pinlabel=2
T 11300 10600 5 8 0 1 270 8 1
pintype=pas
}
L 11500 10900 11100 10900 3 0 0 0 -1 -1
L 11500 10800 11100 10800 3 0 0 0 -1 -1
L 11300 10600 11300 10800 3 0 0 0 -1 -1
L 11300 10900 11300 11100 3 0 0 0 -1 -1
T 11800 11100 5 10 0 0 270 0 1
device=CAPACITOR
T 11600 11100 8 10 0 1 270 0 1
refdes=C?
T 12400 11100 5 10 0 0 270 0 1
description=capacitor
T 12200 11100 5 10 0 0 270 0 1
numslots=0
T 12000 11100 5 10 0 0 270 0 1
symversion=0.1
]
{
T 11800 11100 5 10 0 0 270 0 1
device=CAPACITOR
T 12000 11100 5 10 0 0 270 0 1
symversion=0.1
T 11100 11300 5 10 0 0 180 0 1
footprint=my_0603
T 10700 10600 5 10 1 1 0 0 1
refdes=C206
T 10700 10400 5 10 1 1 0 0 1
value=0.1uF
}
C 10700 10400 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 10500 10800 10500 10600 3 0 0 0 -1 -1
L 10500 11100 10500 10900 3 0 0 0 -1 -1
L 10300 10900 10700 10900 3 0 0 0 -1 -1
L 10300 10800 10700 10800 3 0 0 0 -1 -1
P 10500 11300 10500 11100 1 0 0
{
T 10500 11100 5 8 0 1 90 8 1
pintype=pas
T 10500 11100 9 8 0 1 90 6 1
pinlabel=2
T 10550 11150 5 8 0 1 90 2 1
pinseq=2
T 10450 11150 5 8 0 1 90 0 1
pinnumber=2
}
P 10500 10400 10500 10600 1 0 0
{
T 10500 10600 5 8 0 1 90 2 1
pintype=pas
T 10500 10600 9 8 0 1 90 0 1
pinlabel=1
T 10550 10550 5 8 0 1 90 8 1
pinseq=1
T 10450 10550 5 8 0 1 90 6 1
pinnumber=1
}
T 9800 10600 5 10 0 0 90 0 1
symversion=0.1
T 9600 10600 5 10 0 0 90 0 1
numslots=0
T 9400 10600 5 10 0 0 90 0 1
description=capacitor
T 10200 10600 8 10 0 1 90 0 1
refdes=C?
T 10000 10600 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 10000 10600 5 10 0 0 90 0 1
device=CAPACITOR
T 10700 10400 5 10 0 0 0 0 1
footprint=my_0805
T 10400 10700 5 10 1 1 180 0 1
refdes=C205
T 9600 10400 5 10 1 1 0 0 1
value=10uF 25V
}
C 12500 9900 1 0 0 EMBEDDEDgnd-1.sym
[
P 12600 10000 12600 10200 1 0 1
{
T 12658 10061 5 4 0 1 0 0 1
pintype=pwr
T 12658 10061 5 4 0 1 0 0 1
pinlabel=1
T 12658 10061 5 4 0 0 0 0 1
pinseq=1
T 12658 10061 5 4 0 1 0 0 1
pinnumber=1
}
L 12500 10000 12700 10000 3 0 0 0 -1 -1
L 12555 9950 12645 9950 3 0 0 0 -1 -1
L 12580 9910 12620 9910 3 0 0 0 -1 -1
T 12800 9950 8 10 0 0 0 0 1
net=GND:1
]
N 12600 10200 12600 11300 4
N 7900 11300 11700 11300 4
N 9300 10400 11700 10400 4
N 7900 10900 9300 10900 4
N 9300 10900 9300 10400 4
N 7900 10100 8100 10100 4
T 8200 10000 9 10 1 0 0 0 1
2V Ref
N 7900 11100 8500 11100 4
N 7900 11500 8100 11500 4
C 10800 10000 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 11000 10000 11000 9800 1 0 0
{
T 11050 9850 5 8 0 1 270 6 1
pinnumber=1
T 10950 9850 5 8 0 1 270 8 1
pinseq=1
T 11000 9800 9 8 0 1 270 0 1
pinlabel=1
T 11000 9800 5 8 0 1 270 2 1
pintype=pas
}
P 11000 9100 11000 9300 1 0 0
{
T 11050 9250 5 8 0 1 270 0 1
pinnumber=2
T 10950 9250 5 8 0 1 270 2 1
pinseq=2
T 11000 9300 9 8 0 1 270 6 1
pinlabel=2
T 11000 9300 5 8 0 1 270 8 1
pintype=pas
}
L 11200 9600 10800 9600 3 0 0 0 -1 -1
L 11200 9500 10800 9500 3 0 0 0 -1 -1
L 11000 9300 11000 9500 3 0 0 0 -1 -1
L 11000 9600 11000 9800 3 0 0 0 -1 -1
T 11500 9800 5 10 0 0 270 0 1
device=CAPACITOR
T 11300 9800 8 10 0 1 270 0 1
refdes=C?
T 12100 9800 5 10 0 0 270 0 1
description=capacitor
T 11900 9800 5 10 0 0 270 0 1
numslots=0
T 11700 9800 5 10 0 0 270 0 1
symversion=0.1
]
{
T 11500 9800 5 10 0 0 270 0 1
device=CAPACITOR
T 11700 9800 5 10 0 0 270 0 1
symversion=0.1
T 10800 10000 5 10 0 0 180 0 1
footprint=my_0603
T 11200 9500 5 10 1 1 0 0 1
refdes=C210
T 11200 9300 5 10 1 1 0 0 1
value=0.1uF
}
C 9900 10000 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 10100 10000 10100 9800 1 0 0
{
T 10150 9850 5 8 0 1 270 6 1
pinnumber=1
T 10050 9850 5 8 0 1 270 8 1
pinseq=1
T 10100 9800 9 8 0 1 270 0 1
pinlabel=1
T 10100 9800 5 8 0 1 270 2 1
pintype=pas
}
P 10100 9100 10100 9300 1 0 0
{
T 10150 9250 5 8 0 1 270 0 1
pinnumber=2
T 10050 9250 5 8 0 1 270 2 1
pinseq=2
T 10100 9300 9 8 0 1 270 6 1
pinlabel=2
T 10100 9300 5 8 0 1 270 8 1
pintype=pas
}
L 10300 9600 9900 9600 3 0 0 0 -1 -1
L 10300 9500 9900 9500 3 0 0 0 -1 -1
L 10100 9300 10100 9500 3 0 0 0 -1 -1
L 10100 9600 10100 9800 3 0 0 0 -1 -1
T 10600 9800 5 10 0 0 270 0 1
device=CAPACITOR
T 10400 9800 8 10 0 1 270 0 1
refdes=C?
T 11200 9800 5 10 0 0 270 0 1
description=capacitor
T 11000 9800 5 10 0 0 270 0 1
numslots=0
T 10800 9800 5 10 0 0 270 0 1
symversion=0.1
]
{
T 10600 9800 5 10 0 0 270 0 1
device=CAPACITOR
T 10800 9800 5 10 0 0 270 0 1
symversion=0.1
T 9900 10000 5 10 0 0 180 0 1
footprint=my_0603
T 10300 9500 5 10 1 1 0 0 1
refdes=C209
T 10300 9300 5 10 1 1 0 0 1
value=1uF
}
C 10500 8800 1 0 0 EMBEDDEDgnd-1.sym
[
P 10600 8900 10600 9100 1 0 1
{
T 10658 8961 5 4 0 1 0 0 1
pintype=pwr
T 10658 8961 5 4 0 1 0 0 1
pinlabel=1
T 10658 8961 5 4 0 0 0 0 1
pinseq=1
T 10658 8961 5 4 0 1 0 0 1
pinnumber=1
}
L 10500 8900 10700 8900 3 0 0 0 -1 -1
L 10555 8850 10645 8850 3 0 0 0 -1 -1
L 10580 8810 10620 8810 3 0 0 0 -1 -1
T 10800 8850 8 10 0 0 0 0 1
net=GND:1
]
N 10100 9100 11000 9100 4
N 7900 11700 8900 11700 4
N 8900 11700 8900 10000 4
N 8900 10000 11000 10000 4
N 7900 10700 8900 10700 4
N 7900 10300 8100 10300 4
C 3900 4600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3900 4700 3700 4700 1 0 0
{
T 3650 4650 5 6 0 1 0 6 1
pinnumber=1
T 3650 4650 5 6 0 0 0 6 1
pinseq=1
}
L 3700 4800 3700 4600 3 0 0 0 -1 -1
L 3700 4800 3200 4800 3 0 0 0 -1 -1
L 3200 4800 3100 4700 3 0 0 0 -1 -1
L 3100 4700 3200 4600 3 0 0 0 -1 -1
L 3200 4600 3700 4600 3 0 0 0 -1 -1
T 3800 4900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3800 4900 5 10 0 0 0 6 1
device=OUTPUT
T 3000 4600 5 10 1 1 0 6 1
value=LOG_VIDEO
T 3900 4600 5 10 0 0 0 6 1
net=LOG_VIDEO:1
}
N 8900 9500 8900 7300 4
C 5700 5800 1 0 0 EMBEDDEDgeneric-power.sym
[
T 5900 6050 8 10 0 1 0 3 1
net=Vcc:1
P 5900 5800 5900 6000 1 0 0
{
T 5950 5850 5 6 0 1 0 0 1
pintype=pwr
T 5950 5850 5 6 0 1 0 0 1
pinlabel=1
T 5950 5850 5 6 0 0 0 0 1
pinseq=1
T 5950 5850 5 6 0 1 0 0 1
pinnumber=1
}
L 5750 6000 6050 6000 3 0 0 0 -1 -1
]
{
T 5900 6050 5 10 0 1 0 3 1
net=3v3_ana:1
T 5500 6100 5 10 1 1 0 0 1
value=3v3_ana
}
N 5900 5200 5900 5800 4
N 5900 3400 5900 4200 4
N 3900 4700 5300 4700 4
C 6200 5300 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 6400 6200 5 10 0 0 0 0 1
symversion=0.1
T 6400 6400 5 10 0 0 0 0 1
numslots=0
T 6400 6600 5 10 0 0 0 0 1
description=capacitor
T 6400 5800 8 10 0 1 0 0 1
refdes=C?
T 6400 6000 5 10 0 0 0 0 1
device=CAPACITOR
L 6600 5500 6400 5500 3 0 0 0 -1 -1
L 6900 5500 6700 5500 3 0 0 0 -1 -1
L 6700 5700 6700 5300 3 0 0 0 -1 -1
L 6600 5700 6600 5300 3 0 0 0 -1 -1
P 7100 5500 6900 5500 1 0 0
{
T 6950 5550 5 8 0 1 0 0 1
pinnumber=2
T 6950 5450 5 8 0 1 0 2 1
pinseq=2
T 6900 5500 9 8 0 1 0 6 1
pinlabel=2
T 6900 5500 5 8 0 1 0 8 1
pintype=pas
}
P 6200 5500 6400 5500 1 0 0
{
T 6350 5550 5 8 0 1 0 6 1
pinnumber=1
T 6350 5450 5 8 0 1 0 8 1
pinseq=1
T 6400 5500 9 8 0 1 0 0 1
pinlabel=1
T 6400 5500 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 6400 6000 5 10 0 0 0 0 1
device=CAPACITOR
T 6600 5700 5 10 1 1 0 0 1
value=0.1uf
T 6200 5300 5 10 0 0 270 0 1
footprint=my_0603
T 6600 5900 5 10 1 1 0 0 1
refdes=C213
}
N 6200 5500 5900 5500 4
C 7000 5200 1 0 0 EMBEDDEDgnd-1.sym
[
T 7300 5250 8 10 0 0 0 0 1
net=GND:1
P 7100 5300 7100 5500 1 0 1
{
T 7158 5361 5 4 0 1 0 0 1
pintype=pwr
T 7158 5361 5 4 0 1 0 0 1
pinlabel=1
T 7158 5361 5 4 0 0 0 0 1
pinseq=1
T 7158 5361 5 4 0 1 0 0 1
pinnumber=1
}
L 7000 5300 7200 5300 3 0 0 0 -1 -1
L 7055 5250 7145 5250 3 0 0 0 -1 -1
L 7080 5210 7120 5210 3 0 0 0 -1 -1
]
C 6000 3400 1 90 1 EMBEDDEDresistor-1.sym
[
T 6000 3400 8 10 0 1 90 6 1
class=DISCRETE
T 6000 3400 8 10 0 1 90 6 1
pins=2
T 5700 3200 8 10 0 1 90 6 1
refdes=R?
T 5600 3100 5 10 0 0 90 6 1
device=RESISTOR
L 5800 3199 5900 3250 3 0 0 0 -1 -1
P 5900 3400 5900 3248 1 0 0
{
T 5850 3300 5 8 0 1 90 6 1
pinnumber=1
T 5850 3300 5 8 0 0 90 6 1
pinseq=1
T 5850 3300 5 8 0 1 90 6 1
pinlabel=1
T 5850 3300 5 8 0 1 90 6 1
pintype=pas
}
P 5900 2500 5900 2650 1 0 0
{
T 5850 2600 5 8 0 1 90 6 1
pinnumber=2
T 5850 2600 5 8 0 0 90 6 1
pinseq=2
T 5850 2600 5 8 0 1 90 6 1
pinlabel=2
T 5850 2600 5 8 0 1 90 6 1
pintype=pas
}
L 6000 2700 5900 2650 3 0 0 0 -1 -1
L 5800 2800 6000 2700 3 0 0 0 -1 -1
L 6000 3100 5800 3200 3 0 0 0 -1 -1
L 5800 3000 6000 3100 3 0 0 0 -1 -1
L 6000 2900 5800 3000 3 0 0 0 -1 -1
L 5800 2800 6000 2900 3 0 0 0 -1 -1
]
{
T 5600 3100 5 10 0 0 90 6 1
device=RESISTOR
T 5800 2900 5 10 1 1 0 6 1
refdes=R202
T 5700 2700 5 10 1 1 0 6 1
value=220
T 6000 3400 5 10 0 0 180 2 1
footprint=my_0603
}
C 5800 2200 1 0 0 EMBEDDEDgnd-1.sym
[
T 6100 2250 8 10 0 0 0 0 1
net=GND:1
P 5900 2300 5900 2500 1 0 1
{
T 5958 2361 5 4 0 1 0 0 1
pintype=pwr
T 5958 2361 5 4 0 1 0 0 1
pinlabel=1
T 5958 2361 5 4 0 0 0 0 1
pinseq=1
T 5958 2361 5 4 0 1 0 0 1
pinnumber=1
}
L 5800 2300 6000 2300 3 0 0 0 -1 -1
L 5855 2250 5945 2250 3 0 0 0 -1 -1
L 5880 2210 5920 2210 3 0 0 0 -1 -1
]
N 7900 11900 14400 11900 4
N 14400 3800 14400 11900 4
N 14400 3800 5900 3800 4
C 4400 3900 1 180 1 EMBEDDEDresistor-1.sym
[
T 4400 3900 8 10 0 1 180 6 1
class=DISCRETE
T 4400 3900 8 10 0 1 180 6 1
pins=2
T 4600 3600 8 10 0 1 180 6 1
refdes=R?
T 4700 3500 5 10 0 0 180 6 1
device=RESISTOR
L 4601 3700 4550 3800 3 0 0 0 -1 -1
P 4400 3800 4552 3800 1 0 0
{
T 4500 3750 5 8 0 1 180 6 1
pinnumber=1
T 4500 3750 5 8 0 0 180 6 1
pinseq=1
T 4500 3750 5 8 0 1 180 6 1
pinlabel=1
T 4500 3750 5 8 0 1 180 6 1
pintype=pas
}
P 5300 3800 5150 3800 1 0 0
{
T 5200 3750 5 8 0 1 180 6 1
pinnumber=2
T 5200 3750 5 8 0 0 180 6 1
pinseq=2
T 5200 3750 5 8 0 1 180 6 1
pinlabel=2
T 5200 3750 5 8 0 1 180 6 1
pintype=pas
}
L 5100 3900 5150 3800 3 0 0 0 -1 -1
L 5000 3700 5100 3900 3 0 0 0 -1 -1
L 4700 3900 4600 3700 3 0 0 0 -1 -1
L 4800 3700 4700 3900 3 0 0 0 -1 -1
L 4900 3900 4800 3700 3 0 0 0 -1 -1
L 5000 3700 4900 3900 3 0 0 0 -1 -1
]
{
T 4700 3500 5 10 0 0 180 6 1
device=RESISTOR
T 4600 3600 5 10 1 1 180 6 1
refdes=R201
T 4700 3400 5 10 1 1 180 6 1
value=0 - DNI
T 4400 3900 5 10 0 0 270 2 1
footprint=my_0603
}
N 4400 3800 4200 3800 4
N 4200 3800 4200 4700 4
N 5300 3800 5900 3800 4
C 5300 4200 1 0 0 EMBEDDED2N3904-2.sym
[
L 5828 4436 5864 4472 3 0 0 0 -1 -1
L 5900 4400 5828 4436 3 0 0 0 -1 -1
L 5900 4400 5864 4472 3 0 0 0 -1 -1
L 5700 4700 5484 4700 3 0 0 0 -1 -1
P 5300 4700 5484 4700 1 0 0
{
T 5463 4353 5 10 0 1 0 0 1
pinlabel=B
T 5416 4351 5 10 0 1 90 0 1
pintype=pas
T 5460 4909 5 6 0 0 90 0 1
pinseq=2
T 5400 4750 5 6 1 1 0 0 1
pinnumber=2
}
L 5700 4900 5700 4500 3 0 0 0 -1 -1
L 5900 5000 5700 4800 3 0 0 0 -1 -1
L 5900 4400 5700 4600 3 0 0 0 -1 -1
V 5800 4701 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5900 4400 5900 4200 1 0 1
{
T 5689 4214 5 10 0 1 0 0 1
pinlabel=E
T 6050 4398 5 10 0 1 90 0 1
pintype=pas
T 6034 4300 5 6 0 0 0 0 1
pinseq=3
T 5800 4250 5 6 1 1 0 0 1
pinnumber=3
}
P 5900 5200 5900 5000 1 0 0
{
T 5942 5025 5 10 0 1 0 0 1
pinlabel=C
T 5780 5347 5 10 0 1 0 0 1
pintype=pas
T 5737 5251 5 6 0 0 0 0 1
pinseq=1
T 5800 5050 5 6 1 1 0 0 1
pinnumber=1
}
T 6204 5298 8 10 0 0 0 0 1
numslots=0
T 6204 5106 8 10 0 0 0 0 1
footprint=TO92
T 6200 4700 8 10 0 1 0 0 1
refdes=Q?
T 6160 4487 5 10 0 1 0 0 1
device=2N3904
]
{
T 6160 4487 5 10 1 1 0 0 1
device=MMBT2222A
T 6200 4700 5 10 1 1 0 0 1
refdes=Q201
T 6204 5106 5 10 0 0 0 0 1
footprint=SOT23D
}
