<?xml version="1.0" encoding="utf-8"?>
<graph id="lls_enf">
    <!-- setting for Samsung OpenVX Framework -->
    <skipstages>
        <skip_stage_list flags="SVX_STAGE_SKIP_UPDATE_GST" />
        <skip_stage_list flags="SVX_STAGE_SKIP_ROI_TEST" />
    </skipstages>
    <nodes>
        <!-- Nodes: -->
        <!-- Still ENF Nodes. -->
        <still_enf_node_slice0 id="0" />
        <still_enf_node_slice1 id="1" />
        <still_enf_node_slice2 id="2" />
        <still_enf_node_slice3 id="3" />
    </nodes>

    <buffers>
        <!-- DDR Buffers: -->
        <!-- Still ENF Buffers. -->
        <ddr_buffer id="ddr_still_enf_input_slice_0" node="still_enf_node_slice0" param_idx="0"  />
        <ddr_buffer id="ddr_still_enf_mot_slice_0" node="still_enf_node_slice0" param_idx="1"  />
        <ddr_buffer id="ddr_still_enf_out_slice_0" node="still_enf_node_slice0" param_idx="5"  />
        <ddr_buffer id="ddr_still_enf_cfg" node="still_enf_node_slice0" param_idx="2"  />
        <ddr_buffer id="ddr_still_enf_input_slice_1" node="still_enf_node_slice1" param_idx="0"  />
        <ddr_buffer id="ddr_still_enf_mot_slice_1" node="still_enf_node_slice1" param_idx="1"  />
        <ddr_buffer id="ddr_still_enf_out_slice_1" node="still_enf_node_slice1" param_idx="5"  />
        <ddr_buffer id="ddr_still_enf_input_slice_2" node="still_enf_node_slice2" param_idx="0"  />
        <ddr_buffer id="ddr_still_enf_mot_slice_2" node="still_enf_node_slice2" param_idx="1"  />
        <ddr_buffer id="ddr_still_enf_out_slice_2" node="still_enf_node_slice2" param_idx="5"  />
        <ddr_buffer id="ddr_still_enf_input_slice_3" node="still_enf_node_slice3" param_idx="0"  />
        <ddr_buffer id="ddr_still_enf_mot_slice_3" node="still_enf_node_slice3" param_idx="1"  />
        <ddr_buffer id="ddr_still_enf_out_slice_3" node="still_enf_node_slice3" param_idx="5"  />

        <vcf_buffer id="vcf_enf_in" addr="0x00000" size="0x10000" />
        <vcf_buffer id="vcf_enf_mot_still" addr="0x60000" size="0x1080" />
        <vcf_buffer id="vcf_enf_cfg" addr="0x2FD80" size="0x0070" />
        <vcf_buffer id="vcf_enf_out_still" addr="0x70000" size="0x10000" />
    </buffers>

    <iva_table>
        <!-- DMA for PRE ENF Config -->
        <iva_entry id="still_enf_cfg" parent="still_enf_node_slice0" proc_id="IVA_IP_VDMA_CH4" flags="IVA_FLAG_NONE" >
            <inputs>
                ddr_still_enf_cfg
            </inputs>
            <outputs>
                vcf_enf_cfg
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_1d_dram_to_sram" />
            <triggers>
                still_loop_start_enf_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_start_enf_slice0" parent="still_enf_node_slice0" proc_id="IVA_LOOP_START" flags="IVA_FLOW_CONTROL" >
            <tile_config tile_width="64" tile_height="64" />
            <depends>
                still_enf_cfg
            </depends>
            <triggers>
                still_enf_dma_in_slice0, still_enf_dma_mot_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_in_slice0" parent="still_enf_node_slice0" proc_id="IVA_IP_VDMA_CH4" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_input_slice_0
            </inputs>
            <outputs>
                vcf_enf_in
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice0
            </depends>
            <triggers>
                still_enf_process_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_mot_slice0" parent="still_enf_node_slice0" proc_id="IVA_IP_VDMA_CH5" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_mot_slice_0
            </inputs>
            <outputs>
                vcf_enf_mot_still
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice0
            </depends>
            <triggers>
                still_enf_process_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_process_slice0" parent="still_enf_node_slice0" proc_id="IVA_IP_ENF" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_in, vcf_enf_mot_still, vcf_enf_cfg
            </inputs>
            <outputs>
                vcf_enf_out_still
            </outputs>
            <node_config dimensions="ddr_still_enf_input_slice_0" />
            <depends>
                still_enf_dma_in_slice0, still_enf_dma_mot_slice0
            </depends>
            <triggers>
                still_enf_dma_out_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_out_slice0" parent="still_enf_node_slice0" proc_id="IVA_IP_VDMA_CH13" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_out_still
            </inputs>
            <outputs>
                ddr_still_enf_out_slice_0
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_sram_to_dram" />
            <depends>
                still_enf_process_slice0
            </depends>
            <triggers>
                still_loop_end_enf_slice0
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_end_enf_slice0" parent="still_enf_node_slice0" proc_id="IVA_LOOP_END" flags="IVA_FLOW_CONTROL" >
            <depends>
                still_enf_dma_out_slice0
            </depends>
            <triggers>
                still_loop_start_enf_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_start_enf_slice1" parent="still_enf_node_slice1" proc_id="IVA_LOOP_START" flags="IVA_FLOW_CONTROL" >
            <tile_config tile_width="64" tile_height="64" />
            <depends>
                still_loop_end_enf_slice0
            </depends>
            <triggers>
                still_enf_dma_in_slice1, still_enf_dma_mot_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_in_slice1" parent="still_enf_node_slice1" proc_id="IVA_IP_VDMA_CH4" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_input_slice_1
            </inputs>
            <outputs>
                vcf_enf_in
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice1
            </depends>
            <triggers>
                still_enf_process_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_mot_slice1" parent="still_enf_node_slice1" proc_id="IVA_IP_VDMA_CH5" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_mot_slice_1
            </inputs>
            <outputs>
                vcf_enf_mot_still
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice1
            </depends>
            <triggers>
                still_enf_process_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_process_slice1" parent="still_enf_node_slice1" proc_id="IVA_IP_ENF" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_in, vcf_enf_mot_still, vcf_enf_cfg
            </inputs>
            <outputs>
                vcf_enf_out_still
            </outputs>
            <node_config dimensions="ddr_still_enf_input_slice_1" />
            <depends>
                still_enf_dma_in_slice1, still_enf_dma_mot_slice1
            </depends>
            <triggers>
                still_enf_dma_out_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_out_slice1" parent="still_enf_node_slice1" proc_id="IVA_IP_VDMA_CH13" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_out_still
            </inputs>
            <outputs>
                ddr_still_enf_out_slice_1
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_sram_to_dram" />
            <depends>
                still_enf_process_slice1
            </depends>
            <triggers>
                still_loop_end_enf_slice1
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_end_enf_slice1" parent="still_enf_node_slice1" proc_id="IVA_LOOP_END" flags="IVA_FLOW_CONTROL" >
            <depends>
                still_enf_dma_out_slice1
            </depends>
            <triggers>
                still_loop_start_enf_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_start_enf_slice2" parent="still_enf_node_slice2" proc_id="IVA_LOOP_START" flags="IVA_FLOW_CONTROL" >
            <tile_config tile_width="64" tile_height="64" />
            <depends>
                still_loop_end_enf_slice1
            </depends>
            <triggers>
                still_enf_dma_in_slice2, still_enf_dma_mot_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_in_slice2" parent="still_enf_node_slice2" proc_id="IVA_IP_VDMA_CH4" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_input_slice_2
            </inputs>
            <outputs>
                vcf_enf_in
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice2
            </depends>
            <triggers>
                still_enf_process_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_mot_slice2" parent="still_enf_node_slice2" proc_id="IVA_IP_VDMA_CH5" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_mot_slice_2
            </inputs>
            <outputs>
                vcf_enf_mot_still
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice2
            </depends>
            <triggers>
                still_enf_process_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_process_slice2" parent="still_enf_node_slice2" proc_id="IVA_IP_ENF" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_in, vcf_enf_mot_still, vcf_enf_cfg
            </inputs>
            <outputs>
                vcf_enf_out_still
            </outputs>
            <node_config dimensions="ddr_still_enf_input_slice_2" />
            <depends>
                still_enf_dma_in_slice2, still_enf_dma_mot_slice2
            </depends>
            <triggers>
                still_enf_dma_out_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_out_slice2" parent="still_enf_node_slice2" proc_id="IVA_IP_VDMA_CH13" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_out_still
            </inputs>
            <outputs>
                ddr_still_enf_out_slice_2
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_sram_to_dram" />
            <depends>
                still_enf_process_slice2
            </depends>
            <triggers>
                still_loop_end_enf_slice2
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_end_enf_slice2" parent="still_enf_node_slice2" proc_id="IVA_LOOP_END" flags="IVA_FLOW_CONTROL" >
            <depends>
                still_enf_dma_out_slice2
            </depends>
            <triggers>
                still_loop_start_enf_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_start_enf_slice3" parent="still_enf_node_slice3" proc_id="IVA_LOOP_START" flags="IVA_FLOW_CONTROL" >
            <tile_config tile_width="64" tile_height="64" />
            <depends>
                still_loop_end_enf_slice2
            </depends>
            <triggers>
                still_enf_dma_in_slice3, still_enf_dma_mot_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_in_slice3" parent="still_enf_node_slice3" proc_id="IVA_IP_VDMA_CH4" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_input_slice_3
            </inputs>
            <outputs>
                vcf_enf_in
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice3
            </depends>
            <triggers>
                still_enf_process_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_mot_slice3" parent="still_enf_node_slice3" proc_id="IVA_IP_VDMA_CH5" flags="IVA_FLOW_CONTROL" >
            <inputs>
                ddr_still_enf_mot_slice_3
            </inputs>
            <outputs>
                vcf_enf_mot_still
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_dram_to_sram" />
            <depends>
                still_loop_start_enf_slice3
            </depends>
            <triggers>
                still_enf_process_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_process_slice3" parent="still_enf_node_slice3" proc_id="IVA_IP_ENF" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_in, vcf_enf_mot_still, vcf_enf_cfg
            </inputs>
            <outputs>
                vcf_enf_out_still
            </outputs>
            <node_config dimensions="ddr_still_enf_input_slice_3" />
            <depends>
                still_enf_dma_in_slice3, still_enf_dma_mot_slice3
            </depends>
            <triggers>
                still_enf_dma_out_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_enf_dma_out_slice3" parent="still_enf_node_slice3" proc_id="IVA_IP_VDMA_CH13" flags="IVA_FLOW_CONTROL">
            <inputs>
                vcf_enf_out_still
            </inputs>
            <outputs>
                ddr_still_enf_out_slice_3
            </outputs>
            <node_config format="e_data_8b" xfer_dir="iva_vdma_2d_sram_to_dram" />
            <depends>
                still_enf_process_slice3
            </depends>
            <triggers>
                still_loop_end_enf_slice3
            </triggers>
        </iva_entry>

        <iva_entry id="still_loop_end_enf_slice3" parent="still_enf_node_slice3" proc_id="IVA_LOOP_END" flags="IVA_FLOW_CONTROL" >
            <depends>
                still_enf_dma_out_slice3
            </depends>
        </iva_entry>
    </iva_table>

</graph>
