{"sha": "e375da43d77a3b54185f26c6f474e3482185e7e4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTM3NWRhNDNkNzdhM2I1NDE4NWYyNmM2ZjQ3NGUzNDgyMTg1ZTdlNA==", "commit": {"author": {"name": "Martin Liska", "email": "mliska@suse.cz", "date": "2018-11-12T20:58:02Z"}, "committer": {"name": "Martin Liska", "email": "marxin@gcc.gnu.org", "date": "2018-11-12T20:58:02Z"}, "message": "Fix documentation of __builtin_cpu_is and __builtin_cpu_supports for x86.\n\n2018-11-12  Martin Liska  <mliska@suse.cz>\n\n\tPR target/87903\n\t* doc/extend.texi: Add missing values for __builtin_cpu_is and\n\t__builtin_cpu_supports for x86 target.\n\nFrom-SVN: r266036", "tree": {"sha": "d32c22b8bd43faa48b093f08667ad109deb77f56", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d32c22b8bd43faa48b093f08667ad109deb77f56"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e375da43d77a3b54185f26c6f474e3482185e7e4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e375da43d77a3b54185f26c6f474e3482185e7e4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e375da43d77a3b54185f26c6f474e3482185e7e4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e375da43d77a3b54185f26c6f474e3482185e7e4/comments", "author": {"login": "marxin", "id": 2658545, "node_id": "MDQ6VXNlcjI2NTg1NDU=", "avatar_url": "https://avatars.githubusercontent.com/u/2658545?v=4", "gravatar_id": "", "url": "https://api.github.com/users/marxin", "html_url": "https://github.com/marxin", "followers_url": "https://api.github.com/users/marxin/followers", "following_url": "https://api.github.com/users/marxin/following{/other_user}", "gists_url": "https://api.github.com/users/marxin/gists{/gist_id}", "starred_url": "https://api.github.com/users/marxin/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/marxin/subscriptions", "organizations_url": "https://api.github.com/users/marxin/orgs", "repos_url": "https://api.github.com/users/marxin/repos", "events_url": "https://api.github.com/users/marxin/events{/privacy}", "received_events_url": "https://api.github.com/users/marxin/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "52ed66ec25474619919be18f3cf8a15cb7f6ea45", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/52ed66ec25474619919be18f3cf8a15cb7f6ea45", "html_url": "https://github.com/Rust-GCC/gccrs/commit/52ed66ec25474619919be18f3cf8a15cb7f6ea45"}], "stats": {"total": 106, "additions": 104, "deletions": 2}, "files": [{"sha": "7c4307ef4aea2a242e491c87415a70dc6f4b5c7b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e375da43d77a3b54185f26c6f474e3482185e7e4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e375da43d77a3b54185f26c6f474e3482185e7e4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e375da43d77a3b54185f26c6f474e3482185e7e4", "patch": "@@ -1,3 +1,9 @@\n+2018-11-12  Martin Liska  <mliska@suse.cz>\n+\n+\tPR target/87903\n+\t* doc/extend.texi: Add missing values for __builtin_cpu_is and\n+\t__builtin_cpu_supports for x86 target.\n+\n 2018-11-12  Sandra Loosemore  <sandra@codesourcery.com>\n \n \tPR middle-end/21110"}, {"sha": "04a069fc36680428b2f8be1017fb16dfa98e0c57", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 98, "deletions": 2, "changes": 100, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e375da43d77a3b54185f26c6f474e3482185e7e4/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e375da43d77a3b54185f26c6f474e3482185e7e4/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=e375da43d77a3b54185f26c6f474e3482185e7e4", "patch": "@@ -20422,12 +20422,18 @@ is of type @var{cpuname}\n and returns @code{0} otherwise. The following CPU names can be detected:\n \n @table @samp\n+@item amd\n+AMD CPU.\n+\n @item intel\n Intel CPU.\n \n @item atom\n Intel Atom CPU.\n \n+@item slm\n+Intel Silvermont CPU.\n+\n @item core2\n Intel Core 2 CPU.\n \n@@ -20443,8 +20449,50 @@ Intel Core i7 Westmere CPU.\n @item sandybridge\n Intel Core i7 Sandy Bridge CPU.\n \n-@item amd\n-AMD CPU.\n+@item ivybridge\n+Intel Core i7 Ivy Bridge CPU.\n+\n+@item haswell\n+Intel Core i7 Haswell CPU.\n+\n+@item broadwell\n+Intel Core i7 Broadwell CPU.\n+\n+@item skylake\n+Intel Core i7 Skylake CPU.\n+\n+@item skylake-avx512\n+Intel Core i7 Skylake AVX512 CPU.\n+\n+@item cannonlake\n+Intel Core i7 Cannon Lake CPU.\n+\n+@item icelake-client\n+Intel Core i7 Ice Lake Client CPU.\n+\n+@item icelake-server\n+Intel Core i7 Ice Lake Server CPU.\n+\n+@item bonnell\n+Intel Atom Bonnell CPU.\n+\n+@item silvermont\n+Intel Atom Silvermont CPU.\n+\n+@item goldmont\n+Intel Atom Goldmont CPU.\n+\n+@item goldmont-plus\n+Intel Atom Goldmont Plus CPU.\n+\n+@item tremont\n+Intel Atom Tremont CPU.\n+\n+@item knl\n+Intel Knights Landing CPU.\n+\n+@item knm\n+Intel Knights Mill CPU.\n \n @item amdfam10h\n AMD Family 10h CPU.\n@@ -20530,8 +20578,56 @@ SSE4.2 instructions.\n AVX instructions.\n @item avx2\n AVX2 instructions.\n+@item sse4a\n+SSE4A instructions.\n+@item fma4\n+FMA4 instructions.\n+@item xop\n+XOP instructions.\n+@item fma\n+FMA instructions.\n @item avx512f\n AVX512F instructions.\n+@item bmi\n+BMI instructions.\n+@item bmi2\n+BMI2 instructions.\n+@item aes\n+AES instructions.\n+@item pclmul\n+PCLMUL instructions.\n+@item avx512vl\n+AVX512VL instructions.\n+@item avx512bw\n+AVX512BW instructions.\n+@item avx512dq\n+AVX512DQ instructions.\n+@item avx512cd\n+AVX512CD instructions.\n+@item avx512er\n+AVX512ER instructions.\n+@item avx512pf\n+AVX512PF instructions.\n+@item avx512vbmi\n+AVX512VBMI instructions.\n+@item avx512ifma\n+AVX512IFMA instructions.\n+@item avx5124vnniw\n+AVX5124VNNIW instructions.\n+@item avx5124fmaps\n+AVX5124FMAPS instructions.\n+@item avx512vpopcntdq\n+AVX512VPOPCNTDQ instructions.\n+@item avx512vbmi2\n+AVX512VBMI2 instructions.\n+@item gfni\n+GFNI instructions.\n+@item vpclmulqdq\n+VPCLMULQDQ instructions.\n+@item avx512vnni\n+AVX512VNNI instructions.\n+@item avx512bitalg\n+AVX512BITALG instructions.\n @end table\n \n Here is an example:"}]}