ISim log file
Running: D:\Xilinx_ISE_14.7\ISE_project\mux2\mux2_t_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Xilinx_ISE_14.7/ISE_project/mux2/mux2_t_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Xilinx_ISE_14.7/ISE_project/mux2/mux2_t.v" Line 2.  For instance mux2_t/uut/, width 16 of formal port A is not equal to width 32 of actual variable A. 
WARNING: File "D:/Xilinx_ISE_14.7/ISE_project/mux2/mux2_t.v" Line 3.  For instance mux2_t/uut/, width 16 of formal port B is not equal to width 32 of actual variable B. 
WARNING: File "D:/Xilinx_ISE_14.7/ISE_project/mux2/mux2_t.v" Line 5.  For instance mux2_t/uut/, width 16 of formal port Z is not equal to width 32 of actual signal Z.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
