-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\ObjectTrackerHDL\Prev2_DFFT.vhd
-- Created: 2024-12-03 00:37:46
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Prev2_DFFT
-- Source Path: ObjectTrackerHDL/ObjectTrackerHDL/Track/2-DCorrelation/Prev2-DFFT
-- Hierarchy Level: 3
-- Model version: 3.7
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Prev2_DFFT IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        pixelIn                           :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        ctrlIn_valid                      :   IN    std_logic;
        pixelOut_re                       :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        pixelOut_im                       :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        ctrlOut_hStart                    :   OUT   std_logic;
        ctrlOut_hEnd                      :   OUT   std_logic;
        ctrlOut_vStart                    :   OUT   std_logic;
        ctrlOut_vEnd                      :   OUT   std_logic;
        ctrlOut_valid                     :   OUT   std_logic
        );
END Prev2_DFFT;


ARCHITECTURE rtl OF Prev2_DFFT IS

  -- Component Declarations
  COMPONENT RowFFT_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn                          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(38 DOWNTO 0);  -- sfix39_En28
          dataOut_im                      :   OUT   std_logic_vector(38 DOWNTO 0);  -- sfix39_En28
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT CornerTurnMemory_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn                          :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          validIn                         :   IN    std_logic;
          dataOut                         :   OUT   std_logic_vector(63 DOWNTO 0);  -- ufix64
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ColumnFFT_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(27 DOWNTO 0);  -- sfix28_En16
          dataIn_im                       :   IN    std_logic_vector(27 DOWNTO 0);  -- sfix28_En16
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(34 DOWNTO 0);  -- sfix35_En16
          dataOut_im                      :   OUT   std_logic_vector(34 DOWNTO 0);  -- sfix35_En16
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT pixelBusGenerator_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          validIn                         :   IN    std_logic;
          busOut_hStart                   :   OUT   std_logic;
          busOut_hEnd                     :   OUT   std_logic;
          busOut_vStart                   :   OUT   std_logic;
          busOut_vEnd                     :   OUT   std_logic;
          busOut_valid                    :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : RowFFT_block
    USE ENTITY work.RowFFT_block(rtl);

  FOR ALL : CornerTurnMemory_block1
    USE ENTITY work.CornerTurnMemory_block1(rtl);

  FOR ALL : ColumnFFT_block
    USE ENTITY work.ColumnFFT_block(rtl);

  FOR ALL : pixelBusGenerator_block1
    USE ENTITY work.pixelBusGenerator_block1(rtl);

  -- Signals
  SIGNAL valid                            : std_logic;
  SIGNAL RowFFT_out1_re                   : std_logic_vector(38 DOWNTO 0);  -- ufix39
  SIGNAL RowFFT_out1_im                   : std_logic_vector(38 DOWNTO 0);  -- ufix39
  SIGNAL RowFFT_out2                      : std_logic;
  SIGNAL RowFFT_out1_re_signed            : signed(38 DOWNTO 0);  -- sfix39_En28
  SIGNAL RowFFT_out1_im_signed            : signed(38 DOWNTO 0);  -- sfix39_En28
  SIGNAL Data_Type_Conversion6_out1_re    : signed(27 DOWNTO 0);  -- sfix28_En16
  SIGNAL Data_Type_Conversion6_out1_im    : signed(27 DOWNTO 0);  -- sfix28_En16
  SIGNAL Data_Type_Conversion2_out1_re    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Data_Type_Conversion2_out1_im    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Bit_Concat_out1                  : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL dataOut                          : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL validOut                         : std_logic;
  SIGNAL dataOut_unsigned                 : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL Bit_Slice2_out1                  : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Bit_Slice1_out1                  : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Data_Type_Conversion3_out1_re    : signed(27 DOWNTO 0);  -- sfix28_En16
  SIGNAL Data_Type_Conversion3_out1_im    : signed(27 DOWNTO 0);  -- sfix28_En16
  SIGNAL ColumnFFT_out1_re                : std_logic_vector(34 DOWNTO 0);  -- ufix35
  SIGNAL ColumnFFT_out1_im                : std_logic_vector(34 DOWNTO 0);  -- ufix35
  SIGNAL ColumnFFT_out2                   : std_logic;
  SIGNAL ColumnFFT_out1_re_signed         : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL ColumnFFT_out1_im_signed         : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL alpha_out1_re                    : signed(23 DOWNTO 0);  -- sfix24_En12
  SIGNAL alpha_out1_im                    : signed(23 DOWNTO 0);  -- sfix24_En12
  SIGNAL pixelBusGenerator_out1_hStart    : std_logic;
  SIGNAL pixelBusGenerator_out1_hEnd      : std_logic;
  SIGNAL pixelBusGenerator_out1_vStart    : std_logic;
  SIGNAL pixelBusGenerator_out1_vEnd      : std_logic;
  SIGNAL pixelBusGenerator_out1_valid     : std_logic;

BEGIN
  u_RowFFT : RowFFT_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn => pixelIn,  -- sfix32_En28
              validIn => valid,
              dataOut_re => RowFFT_out1_re,  -- sfix39_En28
              dataOut_im => RowFFT_out1_im,  -- sfix39_En28
              validOut => RowFFT_out2
              );

  u_CornerTurnMemory : CornerTurnMemory_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn => std_logic_vector(Bit_Concat_out1),  -- ufix64
              validIn => RowFFT_out2,
              dataOut => dataOut,  -- ufix64
              validOut => validOut
              );

  u_ColumnFFT : ColumnFFT_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => std_logic_vector(Data_Type_Conversion3_out1_re),  -- sfix28_En16
              dataIn_im => std_logic_vector(Data_Type_Conversion3_out1_im),  -- sfix28_En16
              validIn => validOut,
              dataOut_re => ColumnFFT_out1_re,  -- sfix35_En16
              dataOut_im => ColumnFFT_out1_im,  -- sfix35_En16
              validOut => ColumnFFT_out2
              );

  u_pixelBusGenerator : pixelBusGenerator_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              validIn => ColumnFFT_out2,
              busOut_hStart => pixelBusGenerator_out1_hStart,
              busOut_hEnd => pixelBusGenerator_out1_hEnd,
              busOut_vStart => pixelBusGenerator_out1_vStart,
              busOut_vEnd => pixelBusGenerator_out1_vEnd,
              busOut_valid => pixelBusGenerator_out1_valid
              );

  valid <= ctrlIn_valid;

  RowFFT_out1_re_signed <= signed(RowFFT_out1_re);

  RowFFT_out1_im_signed <= signed(RowFFT_out1_im);

  Data_Type_Conversion6_out1_re <= resize(RowFFT_out1_re_signed(38 DOWNTO 12), 28);
  Data_Type_Conversion6_out1_im <= resize(RowFFT_out1_im_signed(38 DOWNTO 12), 28);

  Data_Type_Conversion2_out1_re <= unsigned(resize(Data_Type_Conversion6_out1_re, 32));
  Data_Type_Conversion2_out1_im <= unsigned(resize(Data_Type_Conversion6_out1_im, 32));

  Bit_Concat_out1 <= Data_Type_Conversion2_out1_re & Data_Type_Conversion2_out1_im;

  dataOut_unsigned <= unsigned(dataOut);

  Bit_Slice2_out1 <= dataOut_unsigned(63 DOWNTO 32);

  Bit_Slice1_out1 <= dataOut_unsigned(31 DOWNTO 0);

  Data_Type_Conversion3_out1_re <= signed(Bit_Slice2_out1(27 DOWNTO 0));
  Data_Type_Conversion3_out1_im <= signed(Bit_Slice1_out1(27 DOWNTO 0));

  ColumnFFT_out1_re_signed <= signed(ColumnFFT_out1_re);

  ColumnFFT_out1_im_signed <= signed(ColumnFFT_out1_im);

  alpha_out1_re <= ColumnFFT_out1_re_signed(27 DOWNTO 4);
  alpha_out1_im <= ColumnFFT_out1_im_signed(27 DOWNTO 4);

  pixelOut_re <= std_logic_vector(alpha_out1_re);

  pixelOut_im <= std_logic_vector(alpha_out1_im);

  ctrlOut_hStart <= pixelBusGenerator_out1_hStart;

  ctrlOut_hEnd <= pixelBusGenerator_out1_hEnd;

  ctrlOut_vStart <= pixelBusGenerator_out1_vStart;

  ctrlOut_vEnd <= pixelBusGenerator_out1_vEnd;

  ctrlOut_valid <= pixelBusGenerator_out1_valid;

END rtl;

