Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		3	1		#r29
hw_input_global_wrapper_stencil$d_reg__U3		3	2		#r30
hw_input_global_wrapper_stencil$d_reg__U4		4	6		#r31
hw_input_global_wrapper_stencil$d_reg__U5		3	6		#r32
hw_input_global_wrapper_stencil$d_reg__U6		4	3		#r33
hw_input_global_wrapper_stencil$d_reg__U7		4	4		#r34
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	3		#m12
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I28
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140140696516368_i140140685111568		5	2		#p27
op_hcompute_blur_stencil$inner_compute$i140140704024272_i140140685509200		5	3		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i140140685279568_i140140685509200		6	6		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140685314256_i140140686018448		4	5		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140685314320_i140140686018448		2	3		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140685472912_i140140686018448		2	6		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140685475728_i140140686018448		4	3		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140685641808_i140140686018448		5	4		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140696291088_i140140684767760		4	1		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140696292688_i140140686018448		2	1		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140700808528_i140140686018448		4	7		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140708462032_i140140686018448		2	2		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710859856_i140140684767760		6	5		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710860240_i140140684767760		2	5		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710860816_i140140684767760		4	6		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710861008_i140140684767760		2	4		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710861200_i140140684767760		4	2		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710861776_i140140684767760		5	5		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710861968_i140140684767760		4	4		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140710862800_i140140684767760		6	4		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140140717422992_i140140686018448		5	1		#p8
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
