{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701709486615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701709486615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 00:04:45 2023 " "Processing started: Tue Dec 05 00:04:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701709486615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701709486615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB5 -c LAB5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB5 -c LAB5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701709486615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701709487178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bits " "Found entity 1: ALU_32bits" {  } { { "ALU_32bits.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/ALU_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(35) " "Verilog HDL warning at DataMemory.v(35): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "tb1.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/tb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701709487210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701709487225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_regDst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_regDst\"" {  } { { "datapath.v" "mux_regDst" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "datapath.v" "regFile" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487225 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RegisterFile.v(30) " "Verilog HDL warning at RegisterFile.v(30): ignoring unsupported system task" {  } { { "RegisterFile.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/RegisterFile.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1701709487225 "|datapath|RegisterFile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:signEtx " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:signEtx\"" {  } { { "datapath.v" "signEtx" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_aluSrc " "Elaborating entity \"mux\" for hierarchy \"mux:mux_aluSrc\"" {  } { { "datapath.v" "mux_aluSrc" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bits ALU_32bits:alu " "Elaborating entity \"ALU_32bits\" for hierarchy \"ALU_32bits:alu\"" {  } { { "datapath.v" "alu" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bits.v(32) " "Verilog HDL assignment warning at ALU_32bits.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bits.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/ALU_32bits.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701709487241 "|datapath|ALU_32bits:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dmem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dmem\"" {  } { { "datapath.v" "dmem" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701709487241 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.v(38) " "Verilog HDL warning at DataMemory.v(38): ignoring unsupported system task" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1701709487256 "|datapath|DataMemory:dmem"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[0\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[0\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[1\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[1\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[2\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[2\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[3\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[3\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[4\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[4\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[5\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[5\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[6\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[6\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[7\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[7\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[8\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[8\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[9\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[9\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[10\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[10\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[11\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[11\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[12\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[12\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[13\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[13\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[14\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[14\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[15\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[15\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[16\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[16\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[17\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[17\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[18\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[18\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[19\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[19\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[20\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[20\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[21\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[21\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[22\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[22\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[23\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[23\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[24\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[24\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[25\] " "Converted tri-state buffer \"DataMemory:dmem\|ReadData\[25\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB5/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1701709487303 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:dmem\|ReadData\[26\] " "Converted tri-state 