============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:52 pm
  Module:                 Top
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (43065 ps) Late External Delay Assertion at pin test_pad[0]
          Group: I2O
     Startpoint: (F) clk_pad
          Clock: (F) clk
       Endpoint: (F) test_pad[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        50000     
        Drv Adjust:+       0            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200        50200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1300                  
     Required Time:=   98490                  
      Launch Clock:-   50200                  
       Input Delay:-       0                  
         Data Path:-    5225                  
             Slack:=   43065                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                              
  input_delay               0              create_clock_delay_domain_1_clk_F_0 
  output_delay             400             cons.sdc_line_71_38_1               

#--------------------------------------------------------------------------------------------
# Timing Point   Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                         (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  clk_pad        -       -        F     (arrival)      1 3538.0     0     0   50200    (-,-) 
  CLK_3DPAD/CIN  -       PAD->CIN F     pc3d01         1  180.0   955  1410   51610    (-,-) 
  CLK_3CPAD/CP   (i)     CCLK->CP F     pc3c01       310    0.0     0   602   52212    (-,-) 
  TEST_PAD1/PAD  -       I->PAD   F     pc3o05         1 5000.0  2064  3214   55425    (-,-) 
  test_pad[0]    -       -        F     (port)         -      -     -     0   55425    (-,-) 
#--------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 2: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[31]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4615__8246/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4588__7098/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[31]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 3: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[30]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4622__6161/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4586__5122/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[30]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 4: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[29]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4621__4733/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4585__1705/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[29]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 5: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[28]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4619__5115/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4584__2802/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[28]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 6: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[27]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4618__1881/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4583__1617/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[27]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 7: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[26]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4617__6131/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4581__6783/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[26]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 8: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[25]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4609__6783/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4580__5526/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[25]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[24]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4614__5122/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4578__4319/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[24]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[23]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4613__1705/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4577__6260/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[23]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 11: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[22]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4612__2802/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4560__7098/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[22]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[21]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4608__5526/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4573__6417/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[21]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[20]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4592__7482/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4571__1666/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[20]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 14: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[19]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4605__6260/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4570__2346/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[19]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[18]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4603__2398/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4568__9945/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[18]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[17]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4602__5477/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4566__6161/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[17]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[16]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4599__1666/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4565__4733/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[16]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 18: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[15]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4598__2346/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4564__7482/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[15]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 19: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[14]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4597__2883/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4563__5115/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[14]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 20: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[13]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4596__9945/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4562__1881/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[13]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 21: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[12]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4595__9315/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4575__2398/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[12]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 22: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[11]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4594__6161/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4561__6131/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[11]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 23: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[10]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP    -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q     -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z      -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4593__4733/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4576__5107/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[10]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 24: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[9]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4624__9945/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4590__1881/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[9]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 25: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[8]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4610__3680/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4589__6131/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[8]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 26: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[7]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4623__9315/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4587__8246/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[7]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 27: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[6]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4620__7482/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4582__3680/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[6]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 28: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[5]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4616__7098/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4579__8428/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[5]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 29: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[4]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4600__7410/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4591__5115/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[4]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 30: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[3]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4611__1617/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4574__5477/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[3]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 31: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[2]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4606__4319/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4569__2883/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[2]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 32: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[1]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4601__6417/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4567__9315/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[1]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 33: MET (86051 ps) Setup Check with Pin u_input_checker/buffer_reg_reg[0]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_input_checker/buffer_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_input_checker/g4632/ZN            -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_input_checker/g4604__5107/ZN      -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_input_checker/g4572__7410/ZN      -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_input_checker/buffer_reg_reg[0]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 34: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[31]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4615__2398/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4588__5107/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[31]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 35: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[30]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4622__3680/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4586__5477/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[30]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 36: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[29]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4621__6783/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4585__6417/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[29]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 37: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[28]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4619__8428/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4584__7410/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[28]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 38: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[27]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4618__4319/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4583__1666/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[27]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 39: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[26]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4617__6260/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4581__2883/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[26]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 40: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[25]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4609__2883/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4580__9945/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[25]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 41: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[24]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4614__5477/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4578__6161/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[24]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 42: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[23]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4613__6417/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4577__4733/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[23]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 43: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[22]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4612__7410/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4560__5107/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[22]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 44: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[21]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4608__9945/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4573__6131/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[21]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 45: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[20]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4592__5526/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4571__8246/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[20]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 46: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[19]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4605__4733/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4570__5122/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[19]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 47: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[18]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4603__5115/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4568__2802/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[18]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 48: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[17]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4602__1881/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4566__3680/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[17]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 49: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[16]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4599__8246/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4565__6783/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[16]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 50: MET (86051 ps) Setup Check with Pin u_output_giver/buffer_reg_reg[15]/CP->D
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) u_output_giver/buffer_reg_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     658                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98032                  
      Launch Clock:-     200                  
         Data Path:-   11781                  
             Slack:=   86051                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[5]/CP   -       -      R     (arrival)    310      - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/Q    -       CP->Q  F     denrq4        41  774.9  1675  2257    2457    (-,-) 
  u_simon/u_encrypt/g1932__5122/Z     -       A2->Z  F     an02da        68 2016.2  1739  2359    4816    (-,-) 
  u_output_giver/g4632/ZN             -       I->ZN  R     invbd2        32  575.4  2221  6395   11210    (-,-) 
  u_output_giver/g4598__5122/ZN       -       A1->ZN F     aoi22d1        1    7.2   471   551   11762    (-,-) 
  u_output_giver/g4564__5526/ZN       -       A2->ZN R     nr02d1         1    5.3   419   220   11981    (-,-) 
  u_output_giver/buffer_reg_reg[15]/D -       -      R     dfnrq1         1      -     -     0   11981    (-,-) 
#---------------------------------------------------------------------------------------------------------------

