Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Oct  3 00:39:26 2025
| Host         : debian-vm running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file build/post_route_timing.rpt
| Design       : tp_lvl
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                13773        0.048        0.000                      0                13773        3.870        0.000                       0                  6755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.008        0.000                      0                13773        0.048        0.000                      0                13773        3.870        0.000                       0                  6755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 execute_stage/result_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_table/pc_storage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 3.948ns (39.717%)  route 5.992ns (60.283%))
  Logic Levels:           24  (CARRY4=14 LUT2=3 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 13.946 - 10.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.495    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.576 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=6, routed)           0.118     2.694    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=6748, routed)        1.361     4.136    execute_stage/clk
    SLICE_X28Y33         FDRE                                         r  execute_stage/result_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.433     4.569 r  execute_stage/result_q_reg[11]/Q
                         net (fo=3, routed)           0.790     5.359    execute_stage_result_q[11]
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.105     5.464 r  operand_1_inferred_i_117/O
                         net (fo=1, routed)           0.542     6.006    operand_1__1[11]
    SLICE_X26Y32         LUT3 (Prop_lut3_I2_O)        0.105     6.111 r  operand_1_inferred_i_53/O
                         net (fo=3, routed)           0.583     6.694    execute_stage/ex_op_1_fast[11]
    SLICE_X21Y31         LUT2 (Prop_lut2_I0_O)        0.105     6.799 r  execute_stage/add_result[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.799    execute_stage/add_result[8]_INST_0_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.131 r  execute_stage/add_result[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.131    execute_stage/add_result[8]_INST_0_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.229 r  execute_stage/add_result[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.229    execute_stage/add_result[12]_INST_0_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.327 r  execute_stage/add_result[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.327    execute_stage/add_result[16]_INST_0_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.425 r  execute_stage/add_result[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.425    execute_stage/add_result[20]_INST_0_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.523 r  execute_stage/add_result[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.523    execute_stage/add_result[24]_INST_0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.621 r  execute_stage/add_result[28]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.621    execute_stage/add_result[28]_INST_0_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.719 r  execute_stage/add_result[32]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.719    execute_stage/add_result[32]_INST_0_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.817 r  execute_stage/add_result[36]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.817    execute_stage/add_result[36]_INST_0_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  execute_stage/add_result[40]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.915    execute_stage/add_result[40]_INST_0_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  execute_stage/add_result[44]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.013    execute_stage/add_result[44]_INST_0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.213 r  execute_stage/add_result[48]_INST_0/O[2]
                         net (fo=2, routed)           0.626     8.838    memory_stage/ex_result_d[50]
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.255     9.093 r  memory_stage/mem_wr\\.awaddr[50]_INST_0_replica/O
                         net (fo=1, routed)           0.550     9.643    memory_controller/mem_wr\\.awaddr[50]_repN_alias
    SLICE_X20Y34         LUT2 (Prop_lut2_I0_O)        0.274     9.917 r  memory_controller/read\\.arready_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.917    memory_controller/read\\.arready_INST_0_i_11_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.249 r  memory_controller/read\\.arready_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.249    memory_controller/read\\.arready_INST_0_i_5_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.347 r  memory_controller/read\\.arready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    memory_controller/read\\.arready_INST_0_i_2_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    10.479 r  memory_controller/read\\.arready_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.566    11.045    memory_controller/rd_next_connect
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.275    11.320 r  memory_controller/read\\.arready_INST_0/O
                         net (fo=1, routed)           0.205    11.525    memory_stage/mem_rd\\.arready
    SLICE_X19Y31         LUT6 (Prop_lut6_I1_O)        0.105    11.630 f  memory_stage/assert_stall_INST_0/O
                         net (fo=16, routed)          0.835    12.466    decode_stage/stall_in
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.105    12.571 f  decode_stage/stall_out_INST_0/O
                         net (fo=6, routed)           0.664    13.234    fetch_stage/stall
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.105    13.339 r  fetch_stage/pc_if_write_en_INST_0/O
                         net (fo=63, routed)          0.632    13.972    register_table/pc_if_write_en
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.105    14.077 r  register_table/pc_storage[32]_i_1/O
                         net (fo=1, routed)           0.000    14.077    register_table/pc_storage[32]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  register_table/pc_storage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.596    12.371    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.448 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=6, routed)           0.112    12.560    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.637 r  clk_IBUF_BUFG_inst/O
                         net (fo=6748, routed)        1.309    13.946    register_table/clk
    SLICE_X4Y21          FDRE                                         r  register_table/pc_storage_reg[32]/C
                         clock pessimism              0.144    14.090    
                         clock uncertainty           -0.035    14.055    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.030    14.085    register_table/pc_storage_reg[32]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 data_cache/address_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cache/cache_tags_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.246%)  route 0.114ns (44.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=6, routed)           0.030     1.031    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.057 r  clk_IBUF_BUFG_inst/O
                         net (fo=6748, routed)        0.557     1.613    data_cache/clk
    SLICE_X25Y31         FDRE                                         r  data_cache/address_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  data_cache/address_reg_reg[30]/Q
                         net (fo=2, routed)           0.114     1.869    data_cache/address_parts0[tag]_return[18]
    RAMB36_X1Y6          RAMB36E1                                     r  data_cache/cache_tags_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst_replica/O
                         net (fo=6, routed)           0.033     1.120    clk_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6748, routed)        0.863     2.012    data_cache/clk
    RAMB36_X1Y6          RAMB36E1                                     r  data_cache/cache_tags_reg/CLKBWRCLK
                         clock pessimism             -0.346     1.666    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.821    data_cache/cache_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y6   data_cache/cache_tags_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X28Y25  uart/read_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X28Y25  uart/read_buffer_reg_r1_0_63_0_2/RAMA/CLK



