{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 12:10:57 2012 " "Info: Processing started: Wed Dec 05 12:10:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flow -c Flow " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Flow -c Flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavior " "Info: Found design unit 1: clk_div-behavior" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inputcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputController-Behavioral " "Info: Found design unit 1: InputController-Behavioral" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InputController " "Info: Found entity 1: InputController" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinate_holder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coordinate_holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinate_holder-Behavioral " "Info: Found design unit 1: coordinate_holder-Behavioral" {  } { { "coordinate_holder.vhd" "" { Text "C:/ece388/Flow/coordinate_holder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coordinate_holder " "Info: Found entity 1: coordinate_holder" {  } { { "coordinate_holder.vhd" "" { Text "C:/ece388/Flow/coordinate_holder.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dynamic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_reg_unit-Behavioral " "Info: Found design unit 1: single_reg_unit-Behavioral" {  } { { "dynamic_reg.vhd" "" { Text "C:/ece388/Flow/dynamic_reg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_reg_unit " "Info: Found entity 1: single_reg_unit" {  } { { "dynamic_reg.vhd" "" { Text "C:/ece388/Flow/dynamic_reg.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Info: Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Info: Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Info: Found design unit 1: vga_controller-Behavioral" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_flow.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file custom_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_flow " "Info: Found design unit 1: custom_flow" {  } { { "custom_flow.vhd" "" { Text "C:/ece388/Flow/custom_flow.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 custom_flow-body " "Info: Found design unit 2: custom_flow-body" {  } { { "custom_flow.vhd" "" { Text "C:/ece388/Flow/custom_flow.vhd" 180 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece388/lab9/testunit/flow.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /ece388/lab9/testunit/flow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flow " "Info: Found entity 1: Flow" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Info: Found design unit 1: controller-Behavioral" {  } { { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboardvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboardVhdl-Behavioral " "Info: Found design unit 1: keyboardVhdl-Behavioral" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboardVhdl " "Info: Found entity 1: keyboardVhdl" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_control-Behavioral " "Info: Found design unit 1: logic_control-Behavioral" {  } { { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic_control " "Info: Found entity 1: logic_control" {  } { { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Flow " "Info: Elaborating entity \"Flow\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst2 " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst2\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst2" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -240 128 264 -80 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst1" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -88 -96 64 40 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst19 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst19\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst19" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 368 912 1120 528 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardVhdl keyboardVhdl:inst25 " "Info: Elaborating entity \"keyboardVhdl\" for hierarchy \"keyboardVhdl:inst25\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst25" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 384 640 824 512 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputController InputController:inst7 " "Info: Elaborating entity \"InputController\" for hierarchy \"InputController:inst7\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst7" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 352 1240 1456 576 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_state InputController.vhd(54) " "Warning (10631): VHDL Process Statement warning at InputController.vhd(54): inferring latch(es) for signal or variable \"Next_state\", which holds its previous value in one or more paths through the process" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.R InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.R\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.T InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.T\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.V InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.V\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.X InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.X\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.Z InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.Z\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.L InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.L\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.H InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.H\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.K InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.K\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.J InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.J\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.G InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.G\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.F InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.F\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.E InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.E\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.D InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.D\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.C InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.C\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.B InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.B\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.A InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.A\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_control logic_control:inst3 " "Info: Elaborating entity \"logic_control\" for hierarchy \"logic_control:inst3\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst3" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 8 816 1032 296 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:inst " "Info: Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:inst\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 48 368 584 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_reg_unit single_reg_unit:inst16 " "Info: Elaborating entity \"single_reg_unit\" for hierarchy \"single_reg_unit:inst16\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst16" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -232 776 1024 -72 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.vhd 2 1 " "Warning: Using design file hexdriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDriver-Behavioral " "Info: Found design unit 1: HexDriver-Behavioral" {  } { { "hexdriver.vhd" "" { Text "C:/ece388/Flow/hexdriver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Info: Found entity 1: HexDriver" {  } { { "hexdriver.vhd" "" { Text "C:/ece388/Flow/hexdriver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:inst4 " "Info: Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:inst4\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst4" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 360 1680 1824 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.X_289 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.X_289\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.T_277 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.T_277\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.R_269 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.R_269\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.G_333 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.G_333\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.F_341 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.F_341\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.E_349 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.E_349\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.D_357 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.D_357\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.C_365 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.C_365\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.A_377 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.A_377\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.J_325 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.J_325\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.H_313 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.H_313\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.L_305 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.L_305\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.Z_297 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.Z_297\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.A_377 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.A_377\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.C_365 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.C_365\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.D_357 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.D_357\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.E_349 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.E_349\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.F_341 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.F_341\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.G_333 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.G_333\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.J_325 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.J_325\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.H_313 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.H_313\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.L_305 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.L_305\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.Z_297 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.Z_297\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.X_289 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.X_289\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.T_277 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.T_277\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.R_269 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.R_269\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sync GND " "Warning (13410): Pin \"sync\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -256 248 424 -240 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[1\] GND " "Warning (13410): Pin \"Blue\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -360 1408 1584 -344 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[0\] GND " "Warning (13410): Pin \"Blue\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -360 1408 1584 -344 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[1\] GND " "Warning (13410): Pin \"Green\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -376 1408 1584 -360 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[0\] GND " "Warning (13410): Pin \"Green\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -376 1408 1584 -360 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[1\] GND " "Warning (13410): Pin \"Red\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -392 1408 1584 -376 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[0\] GND " "Warning (13410): Pin \"Red\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -392 1408 1584 -376 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 29 " "Info: 29 registers lost all their fanouts during netlist optimizations. The first 29 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.B " "Info: Register \"InputController:inst7\|State.B\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.K " "Info: Register \"InputController:inst7\|State.K\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.V " "Info: Register \"InputController:inst7\|State.V\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[6\] " "Info: Register \"single_reg_unit:inst16\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[7\] " "Info: Register \"single_reg_unit:inst16\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[8\] " "Info: Register \"single_reg_unit:inst16\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[9\] " "Info: Register \"single_reg_unit:inst16\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[10\] " "Info: Register \"single_reg_unit:inst16\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[11\] " "Info: Register \"single_reg_unit:inst16\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[12\] " "Info: Register \"single_reg_unit:inst16\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[13\] " "Info: Register \"single_reg_unit:inst16\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[14\] " "Info: Register \"single_reg_unit:inst16\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[15\] " "Info: Register \"single_reg_unit:inst16\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[16\] " "Info: Register \"single_reg_unit:inst16\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[17\] " "Info: Register \"single_reg_unit:inst16\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[18\] " "Info: Register \"single_reg_unit:inst16\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[19\] " "Info: Register \"single_reg_unit:inst16\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[20\] " "Info: Register \"single_reg_unit:inst16\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[21\] " "Info: Register \"single_reg_unit:inst16\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[22\] " "Info: Register \"single_reg_unit:inst16\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[23\] " "Info: Register \"single_reg_unit:inst16\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[24\] " "Info: Register \"single_reg_unit:inst16\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[25\] " "Info: Register \"single_reg_unit:inst16\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[26\] " "Info: Register \"single_reg_unit:inst16\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[27\] " "Info: Register \"single_reg_unit:inst16\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[28\] " "Info: Register \"single_reg_unit:inst16\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[29\] " "Info: Register \"single_reg_unit:inst16\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[30\] " "Info: Register \"single_reg_unit:inst16\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[31\] " "Info: Register \"single_reg_unit:inst16\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33397 " "Info: Implemented 33397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33343 " "Info: Implemented 33343 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 12:14:17 2012 " "Info: Processing ended: Wed Dec 05 12:14:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:20 " "Info: Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Info: Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 12:14:18 2012 " "Info: Processing started: Wed Dec 05 12:14:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Flow -c Flow " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Flow -c Flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Flow EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Flow\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Fast Fit " "Warning: Feature Fast Fit is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 58136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 58137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 58138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 54 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coords\[5\] " "Info: Pin coords\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coords[5] } } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 152 1456 1632 168 "coords\[5..0\]" "" } { 144 320 379 160 "coords\[5..0\]" "" } { -168 664 776 -132 "coords\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coords[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coords\[4\] " "Info: Pin coords\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coords[4] } } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 152 1456 1632 168 "coords\[5..0\]" "" } { 144 320 379 160 "coords\[5..0\]" "" } { -168 664 776 -132 "coords\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coords[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coords\[3\] " "Info: Pin coords\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coords[3] } } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 152 1456 1632 168 "coords\[5..0\]" "" } { 144 320 379 160 "coords\[5..0\]" "" } { -168 664 776 -132 "coords\[5..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coords[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[0\] " "Info: Destination node clk_div:inst1\|frame_clk_div\[0\]" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10680 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[22\] " "Info: Destination node clk_div:inst1\|frame_clk_div\[22\]" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10681 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[14\] " "Info: Destination node clk_div:inst1\|frame_clk_div\[14\]" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10689 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[9\] " "Info: Destination node clk_div:inst1\|frame_clk_div\[9\]" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10694 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10784 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|frame_clk_div\[14\]  " "Info: Automatically promoted node clk_div:inst1\|frame_clk_div\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[14\]~48 " "Info: Destination node clk_div:inst1\|frame_clk_div\[14\]~48" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[14]~48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 11174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10689 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|frame_clk_div\[0\]  " "Info: Automatically promoted node clk_div:inst1\|frame_clk_div\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[1\]~22 " "Info: Destination node clk_div:inst1\|frame_clk_div\[1\]~22" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[1]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 11148 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[0\]~66 " "Info: Destination node clk_div:inst1\|frame_clk_div\[0\]~66" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[0]~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 58131 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk " "Info: Destination node VGA_clk" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_clk" } } } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -152 432 608 -136 "VGA_clk" "" } { 256 344 386 272 "VGA_clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10786 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10680 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|frame_clk_div\[22\]  " "Info: Automatically promoted node clk_div:inst1\|frame_clk_div\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[22\]~64 " "Info: Destination node clk_div:inst1\|frame_clk_div\[22\]~64" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 11190 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10681 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|frame_clk_div\[9\]  " "Info: Automatically promoted node clk_div:inst1\|frame_clk_div\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|frame_clk_div\[9\]~38 " "Info: Destination node clk_div:inst1\|frame_clk_div\[9\]~38" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[9]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 11164 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|frame_clk_div[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10694 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -56 544 608 -8 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 10795 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6~0  " "Info: Automatically promoted node inst6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 272 184 248 320 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece388/Flow/" 0 { } { { 0 { 0 ""} 0 11103 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 35 21 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 53 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[0\] " "Warning: Node \"Lower_Hex\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[1\] " "Warning: Node \"Lower_Hex\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[2\] " "Warning: Node \"Lower_Hex\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[3\] " "Warning: Node \"Lower_Hex\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[4\] " "Warning: Node \"Lower_Hex\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[5\] " "Warning: Node \"Lower_Hex\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lower_Hex\[6\] " "Warning: Node \"Lower_Hex\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Lower_Hex\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[0\] " "Warning: Node \"Upper_Hex\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[1\] " "Warning: Node \"Upper_Hex\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[2\] " "Warning: Node \"Upper_Hex\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[3\] " "Warning: Node \"Upper_Hex\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[4\] " "Warning: Node \"Upper_Hex\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[5\] " "Warning: Node \"Upper_Hex\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Upper_Hex\[6\] " "Warning: Node \"Upper_Hex\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Upper_Hex\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:13 " "Info: Fitter placement operations ending: elapsed time is 00:02:13" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.697 ns register register " "Info: Estimated most critical path is register to register delay of 16.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:inst2\|hc\[0\] 1 REG LAB_X36_Y16 572 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y16; Fanout = 572; REG Node = 'vga_controller:inst2\|hc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:inst2|hc[0] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.393 ns) 2.138 ns Color_Mapper:inst\|LessThan584~1 2 COMB LAB_X58_Y12 1 " "Info: 2: + IC(1.745 ns) + CELL(0.393 ns) = 2.138 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { vga_controller:inst2|hc[0] Color_Mapper:inst|LessThan584~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.209 ns Color_Mapper:inst\|LessThan584~3 3 COMB LAB_X58_Y12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.209 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~1 Color_Mapper:inst|LessThan584~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.280 ns Color_Mapper:inst\|LessThan584~5 4 COMB LAB_X58_Y12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.280 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~3 Color_Mapper:inst|LessThan584~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.351 ns Color_Mapper:inst\|LessThan584~7 5 COMB LAB_X58_Y12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.351 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~5 Color_Mapper:inst|LessThan584~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.422 ns Color_Mapper:inst\|LessThan584~9 6 COMB LAB_X58_Y12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.422 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~7 Color_Mapper:inst|LessThan584~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.493 ns Color_Mapper:inst\|LessThan584~11 7 COMB LAB_X58_Y12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.493 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~9 Color_Mapper:inst|LessThan584~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.564 ns Color_Mapper:inst\|LessThan584~13 8 COMB LAB_X58_Y12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.564 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~11 Color_Mapper:inst|LessThan584~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.635 ns Color_Mapper:inst\|LessThan584~15 9 COMB LAB_X58_Y12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.635 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~13 Color_Mapper:inst|LessThan584~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.706 ns Color_Mapper:inst\|LessThan584~17 10 COMB LAB_X58_Y12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.706 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan584~15 Color_Mapper:inst|LessThan584~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.116 ns Color_Mapper:inst\|LessThan584~18 11 COMB LAB_X58_Y12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.116 ns; Loc. = LAB_X58_Y12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan584~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Color_Mapper:inst|LessThan584~17 Color_Mapper:inst|LessThan584~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.150 ns) 5.226 ns Color_Mapper:inst\|DRAW_FLOWS~1215 12 COMB LAB_X46_Y18 1 " "Info: 12: + IC(1.960 ns) + CELL(0.150 ns) = 5.226 ns; Loc. = LAB_X46_Y18; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1215'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { Color_Mapper:inst|LessThan584~18 Color_Mapper:inst|DRAW_FLOWS~1215 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.410 ns) 7.014 ns Color_Mapper:inst\|DRAW_FLOWS~355 13 COMB LAB_X58_Y15 8 " "Info: 13: + IC(1.378 ns) + CELL(0.410 ns) = 7.014 ns; Loc. = LAB_X58_Y15; Fanout = 8; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~355'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Color_Mapper:inst|DRAW_FLOWS~1215 Color_Mapper:inst|DRAW_FLOWS~355 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.150 ns) 8.846 ns Color_Mapper:inst\|green_sig_1\[8\]~28 14 COMB LAB_X54_Y26 1 " "Info: 14: + IC(1.682 ns) + CELL(0.150 ns) = 8.846 ns; Loc. = LAB_X54_Y26; Fanout = 1; COMB Node = 'Color_Mapper:inst\|green_sig_1\[8\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Color_Mapper:inst|DRAW_FLOWS~355 Color_Mapper:inst|green_sig_1[8]~28 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 9.384 ns Color_Mapper:inst\|green_sig_1\[2\]~32 15 COMB LAB_X54_Y26 6 " "Info: 15: + IC(0.145 ns) + CELL(0.393 ns) = 9.384 ns; Loc. = LAB_X54_Y26; Fanout = 6; COMB Node = 'Color_Mapper:inst\|green_sig_1\[2\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Color_Mapper:inst|green_sig_1[8]~28 Color_Mapper:inst|green_sig_1[2]~32 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 10.710 ns Color_Mapper:inst\|DRAW_FLOWS~641 16 COMB LAB_X50_Y24 1 " "Info: 16: + IC(1.176 ns) + CELL(0.150 ns) = 10.710 ns; Loc. = LAB_X50_Y24; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~641'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Color_Mapper:inst|green_sig_1[2]~32 Color_Mapper:inst|DRAW_FLOWS~641 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 12.034 ns Color_Mapper:inst\|DRAW_FLOWS~642 17 COMB LAB_X46_Y25 13 " "Info: 17: + IC(1.174 ns) + CELL(0.150 ns) = 12.034 ns; Loc. = LAB_X46_Y25; Fanout = 13; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~642'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { Color_Mapper:inst|DRAW_FLOWS~641 Color_Mapper:inst|DRAW_FLOWS~642 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 12.599 ns Color_Mapper:inst\|DRAW_FLOWS~643 18 COMB LAB_X46_Y25 12 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 12.599 ns; Loc. = LAB_X46_Y25; Fanout = 12; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~643'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Color_Mapper:inst|DRAW_FLOWS~642 Color_Mapper:inst|DRAW_FLOWS~643 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.438 ns) 13.912 ns Color_Mapper:inst\|DRAW_FLOWS~673 19 COMB LAB_X48_Y24 1 " "Info: 19: + IC(0.875 ns) + CELL(0.438 ns) = 13.912 ns; Loc. = LAB_X48_Y24; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~673'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Color_Mapper:inst|DRAW_FLOWS~643 Color_Mapper:inst|DRAW_FLOWS~673 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 14.954 ns Color_Mapper:inst\|DRAW_FLOWS~674 20 COMB LAB_X47_Y25 1 " "Info: 20: + IC(0.892 ns) + CELL(0.150 ns) = 14.954 ns; Loc. = LAB_X47_Y25; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~674'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Color_Mapper:inst|DRAW_FLOWS~673 Color_Mapper:inst|DRAW_FLOWS~674 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 15.519 ns Color_Mapper:inst\|DRAW_FLOWS~675 21 COMB LAB_X47_Y25 1 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 15.519 ns; Loc. = LAB_X47_Y25; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~675'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Color_Mapper:inst|DRAW_FLOWS~674 Color_Mapper:inst|DRAW_FLOWS~675 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.084 ns Color_Mapper:inst\|DRAW_FLOWS~676 22 COMB LAB_X47_Y25 1 " "Info: 22: + IC(0.415 ns) + CELL(0.150 ns) = 16.084 ns; Loc. = LAB_X47_Y25; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~676'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Color_Mapper:inst|DRAW_FLOWS~675 Color_Mapper:inst|DRAW_FLOWS~676 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 16.697 ns Color_Mapper:inst\|blue_sig_1\[9\] 23 REG LAB_X47_Y25 1 " "Info: 23: + IC(0.247 ns) + CELL(0.366 ns) = 16.697 ns; Loc. = LAB_X47_Y25; Fanout = 1; REG Node = 'Color_Mapper:inst\|blue_sig_1\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Color_Mapper:inst|DRAW_FLOWS~676 Color_Mapper:inst|blue_sig_1[9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.466 ns ( 26.75 % ) " "Info: Total cell delay = 4.466 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.231 ns ( 73.25 % ) " "Info: Total interconnect delay = 12.231 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.697 ns" { vga_controller:inst2|hc[0] Color_Mapper:inst|LessThan584~1 Color_Mapper:inst|LessThan584~3 Color_Mapper:inst|LessThan584~5 Color_Mapper:inst|LessThan584~7 Color_Mapper:inst|LessThan584~9 Color_Mapper:inst|LessThan584~11 Color_Mapper:inst|LessThan584~13 Color_Mapper:inst|LessThan584~15 Color_Mapper:inst|LessThan584~17 Color_Mapper:inst|LessThan584~18 Color_Mapper:inst|DRAW_FLOWS~1215 Color_Mapper:inst|DRAW_FLOWS~355 Color_Mapper:inst|green_sig_1[8]~28 Color_Mapper:inst|green_sig_1[2]~32 Color_Mapper:inst|DRAW_FLOWS~641 Color_Mapper:inst|DRAW_FLOWS~642 Color_Mapper:inst|DRAW_FLOWS~643 Color_Mapper:inst|DRAW_FLOWS~673 Color_Mapper:inst|DRAW_FLOWS~674 Color_Mapper:inst|DRAW_FLOWS~675 Color_Mapper:inst|DRAW_FLOWS~676 Color_Mapper:inst|blue_sig_1[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Info: Average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "64 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 64% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:44 " "Info: Fitter routing operations ending: elapsed time is 00:01:44" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "50 " "Warning: Found 50 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_clk 0 " "Info: Pin \"VGA_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sync 0 " "Info: Pin \"sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "space 0 " "Info: Pin \"space\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[5\] 0 " "Info: Pin \"coords\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[4\] 0 " "Info: Pin \"coords\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[3\] 0 " "Info: Pin \"coords\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[2\] 0 " "Info: Pin \"coords\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[1\] 0 " "Info: Pin \"coords\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coords\[0\] 0 " "Info: Pin \"coords\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valid_del_pipe 0 " "Info: Pin \"valid_del_pipe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[9\] 0 " "Info: Pin \"Blue\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[8\] 0 " "Info: Pin \"Blue\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[7\] 0 " "Info: Pin \"Blue\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[6\] 0 " "Info: Pin \"Blue\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[5\] 0 " "Info: Pin \"Blue\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[4\] 0 " "Info: Pin \"Blue\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[3\] 0 " "Info: Pin \"Blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[2\] 0 " "Info: Pin \"Blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[1\] 0 " "Info: Pin \"Blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[0\] 0 " "Info: Pin \"Blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[9\] 0 " "Info: Pin \"Green\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[8\] 0 " "Info: Pin \"Green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[7\] 0 " "Info: Pin \"Green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[6\] 0 " "Info: Pin \"Green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[5\] 0 " "Info: Pin \"Green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[4\] 0 " "Info: Pin \"Green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[3\] 0 " "Info: Pin \"Green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[2\] 0 " "Info: Pin \"Green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[1\] 0 " "Info: Pin \"Green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[0\] 0 " "Info: Pin \"Green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[6\] 0 " "Info: Pin \"hex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[5\] 0 " "Info: Pin \"hex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[4\] 0 " "Info: Pin \"hex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[3\] 0 " "Info: Pin \"hex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[2\] 0 " "Info: Pin \"hex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[1\] 0 " "Info: Pin \"hex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex\[0\] 0 " "Info: Pin \"hex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[9\] 0 " "Info: Pin \"Red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[8\] 0 " "Info: Pin \"Red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[7\] 0 " "Info: Pin \"Red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[6\] 0 " "Info: Pin \"Red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[5\] 0 " "Info: Pin \"Red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[4\] 0 " "Info: Pin \"Red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[3\] 0 " "Info: Pin \"Red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[2\] 0 " "Info: Pin \"Red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[1\] 0 " "Info: Pin \"Red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[0\] 0 " "Info: Pin \"Red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Info: Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 12:19:27 2012 " "Info: Processing ended: Wed Dec 05 12:19:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:05:09 " "Info: Elapsed time: 00:05:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:09 " "Info: Total CPU time (on all processors): 00:05:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 12:19:28 2012 " "Info: Processing started: Wed Dec 05 12:19:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Flow -c Flow " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Flow -c Flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 12:19:33 2012 " "Info: Processing ended: Wed Dec 05 12:19:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 12:19:33 2012 " "Info: Processing started: Wed Dec 05 12:19:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Flow -c Flow --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Flow -c Flow --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[0\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[0\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[9\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[9\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[22\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[22\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[14\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[14\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register vga_controller:inst2\|hc\[0\] register Color_Mapper:inst\|red_sig_1\[2\] 64.05 MHz 15.613 ns Internal " "Info: Clock \"clk\" has Internal fmax of 64.05 MHz between source register \"vga_controller:inst2\|hc\[0\]\" and destination register \"Color_Mapper:inst\|red_sig_1\[2\]\" (period= 15.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.391 ns + Longest register register " "Info: + Longest register to register delay is 15.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:inst2\|hc\[0\] 1 REG LCFF_X36_Y16_N23 572 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y16_N23; Fanout = 572; REG Node = 'vga_controller:inst2\|hc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:inst2|hc[0] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.414 ns) 2.744 ns Color_Mapper:inst\|LessThan988~1 2 COMB LCCOMB_X59_Y2_N10 1 " "Info: 2: + IC(2.330 ns) + CELL(0.414 ns) = 2.744 ns; Loc. = LCCOMB_X59_Y2_N10; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { vga_controller:inst2|hc[0] Color_Mapper:inst|LessThan988~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.815 ns Color_Mapper:inst\|LessThan988~3 3 COMB LCCOMB_X59_Y2_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.815 ns; Loc. = LCCOMB_X59_Y2_N12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~1 Color_Mapper:inst|LessThan988~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.974 ns Color_Mapper:inst\|LessThan988~5 4 COMB LCCOMB_X59_Y2_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 2.974 ns; Loc. = LCCOMB_X59_Y2_N14; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Color_Mapper:inst|LessThan988~3 Color_Mapper:inst|LessThan988~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.045 ns Color_Mapper:inst\|LessThan988~7 5 COMB LCCOMB_X59_Y2_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.045 ns; Loc. = LCCOMB_X59_Y2_N16; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~5 Color_Mapper:inst|LessThan988~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.116 ns Color_Mapper:inst\|LessThan988~9 6 COMB LCCOMB_X59_Y2_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.116 ns; Loc. = LCCOMB_X59_Y2_N18; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~7 Color_Mapper:inst|LessThan988~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.187 ns Color_Mapper:inst\|LessThan988~11 7 COMB LCCOMB_X59_Y2_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.187 ns; Loc. = LCCOMB_X59_Y2_N20; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~9 Color_Mapper:inst|LessThan988~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.258 ns Color_Mapper:inst\|LessThan988~13 8 COMB LCCOMB_X59_Y2_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.258 ns; Loc. = LCCOMB_X59_Y2_N22; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~11 Color_Mapper:inst|LessThan988~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.329 ns Color_Mapper:inst\|LessThan988~15 9 COMB LCCOMB_X59_Y2_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.329 ns; Loc. = LCCOMB_X59_Y2_N24; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~13 Color_Mapper:inst|LessThan988~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.400 ns Color_Mapper:inst\|LessThan988~17 10 COMB LCCOMB_X59_Y2_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.400 ns; Loc. = LCCOMB_X59_Y2_N26; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan988~15 Color_Mapper:inst|LessThan988~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.810 ns Color_Mapper:inst\|LessThan988~18 11 COMB LCCOMB_X59_Y2_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.810 ns; Loc. = LCCOMB_X59_Y2_N28; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan988~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Color_Mapper:inst|LessThan988~17 Color_Mapper:inst|LessThan988~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.275 ns) 6.312 ns Color_Mapper:inst\|DRAW_FLOWS~1232 12 COMB LCCOMB_X45_Y22_N30 1 " "Info: 12: + IC(2.227 ns) + CELL(0.275 ns) = 6.312 ns; Loc. = LCCOMB_X45_Y22_N30; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1232'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Color_Mapper:inst|LessThan988~18 Color_Mapper:inst|DRAW_FLOWS~1232 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.706 ns Color_Mapper:inst\|DRAW_FLOWS~503 13 COMB LCCOMB_X45_Y22_N2 4 " "Info: 13: + IC(0.244 ns) + CELL(0.150 ns) = 6.706 ns; Loc. = LCCOMB_X45_Y22_N2; Fanout = 4; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~503'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Color_Mapper:inst|DRAW_FLOWS~1232 Color_Mapper:inst|DRAW_FLOWS~503 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.150 ns) 8.568 ns Color_Mapper:inst\|DRAW_FLOWS~504 14 COMB LCCOMB_X53_Y6_N0 2 " "Info: 14: + IC(1.712 ns) + CELL(0.150 ns) = 8.568 ns; Loc. = LCCOMB_X53_Y6_N0; Fanout = 2; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~504'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Color_Mapper:inst|DRAW_FLOWS~503 Color_Mapper:inst|DRAW_FLOWS~504 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 8.971 ns Color_Mapper:inst\|DRAW_FLOWS~505 15 COMB LCCOMB_X53_Y6_N2 1 " "Info: 15: + IC(0.253 ns) + CELL(0.150 ns) = 8.971 ns; Loc. = LCCOMB_X53_Y6_N2; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~505'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Color_Mapper:inst|DRAW_FLOWS~504 Color_Mapper:inst|DRAW_FLOWS~505 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.150 ns) 10.999 ns Color_Mapper:inst\|DRAW_FLOWS~506 16 COMB LCCOMB_X44_Y17_N6 6 " "Info: 16: + IC(1.878 ns) + CELL(0.150 ns) = 10.999 ns; Loc. = LCCOMB_X44_Y17_N6; Fanout = 6; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~506'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Color_Mapper:inst|DRAW_FLOWS~505 Color_Mapper:inst|DRAW_FLOWS~506 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 11.416 ns Color_Mapper:inst\|green_sig_1\[2\]~57 17 COMB LCCOMB_X44_Y17_N10 2 " "Info: 17: + IC(0.267 ns) + CELL(0.150 ns) = 11.416 ns; Loc. = LCCOMB_X44_Y17_N10; Fanout = 2; COMB Node = 'Color_Mapper:inst\|green_sig_1\[2\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Color_Mapper:inst|DRAW_FLOWS~506 Color_Mapper:inst|green_sig_1[2]~57 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.150 ns) 12.866 ns Color_Mapper:inst\|DRAW_FLOWS~644 18 COMB LCCOMB_X46_Y25_N0 10 " "Info: 18: + IC(1.300 ns) + CELL(0.150 ns) = 12.866 ns; Loc. = LCCOMB_X46_Y25_N0; Fanout = 10; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~644'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Color_Mapper:inst|green_sig_1[2]~57 Color_Mapper:inst|DRAW_FLOWS~644 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.271 ns) 13.651 ns Color_Mapper:inst\|DRAW_FLOWS~1199 19 COMB LCCOMB_X45_Y25_N22 1 " "Info: 19: + IC(0.514 ns) + CELL(0.271 ns) = 13.651 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1199'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Color_Mapper:inst|DRAW_FLOWS~644 Color_Mapper:inst|DRAW_FLOWS~1199 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 14.046 ns Color_Mapper:inst\|DRAW_FLOWS~1206 20 COMB LCCOMB_X45_Y25_N24 1 " "Info: 20: + IC(0.245 ns) + CELL(0.150 ns) = 14.046 ns; Loc. = LCCOMB_X45_Y25_N24; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1206'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Color_Mapper:inst|DRAW_FLOWS~1199 Color_Mapper:inst|DRAW_FLOWS~1206 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 14.574 ns Color_Mapper:inst\|DRAW_FLOWS~1207 21 COMB LCCOMB_X45_Y25_N10 1 " "Info: 21: + IC(0.257 ns) + CELL(0.271 ns) = 14.574 ns; Loc. = LCCOMB_X45_Y25_N10; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1207'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Color_Mapper:inst|DRAW_FLOWS~1206 Color_Mapper:inst|DRAW_FLOWS~1207 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.366 ns) 15.391 ns Color_Mapper:inst\|red_sig_1\[2\] 22 REG LCFF_X44_Y25_N5 2 " "Info: 22: + IC(0.451 ns) + CELL(0.366 ns) = 15.391 ns; Loc. = LCFF_X44_Y25_N5; Fanout = 2; REG Node = 'Color_Mapper:inst\|red_sig_1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Color_Mapper:inst|DRAW_FLOWS~1207 Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.713 ns ( 24.12 % ) " "Info: Total cell delay = 3.713 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.678 ns ( 75.88 % ) " "Info: Total interconnect delay = 11.678 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.391 ns" { vga_controller:inst2|hc[0] Color_Mapper:inst|LessThan988~1 Color_Mapper:inst|LessThan988~3 Color_Mapper:inst|LessThan988~5 Color_Mapper:inst|LessThan988~7 Color_Mapper:inst|LessThan988~9 Color_Mapper:inst|LessThan988~11 Color_Mapper:inst|LessThan988~13 Color_Mapper:inst|LessThan988~15 Color_Mapper:inst|LessThan988~17 Color_Mapper:inst|LessThan988~18 Color_Mapper:inst|DRAW_FLOWS~1232 Color_Mapper:inst|DRAW_FLOWS~503 Color_Mapper:inst|DRAW_FLOWS~504 Color_Mapper:inst|DRAW_FLOWS~505 Color_Mapper:inst|DRAW_FLOWS~506 Color_Mapper:inst|green_sig_1[2]~57 Color_Mapper:inst|DRAW_FLOWS~644 Color_Mapper:inst|DRAW_FLOWS~1199 Color_Mapper:inst|DRAW_FLOWS~1206 Color_Mapper:inst|DRAW_FLOWS~1207 Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.391 ns" { vga_controller:inst2|hc[0] {} Color_Mapper:inst|LessThan988~1 {} Color_Mapper:inst|LessThan988~3 {} Color_Mapper:inst|LessThan988~5 {} Color_Mapper:inst|LessThan988~7 {} Color_Mapper:inst|LessThan988~9 {} Color_Mapper:inst|LessThan988~11 {} Color_Mapper:inst|LessThan988~13 {} Color_Mapper:inst|LessThan988~15 {} Color_Mapper:inst|LessThan988~17 {} Color_Mapper:inst|LessThan988~18 {} Color_Mapper:inst|DRAW_FLOWS~1232 {} Color_Mapper:inst|DRAW_FLOWS~503 {} Color_Mapper:inst|DRAW_FLOWS~504 {} Color_Mapper:inst|DRAW_FLOWS~505 {} Color_Mapper:inst|DRAW_FLOWS~506 {} Color_Mapper:inst|green_sig_1[2]~57 {} Color_Mapper:inst|DRAW_FLOWS~644 {} Color_Mapper:inst|DRAW_FLOWS~1199 {} Color_Mapper:inst|DRAW_FLOWS~1206 {} Color_Mapper:inst|DRAW_FLOWS~1207 {} Color_Mapper:inst|red_sig_1[2] {} } { 0.000ns 2.330ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.227ns 0.244ns 1.712ns 0.253ns 1.878ns 0.267ns 1.300ns 0.514ns 0.245ns 0.257ns 0.451ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.216 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X1_Y18_N9 5 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.000 ns) 4.682 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G10 71 " "Info: 3: + IC(2.565 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G10; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.565 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.216 ns Color_Mapper:inst\|red_sig_1\[2\] 4 REG LCFF_X44_Y25_N5 2 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.216 ns; Loc. = LCFF_X44_Y25_N5; Fanout = 2; REG Node = 'Color_Mapper:inst\|red_sig_1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.37 % ) " "Info: Total cell delay = 2.323 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.893 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[2] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.224 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X1_Y18_N9 5 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.000 ns) 4.682 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G10 71 " "Info: 3: + IC(2.565 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G10; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.565 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 6.224 ns vga_controller:inst2\|hc\[0\] 4 REG LCFF_X36_Y16_N23 572 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 6.224 ns; Loc. = LCFF_X36_Y16_N23; Fanout = 572; REG Node = 'vga_controller:inst2\|hc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[0] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.32 % ) " "Info: Total cell delay = 2.323 ns ( 37.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 62.68 % ) " "Info: Total interconnect delay = 3.901 ns ( 62.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[0] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[2] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[0] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.391 ns" { vga_controller:inst2|hc[0] Color_Mapper:inst|LessThan988~1 Color_Mapper:inst|LessThan988~3 Color_Mapper:inst|LessThan988~5 Color_Mapper:inst|LessThan988~7 Color_Mapper:inst|LessThan988~9 Color_Mapper:inst|LessThan988~11 Color_Mapper:inst|LessThan988~13 Color_Mapper:inst|LessThan988~15 Color_Mapper:inst|LessThan988~17 Color_Mapper:inst|LessThan988~18 Color_Mapper:inst|DRAW_FLOWS~1232 Color_Mapper:inst|DRAW_FLOWS~503 Color_Mapper:inst|DRAW_FLOWS~504 Color_Mapper:inst|DRAW_FLOWS~505 Color_Mapper:inst|DRAW_FLOWS~506 Color_Mapper:inst|green_sig_1[2]~57 Color_Mapper:inst|DRAW_FLOWS~644 Color_Mapper:inst|DRAW_FLOWS~1199 Color_Mapper:inst|DRAW_FLOWS~1206 Color_Mapper:inst|DRAW_FLOWS~1207 Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.391 ns" { vga_controller:inst2|hc[0] {} Color_Mapper:inst|LessThan988~1 {} Color_Mapper:inst|LessThan988~3 {} Color_Mapper:inst|LessThan988~5 {} Color_Mapper:inst|LessThan988~7 {} Color_Mapper:inst|LessThan988~9 {} Color_Mapper:inst|LessThan988~11 {} Color_Mapper:inst|LessThan988~13 {} Color_Mapper:inst|LessThan988~15 {} Color_Mapper:inst|LessThan988~17 {} Color_Mapper:inst|LessThan988~18 {} Color_Mapper:inst|DRAW_FLOWS~1232 {} Color_Mapper:inst|DRAW_FLOWS~503 {} Color_Mapper:inst|DRAW_FLOWS~504 {} Color_Mapper:inst|DRAW_FLOWS~505 {} Color_Mapper:inst|DRAW_FLOWS~506 {} Color_Mapper:inst|green_sig_1[2]~57 {} Color_Mapper:inst|DRAW_FLOWS~644 {} Color_Mapper:inst|DRAW_FLOWS~1199 {} Color_Mapper:inst|DRAW_FLOWS~1206 {} Color_Mapper:inst|DRAW_FLOWS~1207 {} Color_Mapper:inst|red_sig_1[2] {} } { 0.000ns 2.330ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.227ns 0.244ns 1.712ns 0.253ns 1.878ns 0.267ns 1.300ns 0.514ns 0.245ns 0.257ns 0.451ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[2] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[0] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst19\|Y_Pos_prev\[6\] logic_control:inst3\|F_PosY\[6\] clk 640 ps " "Info: Found hold time violation between source  pin or register \"controller:inst19\|Y_Pos_prev\[6\]\" and destination pin or register \"logic_control:inst3\|F_PosY\[6\]\" for clock \"clk\" (Hold time is 640 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.170 ns + Largest " "Info: + Largest clock skew is 1.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.027 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns clk_div:inst1\|frame_clk_div\[14\] 2 REG LCFF_X1_Y17_N5 3 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N5; Fanout = 3; REG Node = 'clk_div:inst1\|frame_clk_div\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.000 ns) 4.464 ns clk_div:inst1\|frame_clk_div\[14\]~clkctrl 3 COMB CLKCTRL_G3 7109 " "Info: 3: + IC(2.067 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G3; Fanout = 7109; COMB Node = 'clk_div:inst1\|frame_clk_div\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.027 ns logic_control:inst3\|F_PosY\[6\] 4 REG LCFF_X12_Y21_N29 7 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.027 ns; Loc. = LCFF_X12_Y21_N29; Fanout = 7; REG Node = 'logic_control:inst3\|F_PosY\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_div:inst1|frame_clk_div[14]~clkctrl logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.54 % ) " "Info: Total cell delay = 2.323 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.704 ns ( 61.46 % ) " "Info: Total interconnect delay = 3.704 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} logic_control:inst3|F_PosY[6] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.857 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns clk_div:inst1\|frame_clk_div\[22\] 2 REG LCFF_X1_Y17_N21 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N21; Fanout = 2; REG Node = 'clk_div:inst1\|frame_clk_div\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk clk_div:inst1|frame_clk_div[22] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.000 ns) 3.291 ns clk_div:inst1\|frame_clk_div\[22\]~clkctrl 3 COMB CLKCTRL_G1 43 " "Info: 3: + IC(0.894 ns) + CELL(0.000 ns) = 3.291 ns; Loc. = CLKCTRL_G1; Fanout = 43; COMB Node = 'clk_div:inst1\|frame_clk_div\[22\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { clk_div:inst1|frame_clk_div[22] clk_div:inst1|frame_clk_div[22]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.857 ns controller:inst19\|Y_Pos_prev\[6\] 4 REG LCFF_X12_Y21_N27 2 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.857 ns; Loc. = LCFF_X12_Y21_N27; Fanout = 2; REG Node = 'controller:inst19\|Y_Pos_prev\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div:inst1|frame_clk_div[22]~clkctrl controller:inst19|Y_Pos_prev[6] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.83 % ) " "Info: Total cell delay = 2.323 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 52.17 % ) " "Info: Total interconnect delay = 2.534 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { clk clk_div:inst1|frame_clk_div[22] clk_div:inst1|frame_clk_div[22]~clkctrl controller:inst19|Y_Pos_prev[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[22] {} clk_div:inst1|frame_clk_div[22]~clkctrl {} controller:inst19|Y_Pos_prev[6] {} } { 0.000ns 0.000ns 0.611ns 0.894ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} logic_control:inst3|F_PosY[6] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { clk clk_div:inst1|frame_clk_div[22] clk_div:inst1|frame_clk_div[22]~clkctrl controller:inst19|Y_Pos_prev[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[22] {} clk_div:inst1|frame_clk_div[22]~clkctrl {} controller:inst19|Y_Pos_prev[6] {} } { 0.000ns 0.000ns 0.611ns 0.894ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst19\|Y_Pos_prev\[6\] 1 REG LCFF_X12_Y21_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y21_N27; Fanout = 2; REG Node = 'controller:inst19\|Y_Pos_prev\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst19|Y_Pos_prev[6] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns logic_control:inst3\|F_PosY\[6\]~3 2 COMB LCCOMB_X12_Y21_N28 1 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X12_Y21_N28; Fanout = 1; COMB Node = 'logic_control:inst3\|F_PosY\[6\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { controller:inst19|Y_Pos_prev[6] logic_control:inst3|F_PosY[6]~3 } "NODE_NAME" } } { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns logic_control:inst3\|F_PosY\[6\] 3 REG LCFF_X12_Y21_N29 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X12_Y21_N29; Fanout = 7; REG Node = 'logic_control:inst3\|F_PosY\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { logic_control:inst3|F_PosY[6]~3 logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { controller:inst19|Y_Pos_prev[6] logic_control:inst3|F_PosY[6]~3 logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { controller:inst19|Y_Pos_prev[6] {} logic_control:inst3|F_PosY[6]~3 {} logic_control:inst3|F_PosY[6] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} logic_control:inst3|F_PosY[6] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { clk clk_div:inst1|frame_clk_div[22] clk_div:inst1|frame_clk_div[22]~clkctrl controller:inst19|Y_Pos_prev[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[22] {} clk_div:inst1|frame_clk_div[22]~clkctrl {} controller:inst19|Y_Pos_prev[6] {} } { 0.000ns 0.000ns 0.611ns 0.894ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { controller:inst19|Y_Pos_prev[6] logic_control:inst3|F_PosY[6]~3 logic_control:inst3|F_PosY[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { controller:inst19|Y_Pos_prev[6] {} logic_control:inst3|F_PosY[6]~3 {} logic_control:inst3|F_PosY[6] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Color_Mapper:inst\|flow5_x\[4\]\[9\] reset clk 11.522 ns register " "Info: tsu for register \"Color_Mapper:inst\|flow5_x\[4\]\[9\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.522 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.590 ns + Longest pin register " "Info: + Longest pin to register delay is 17.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 120 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 120; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -128 -104 64 -112 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.948 ns) + CELL(0.419 ns) 8.229 ns Color_Mapper:inst\|flow9_x\[10\]\[9\]~0 2 COMB LCCOMB_X40_Y18_N20 1563 " "Info: 2: + IC(6.948 ns) + CELL(0.419 ns) = 8.229 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 1563; COMB Node = 'Color_Mapper:inst\|flow9_x\[10\]\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { reset Color_Mapper:inst|flow9_x[10][9]~0 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.025 ns) + CELL(0.437 ns) 11.691 ns Color_Mapper:inst\|flow5_x\[10\]\[9\]~0 3 COMB LCCOMB_X17_Y25_N12 520 " "Info: 3: + IC(3.025 ns) + CELL(0.437 ns) = 11.691 ns; Loc. = LCCOMB_X17_Y25_N12; Fanout = 520; COMB Node = 'Color_Mapper:inst\|flow5_x\[10\]\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { Color_Mapper:inst|flow9_x[10][9]~0 Color_Mapper:inst|flow5_x[10][9]~0 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.890 ns) + CELL(0.275 ns) 15.856 ns Color_Mapper:inst\|flow5_x\[4\]\[9\]~51 4 COMB LCCOMB_X54_Y7_N0 1 " "Info: 4: + IC(3.890 ns) + CELL(0.275 ns) = 15.856 ns; Loc. = LCCOMB_X54_Y7_N0; Fanout = 1; COMB Node = 'Color_Mapper:inst\|flow5_x\[4\]\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { Color_Mapper:inst|flow5_x[10][9]~0 Color_Mapper:inst|flow5_x[4][9]~51 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.366 ns) 17.590 ns Color_Mapper:inst\|flow5_x\[4\]\[9\] 5 REG LCFF_X55_Y18_N1 4 " "Info: 5: + IC(1.368 ns) + CELL(0.366 ns) = 17.590 ns; Loc. = LCFF_X55_Y18_N1; Fanout = 4; REG Node = 'Color_Mapper:inst\|flow5_x\[4\]\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { Color_Mapper:inst|flow5_x[4][9]~51 Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.359 ns ( 13.41 % ) " "Info: Total cell delay = 2.359 ns ( 13.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.231 ns ( 86.59 % ) " "Info: Total interconnect delay = 15.231 ns ( 86.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.590 ns" { reset Color_Mapper:inst|flow9_x[10][9]~0 Color_Mapper:inst|flow5_x[10][9]~0 Color_Mapper:inst|flow5_x[4][9]~51 Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.590 ns" { reset {} reset~combout {} Color_Mapper:inst|flow9_x[10][9]~0 {} Color_Mapper:inst|flow5_x[10][9]~0 {} Color_Mapper:inst|flow5_x[4][9]~51 {} Color_Mapper:inst|flow5_x[4][9] {} } { 0.000ns 0.000ns 6.948ns 3.025ns 3.890ns 1.368ns } { 0.000ns 0.862ns 0.419ns 0.437ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.032 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns clk_div:inst1\|frame_clk_div\[14\] 2 REG LCFF_X1_Y17_N5 3 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N5; Fanout = 3; REG Node = 'clk_div:inst1\|frame_clk_div\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.000 ns) 4.464 ns clk_div:inst1\|frame_clk_div\[14\]~clkctrl 3 COMB CLKCTRL_G3 7109 " "Info: 3: + IC(2.067 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G3; Fanout = 7109; COMB Node = 'clk_div:inst1\|frame_clk_div\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.032 ns Color_Mapper:inst\|flow5_x\[4\]\[9\] 4 REG LCFF_X55_Y18_N1 4 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.032 ns; Loc. = LCFF_X55_Y18_N1; Fanout = 4; REG Node = 'Color_Mapper:inst\|flow5_x\[4\]\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.51 % ) " "Info: Total cell delay = 2.323 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 61.49 % ) " "Info: Total interconnect delay = 3.709 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow5_x[4][9] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.590 ns" { reset Color_Mapper:inst|flow9_x[10][9]~0 Color_Mapper:inst|flow5_x[10][9]~0 Color_Mapper:inst|flow5_x[4][9]~51 Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.590 ns" { reset {} reset~combout {} Color_Mapper:inst|flow9_x[10][9]~0 {} Color_Mapper:inst|flow5_x[10][9]~0 {} Color_Mapper:inst|flow5_x[4][9]~51 {} Color_Mapper:inst|flow5_x[4][9] {} } { 0.000ns 0.000ns 6.948ns 3.025ns 3.890ns 1.368ns } { 0.000ns 0.862ns 0.419ns 0.437ns 0.275ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow5_x[4][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow5_x[4][9] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk blank vga_controller:inst2\|hc\[9\] 14.950 ns register " "Info: tco from clock \"clk\" to destination pin \"blank\" through register \"vga_controller:inst2\|hc\[9\]\" is 14.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.224 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X1_Y18_N9 5 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.000 ns) 4.682 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G10 71 " "Info: 3: + IC(2.565 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G10; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.565 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 6.224 ns vga_controller:inst2\|hc\[9\] 4 REG LCFF_X36_Y16_N1 583 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 6.224 ns; Loc. = LCFF_X36_Y16_N1; Fanout = 583; REG Node = 'vga_controller:inst2\|hc\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.32 % ) " "Info: Total cell delay = 2.323 ns ( 37.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 62.68 % ) " "Info: Total interconnect delay = 3.901 ns ( 62.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[9] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.476 ns + Longest register pin " "Info: + Longest register to pin delay is 8.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:inst2\|hc\[9\] 1 REG LCFF_X36_Y16_N1 583 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y16_N1; Fanout = 583; REG Node = 'vga_controller:inst2\|hc\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:inst2|hc[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.420 ns) 2.972 ns vga_controller:inst2\|blank_proc~0 2 COMB LCCOMB_X27_Y21_N28 1 " "Info: 2: + IC(2.552 ns) + CELL(0.420 ns) = 2.972 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'vga_controller:inst2\|blank_proc~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { vga_controller:inst2|hc[9] vga_controller:inst2|blank_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 3.375 ns vga_controller:inst2\|blank_proc~1 3 COMB LCCOMB_X27_Y21_N0 1 " "Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 3.375 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 1; COMB Node = 'vga_controller:inst2\|blank_proc~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { vga_controller:inst2|blank_proc~0 vga_controller:inst2|blank_proc~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.303 ns) + CELL(2.798 ns) 8.476 ns blank 4 PIN PIN_D6 0 " "Info: 4: + IC(2.303 ns) + CELL(2.798 ns) = 8.476 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -184 432 608 -168 "blank" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.367 ns ( 39.72 % ) " "Info: Total cell delay = 3.367 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.109 ns ( 60.28 % ) " "Info: Total interconnect delay = 5.109 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.476 ns" { vga_controller:inst2|hc[9] vga_controller:inst2|blank_proc~0 vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.476 ns" { vga_controller:inst2|hc[9] {} vga_controller:inst2|blank_proc~0 {} vga_controller:inst2|blank_proc~1 {} blank {} } { 0.000ns 2.552ns 0.254ns 2.303ns } { 0.000ns 0.420ns 0.149ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[9] {} } { 0.000ns 0.000ns 0.331ns 2.565ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.476 ns" { vga_controller:inst2|hc[9] vga_controller:inst2|blank_proc~0 vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.476 ns" { vga_controller:inst2|hc[9] {} vga_controller:inst2|blank_proc~0 {} vga_controller:inst2|blank_proc~1 {} blank {} } { 0.000ns 2.552ns 0.254ns 2.303ns } { 0.000ns 0.420ns 0.149ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Color_Mapper:inst\|flow7_y\[24\]\[9\] reset clk -2.301 ns register " "Info: th for register \"Color_Mapper:inst\|flow7_y\[24\]\[9\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.013 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns clk_div:inst1\|frame_clk_div\[14\] 2 REG LCFF_X1_Y17_N5 3 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N5; Fanout = 3; REG Node = 'clk_div:inst1\|frame_clk_div\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.000 ns) 4.464 ns clk_div:inst1\|frame_clk_div\[14\]~clkctrl 3 COMB CLKCTRL_G3 7109 " "Info: 3: + IC(2.067 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G3; Fanout = 7109; COMB Node = 'clk_div:inst1\|frame_clk_div\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.013 ns Color_Mapper:inst\|flow7_y\[24\]\[9\] 4 REG LCFF_X18_Y24_N19 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.013 ns; Loc. = LCFF_X18_Y24_N19; Fanout = 2; REG Node = 'Color_Mapper:inst\|flow7_y\[24\]\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.63 % ) " "Info: Total cell delay = 2.323 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 61.37 % ) " "Info: Total interconnect delay = 3.690 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.013 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.013 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow7_y[24][9] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.580 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 120 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 120; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -128 -104 64 -112 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.307 ns) + CELL(0.150 ns) 7.319 ns Color_Mapper:inst\|flow7_x\[10\]\[9\]~0 2 COMB LCCOMB_X17_Y25_N4 520 " "Info: 2: + IC(6.307 ns) + CELL(0.150 ns) = 7.319 ns; Loc. = LCCOMB_X17_Y25_N4; Fanout = 520; COMB Node = 'Color_Mapper:inst\|flow7_x\[10\]\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { reset Color_Mapper:inst|flow7_x[10][9]~0 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.150 ns) 8.496 ns Color_Mapper:inst\|flow7_y\[24\]\[9\]~251 3 COMB LCCOMB_X18_Y24_N18 1 " "Info: 3: + IC(1.027 ns) + CELL(0.150 ns) = 8.496 ns; Loc. = LCCOMB_X18_Y24_N18; Fanout = 1; COMB Node = 'Color_Mapper:inst\|flow7_y\[24\]\[9\]~251'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_y[24][9]~251 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.580 ns Color_Mapper:inst\|flow7_y\[24\]\[9\] 4 REG LCFF_X18_Y24_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.580 ns; Loc. = LCFF_X18_Y24_N19; Fanout = 2; REG Node = 'Color_Mapper:inst\|flow7_y\[24\]\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Color_Mapper:inst|flow7_y[24][9]~251 Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 14.52 % ) " "Info: Total cell delay = 1.246 ns ( 14.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.334 ns ( 85.48 % ) " "Info: Total interconnect delay = 7.334 ns ( 85.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { reset Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_y[24][9]~251 Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { reset {} reset~combout {} Color_Mapper:inst|flow7_x[10][9]~0 {} Color_Mapper:inst|flow7_y[24][9]~251 {} Color_Mapper:inst|flow7_y[24][9] {} } { 0.000ns 0.000ns 6.307ns 1.027ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.013 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.013 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow7_y[24][9] {} } { 0.000ns 0.000ns 0.611ns 2.067ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { reset Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_y[24][9]~251 Color_Mapper:inst|flow7_y[24][9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { reset {} reset~combout {} Color_Mapper:inst|flow7_x[10][9]~0 {} Color_Mapper:inst|flow7_y[24][9]~251 {} Color_Mapper:inst|flow7_y[24][9] {} } { 0.000ns 0.000ns 6.307ns 1.027ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 12:19:40 2012 " "Info: Processing ended: Wed Dec 05 12:19:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Info: Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
