# Dual-Clock-Asynchronous-FIFO-Buffer
This project is made using systemverilog language and this FIFO buffer uses 2 clocks for read and write separately and this type FIFO is widely used in circuits where clock domain crossing is required and it has many other applications like in VGA Synchronization etc.

The files uploaded in this repository needs to be present in the same directory to run succesfully.

This project is licensed under the [MIT LICENSE](LICENSE.md).

## Contributors
- Adarsh Pal <adarshpal999@gmail.com>


