Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 27 17:39:36 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IMain_timing_summary_routed.rpt -pb IMain_timing_summary_routed.pb -rpx IMain_timing_summary_routed.rpx -warn_on_violation
| Design       : IMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     47          
LUTAR-1    Warning           LUT drives async reset alert    14          
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               65          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1366)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (173)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1366)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: piIMEna (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: piIMRst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/auto_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/stop_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/brgrst_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/poUaRxData_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (173)
--------------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.946        0.000                      0                  257        0.246        0.000                      0                  257        4.500        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.946        0.000                      0                  234        0.246        0.000                      0                  234        4.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      8.196        0.000                      0                   23        0.393        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.210ns (26.712%)  route 3.320ns (73.288%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.620     5.222    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  instDecodeCmd/stop_reg/Q
                         net (fo=14, routed)          0.495     6.236    instCommProtRx/avg_power_reg[6]
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.116     6.352 r  instCommProtRx/fpower[0]_i_2/O
                         net (fo=3, routed)           0.672     7.023    instCommProtRx/fpower[0]_i_2_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.328     7.351 f  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=11, routed)          0.595     7.946    instCommProtRx/power[3]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.124     8.070 r  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.830     8.900    instCommProtRx/lpower[6]_i_3_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  instCommProtRx/lpower[4]_i_1/O
                         net (fo=5, routed)           0.728     9.752    instDecodeCmd/lpower_reg[4]_0[0]
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.576    14.998    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[2]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.524    14.698    instDecodeCmd/lpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.210ns (26.712%)  route 3.320ns (73.288%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.620     5.222    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  instDecodeCmd/stop_reg/Q
                         net (fo=14, routed)          0.495     6.236    instCommProtRx/avg_power_reg[6]
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.116     6.352 r  instCommProtRx/fpower[0]_i_2/O
                         net (fo=3, routed)           0.672     7.023    instCommProtRx/fpower[0]_i_2_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.328     7.351 f  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=11, routed)          0.595     7.946    instCommProtRx/power[3]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.124     8.070 r  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.830     8.900    instCommProtRx/lpower[6]_i_3_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  instCommProtRx/lpower[4]_i_1/O
                         net (fo=5, routed)           0.728     9.752    instDecodeCmd/lpower_reg[4]_0[0]
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.576    14.998    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[4]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.524    14.698    instDecodeCmd/lpower_reg[4]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 instDecodeCmd/instModuleCounter/auxCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.086ns (23.940%)  route 3.450ns (76.060%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.419     5.709 r  instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q
                         net (fo=2, routed)           0.876     6.585    instDecodeCmd/instModuleCounter/auxCount[13]
    SLICE_X3Y123         LUT4 (Prop_lut4_I3_O)        0.299     6.884 r  instDecodeCmd/instModuleCounter/auxCount[19]_i_5/O
                         net (fo=1, routed)           0.565     7.449    instDecodeCmd/instModuleCounter/auxCount[19]_i_5_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I4_O)        0.124     7.573 r  instDecodeCmd/instModuleCounter/auxCount[19]_i_4/O
                         net (fo=1, routed)           0.808     8.381    instDecodeCmd/instModuleCounter/auxCount[19]_i_4_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  instDecodeCmd/instModuleCounter/auxCount[19]_i_2/O
                         net (fo=20, routed)          0.605     9.110    instDecodeCmd/instModuleCounter/auxCount[19]_i_2_n_0
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.120     9.230 r  instDecodeCmd/instModuleCounter/auxCount[1]_i_1/O
                         net (fo=1, routed)           0.596     9.827    instDecodeCmd/instModuleCounter/auxCount_0[1]
    SLICE_X4Y123         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572    14.994    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)       -0.306    14.912    instDecodeCmd/instModuleCounter/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.210ns (28.159%)  route 3.087ns (71.841%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.620     5.222    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  instDecodeCmd/stop_reg/Q
                         net (fo=14, routed)          0.495     6.236    instCommProtRx/avg_power_reg[6]
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.116     6.352 r  instCommProtRx/fpower[0]_i_2/O
                         net (fo=3, routed)           0.672     7.023    instCommProtRx/fpower[0]_i_2_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.328     7.351 f  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=11, routed)          0.595     7.946    instCommProtRx/power[3]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.124     8.070 r  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.830     8.900    instCommProtRx/lpower[6]_i_3_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  instCommProtRx/lpower[4]_i_1/O
                         net (fo=5, routed)           0.495     9.519    instDecodeCmd/lpower_reg[4]_0[0]
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.524    14.619    instDecodeCmd/lpower_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.210ns (28.159%)  route 3.087ns (71.841%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.620     5.222    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  instDecodeCmd/stop_reg/Q
                         net (fo=14, routed)          0.495     6.236    instCommProtRx/avg_power_reg[6]
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.116     6.352 r  instCommProtRx/fpower[0]_i_2/O
                         net (fo=3, routed)           0.672     7.023    instCommProtRx/fpower[0]_i_2_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.328     7.351 f  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=11, routed)          0.595     7.946    instCommProtRx/power[3]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.124     8.070 r  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.830     8.900    instCommProtRx/lpower[6]_i_3_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  instCommProtRx/lpower[4]_i_1/O
                         net (fo=5, routed)           0.495     9.519    instDecodeCmd/lpower_reg[4]_0[0]
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.524    14.619    instDecodeCmd/lpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 instDecodeCmd/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.210ns (28.159%)  route 3.087ns (71.841%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.620     5.222    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  instDecodeCmd/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  instDecodeCmd/stop_reg/Q
                         net (fo=14, routed)          0.495     6.236    instCommProtRx/avg_power_reg[6]
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.116     6.352 r  instCommProtRx/fpower[0]_i_2/O
                         net (fo=3, routed)           0.672     7.023    instCommProtRx/fpower[0]_i_2_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.328     7.351 f  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=11, routed)          0.595     7.946    instCommProtRx/power[3]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.124     8.070 r  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.830     8.900    instCommProtRx/lpower[6]_i_3_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  instCommProtRx/lpower[4]_i_1/O
                         net (fo=5, routed)           0.495     9.519    instDecodeCmd/lpower_reg[4]_0[0]
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  instDecodeCmd/lpower_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.524    14.619    instDecodeCmd/lpower_reg[3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 instUaTx/instUaTxBRG/auxCount_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/instUaTxBRG/auxCount_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.989ns (21.927%)  route 3.521ns (78.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.616     5.218    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X15Y121        FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDSE (Prop_fdse_C_Q)         0.419     5.637 f  instUaTx/instUaTxBRG/auxCount_reg[7]/Q
                         net (fo=3, routed)           1.199     6.836    instUaTx/instUaTxBRG/auxCount[7]
    SLICE_X15Y121        LUT4 (Prop_lut4_I1_O)        0.296     7.132 f  instUaTx/instUaTxBRG/auxCount[13]_i_5/O
                         net (fo=1, routed)           0.650     7.782    instUaTx/instUaTxBRG/auxCount[13]_i_5_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.906 r  instUaTx/instUaTxBRG/auxCount[13]_i_3/O
                         net (fo=18, routed)          0.918     8.824    instUaTx/instUaTxBRG/auxCount[13]_i_3_n_0
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.150     8.974 r  instUaTx/instUaTxBRG/auxCount[13]_i_2/O
                         net (fo=1, routed)           0.755     9.729    instUaTx/instUaTxBRG/auxCount_0[13]
    SLICE_X14Y122        FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.494    14.916    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X14Y122        FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[13]/C
                         clock pessimism              0.277    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X14Y122        FDSE (Setup_fdse_C_D)       -0.260    14.898    instUaTx/instUaTxBRG/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.315ns (28.243%)  route 3.341ns (71.757%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.692     5.294    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  instToDisplay/instCounter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  instToDisplay/instCounter/count_reg[16]/Q
                         net (fo=2, routed)           1.064     6.778    instToDisplay/instCounter/count[16]
    SLICE_X3Y127         LUT4 (Prop_lut4_I0_O)        0.296     7.074 f  instToDisplay/instCounter/count[27]_i_5/O
                         net (fo=1, routed)           0.263     7.337    instToDisplay/instCounter/count[27]_i_5_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.461 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=29, routed)          1.231     8.692    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.150     8.842 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.782     9.624    instToDisplay/instCounter/val[2]_i_2_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I2_O)        0.326     9.950 r  instToDisplay/instCounter/val[1]_i_1/O
                         net (fo=1, routed)           0.000     9.950    instToDisplay/instCounter/val[1]_i_1_n_0
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.579    15.001    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[1]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X1Y118         FDCE (Setup_fdce_C_D)        0.031    15.256    instToDisplay/instCounter/val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.341ns (28.641%)  route 3.341ns (71.359%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.692     5.294    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  instToDisplay/instCounter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  instToDisplay/instCounter/count_reg[16]/Q
                         net (fo=2, routed)           1.064     6.778    instToDisplay/instCounter/count[16]
    SLICE_X3Y127         LUT4 (Prop_lut4_I0_O)        0.296     7.074 f  instToDisplay/instCounter/count[27]_i_5/O
                         net (fo=1, routed)           0.263     7.337    instToDisplay/instCounter/count[27]_i_5_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.461 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=29, routed)          1.231     8.692    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.150     8.842 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.782     9.624    instToDisplay/instCounter/val[2]_i_2_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I2_O)        0.352     9.976 r  instToDisplay/instCounter/val[2]_i_1/O
                         net (fo=1, routed)           0.000     9.976    instToDisplay/instCounter/val[2]_i_1_n_0
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.579    15.001    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[2]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X1Y118         FDCE (Setup_fdce_C_D)        0.075    15.300    instToDisplay/instCounter/val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.315ns (30.063%)  route 3.059ns (69.937%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.692     5.294    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  instToDisplay/instCounter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  instToDisplay/instCounter/count_reg[16]/Q
                         net (fo=2, routed)           1.064     6.778    instToDisplay/instCounter/count[16]
    SLICE_X3Y127         LUT4 (Prop_lut4_I0_O)        0.296     7.074 f  instToDisplay/instCounter/count[27]_i_5/O
                         net (fo=1, routed)           0.263     7.337    instToDisplay/instCounter/count[27]_i_5_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.461 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=29, routed)          1.231     8.692    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.150     8.842 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.500     9.342    instToDisplay/instCounter/val[2]_i_2_n_0
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.326     9.668 r  instToDisplay/instCounter/val[0]_i_1/O
                         net (fo=1, routed)           0.000     9.668    instToDisplay/instCounter/val[0]_i_1_n_0
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.579    15.001    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X1Y118         FDCE (Setup_fdce_C_D)        0.031    15.256    instToDisplay/instCounter/val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 instUaTx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.246%)  route 0.151ns (44.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X11Y123        FDRE                                         r  instUaTx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  instUaTx/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.151     1.768    instUaTx/instUaTxBRG/Q[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  instUaTx/instUaTxBRG/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    instUaTx/next_state[0]
    SLICE_X11Y123        FDRE                                         r  instUaTx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.825     1.990    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X11Y123        FDRE                                         r  instUaTx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.091     1.567    instUaTx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.594     1.513    instHBridgeCtrlMD/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q
                         net (fo=3, routed)           0.175     1.853    instHBridgeCtrlMD/instModuleCounter/auxCount[0]
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.043     1.896 r  instHBridgeCtrlMD/instModuleCounter/auxCount[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.896    instHBridgeCtrlMD/instModuleCounter/auxCount_0[0]
    SLICE_X2Y115         FDCE                                         r  instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    instHBridgeCtrlMD/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.133     1.646    instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 instUaTx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.588%)  route 0.182ns (49.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X11Y123        FDRE                                         r  instUaTx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  instUaTx/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.182     1.799    instUaTx/instUaTxBRG/Q[0]
    SLICE_X11Y122        LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  instUaTx/instUaTxBRG/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    instUaTx/next_state[1]
    SLICE_X11Y122        FDRE                                         r  instUaTx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.827     1.992    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  instUaTx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.091     1.582    instUaTx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  instCommProtRx/instTTrigger/auxCount_reg[14]/Q
                         net (fo=2, routed)           0.125     1.793    instCommProtRx/instTTrigger/auxCount_reg[14]
    SLICE_X6Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_5
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y124         FDCE (Hold_fdce_C_D)         0.134     1.637    instCommProtRx/instTTrigger/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.585     1.504    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  instCommProtRx/instTTrigger/auxCount_reg[10]/Q
                         net (fo=2, routed)           0.126     1.794    instCommProtRx/instTTrigger/auxCount_reg[10]
    SLICE_X6Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_5
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.852     2.018    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y123         FDCE (Hold_fdce_C_D)         0.134     1.638    instCommProtRx/instTTrigger/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.587     1.506    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.127     1.797    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.907    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_5
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.855     2.021    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y121         FDCE (Hold_fdce_C_D)         0.134     1.640    instCommProtRx/instTTrigger/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  instCommProtRx/instTTrigger/auxCount_reg[18]/Q
                         net (fo=2, routed)           0.127     1.794    instCommProtRx/instTTrigger/auxCount_reg[18]
    SLICE_X6Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  instCommProtRx/instTTrigger/auxCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    instCommProtRx/instTTrigger/auxCount_reg[16]_i_1_n_5
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y125         FDCE (Hold_fdce_C_D)         0.134     1.637    instCommProtRx/instTTrigger/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 instToDisplay/instCounter/val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.931%)  route 0.191ns (50.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.591     1.510    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  instToDisplay/instCounter/val_reg[1]/Q
                         net (fo=10, routed)          0.191     1.842    instToDisplay/instCounter/val_reg[1]_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.049     1.891 r  instToDisplay/instCounter/val[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    instToDisplay/instCounter/val[2]_i_1_n_0
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y118         FDCE (Hold_fdce_C_D)         0.107     1.617    instToDisplay/instCounter/val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 instUaRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.507%)  route 0.182ns (49.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  instUaRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  instUaRx/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.182     1.800    instUaRx/instUaRxBRG/Q[1]
    SLICE_X9Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  instUaRx/instUaRxBRG/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    instUaRx/next_state[2]
    SLICE_X9Y126         FDRE                                         r  instUaRx/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.825     1.990    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  instUaRx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092     1.568    instUaRx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 instUaRx/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  instUaRx/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  instUaRx/FSM_sequential_state_reg[3]/Q
                         net (fo=25, routed)          0.187     1.828    instUaRx/instUaRxBRG/Q[3]
    SLICE_X10Y123        LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  instUaRx/instUaRxBRG/FSM_sequential_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    instUaRx/next_state[3]
    SLICE_X10Y123        FDRE                                         r  instUaRx/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.825     1.990    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  instUaRx/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.120     1.596    instUaRx/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piIMClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piIMClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    instCommProtRx/toutrst_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y121    instCommProtRx/instTTrigger/auxCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y125    instCommProtRx/instTTrigger/auxCount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    instCommProtRx/toutrst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    instCommProtRx/toutrst_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    instCommProtRx/instTTrigger/auxCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    instCommProtRx/instTTrigger/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    instCommProtRx/toutrst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    instCommProtRx/toutrst_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    instCommProtRx/instTTrigger/auxCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    instCommProtRx/instTTrigger/auxCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123    instCommProtRx/instTTrigger/auxCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    instCommProtRx/instTTrigger/auxCount_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.332%)  route 0.954ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.954     6.701    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y125         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570    14.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    instCommProtRx/instTTrigger/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.332%)  route 0.954ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.954     6.701    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y125         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570    14.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    instCommProtRx/instTTrigger/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.332%)  route 0.954ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.954     6.701    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y125         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570    14.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    instCommProtRx/instTTrigger/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.332%)  route 0.954ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.954     6.701    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y125         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570    14.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    instCommProtRx/instTTrigger/auxCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.419ns (43.167%)  route 0.552ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.618     5.220    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.419     5.639 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.552     6.191    instDecodeCmd/auto_reg_0
    SLICE_X9Y120         FDPE                                         f  instDecodeCmd/poDCMDSetMD_reg__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y120         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y120         FDPE (Recov_fdpe_C_PRE)     -0.534    14.609    instDecodeCmd/poDCMDSetMD_reg__0
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMI_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.419ns (43.167%)  route 0.552ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.618     5.220    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.419     5.639 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.552     6.191    instDecodeCmd/auto_reg_0
    SLICE_X9Y120         FDPE                                         f  instDecodeCmd/poDCMDSetMI_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    14.919    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y120         FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y120         FDPE (Recov_fdpe_C_PRE)     -0.534    14.609    instDecodeCmd/poDCMDSetMI_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.310%)  route 0.648ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.648     6.394    instCommProtRx/instTTrigger/toutrst
    SLICE_X7Y123         FDCE                                         f  instCommProtRx/instTTrigger/trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572    14.994    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
                         clock pessimism              0.276    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    instCommProtRx/instTTrigger/trigger_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.662%)  route 0.665ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.665     6.412    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y121         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.575    14.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[0]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Recov_fdce_C_CLR)     -0.319    14.919    instCommProtRx/instTTrigger/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.662%)  route 0.665ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.665     6.412    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y121         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.575    14.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[1]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Recov_fdce_C_CLR)     -0.319    14.919    instCommProtRx/instTTrigger/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.662%)  route 0.665ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.688     5.290    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.665     6.412    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y121         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.575    14.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Recov_fdce_C_CLR)     -0.319    14.919    instCommProtRx/instTTrigger/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  8.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.631%)  route 0.198ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.198     1.842    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y124         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    instCommProtRx/instTTrigger/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.631%)  route 0.198ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.198     1.842    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y124         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[13]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    instCommProtRx/instTTrigger/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.631%)  route 0.198ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.198     1.842    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y124         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    instCommProtRx/instTTrigger/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.631%)  route 0.198ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.198     1.842    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y124         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.851     2.017    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[15]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    instCommProtRx/instTTrigger/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.568%)  route 0.207ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.207     1.851    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y122         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.854     2.020    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[4]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y122         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    instCommProtRx/instTTrigger/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.568%)  route 0.207ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.207     1.851    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y122         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.854     2.020    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[5]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y122         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    instCommProtRx/instTTrigger/auxCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.568%)  route 0.207ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.207     1.851    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y122         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.854     2.020    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[6]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y122         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    instCommProtRx/instTTrigger/auxCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.568%)  route 0.207ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.207     1.851    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y122         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.854     2.020    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[7]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y122         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    instCommProtRx/instTTrigger/auxCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.260%)  route 0.248ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.248     1.892    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y123         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.852     2.018    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 instCommProtRx/toutrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.260%)  route 0.248ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.503    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  instCommProtRx/toutrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  instCommProtRx/toutrst_reg/Q
                         net (fo=21, routed)          0.248     1.892    instCommProtRx/instTTrigger/toutrst
    SLICE_X6Y123         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.852     2.018    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.203ns  (logic 5.144ns (36.218%)  route 9.059ns (63.782%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=134, routed)         4.859     6.368    piIMRst_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.492 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.200    10.692    poIMDirMI_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.203 r  poIMDirMD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.203    poIMDirMD[0]
    J5                                                                r  poIMDirMD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.519ns  (logic 5.221ns (38.619%)  route 8.298ns (61.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.502     6.043    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     6.167 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           3.796     9.964    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.519 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.519    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 5.210ns (39.731%)  route 7.904ns (60.269%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=134, routed)         4.859     6.368    piIMRst_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.492 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.045     9.537    poIMDirMI_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.114 r  poIMDirMI_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.114    poIMDirMI[0]
    T10                                                               r  poIMDirMI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.987ns  (logic 5.213ns (40.140%)  route 7.774ns (59.860%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.503     6.044    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     6.168 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.271     9.440    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.987 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.987    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.769ns  (logic 5.431ns (42.530%)  route 7.339ns (57.470%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instHBridgeCtrlMD/instPwmGen/piIMEna_IBUF
    SLICE_X5Y117         LUT3 (Prop_lut3_I1_O)        0.150     5.989 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.041     9.030    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.739    12.769 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    12.769    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 5.199ns (40.756%)  route 7.558ns (59.244%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.348     5.889    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.124     6.013 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           3.210     9.223    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.757 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.757    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.690ns  (logic 5.429ns (42.786%)  route 7.260ns (57.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.378     5.920    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.153     6.073 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           2.882     8.955    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    12.690 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.690    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 5.435ns (43.031%)  route 7.196ns (56.969%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.503     6.044    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.152     6.196 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           2.693     8.890    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    12.631 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.631    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.288ns  (logic 5.228ns (42.546%)  route 7.060ns (57.454%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.378     5.920    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     6.044 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           2.682     8.726    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    12.288 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.288    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 5.443ns (44.490%)  route 6.791ns (55.510%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.502     6.043    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.152     6.195 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.289     8.484    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    12.233 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.233    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[5]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/cmd_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    instCommProtRx/cmd_0[5]
    SLICE_X10Y120        LDCE                                         r  instCommProtRx/poCPRxCmd_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/latch_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instUaRx/poUaRxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         LDCE                         0.000     0.000 r  instUaRx/latch_reg[0]/G
    SLICE_X8Y124         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instUaRx/latch_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    instUaRx/latch[0]
    SLICE_X8Y123         LDCE                                         r  instUaRx/poUaRxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.232ns (67.835%)  route 0.110ns (32.165%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         LDCE                         0.000     0.000 r  instCommProtRx/data_reg[0]/G
    SLICE_X8Y119         LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  instCommProtRx/data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.342    instCommProtRx/data_1[0]
    SLICE_X8Y118         LDCE                                         r  instCommProtRx/poCPRxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.232ns (67.835%)  route 0.110ns (32.165%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         LDCE                         0.000     0.000 r  instCommProtRx/data_reg[1]/G
    SLICE_X8Y119         LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  instCommProtRx/data_reg[1]/Q
                         net (fo=1, routed)           0.110     0.342    instCommProtRx/data_1[1]
    SLICE_X8Y118         LDCE                                         r  instCommProtRx/poCPRxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.178ns (51.620%)  route 0.167ns (48.380%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[1]/G
    SLICE_X8Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/cmd_reg[1]/Q
                         net (fo=1, routed)           0.167     0.345    instCommProtRx/cmd_0[1]
    SLICE_X11Y121        LDCE                                         r  instCommProtRx/poCPRxCmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instCommProtRx/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.210ns (60.898%)  route 0.135ns (39.102%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE                         0.000     0.000 r  instCommProtRx/FSM_onehot_state_reg[2]/C
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.210     0.210 r  instCommProtRx/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.135     0.345    instCommProtRx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X8Y122         FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.178ns (51.610%)  route 0.167ns (48.390%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[3]/G
    SLICE_X8Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/cmd_reg[3]/Q
                         net (fo=1, routed)           0.167     0.345    instCommProtRx/cmd_0[3]
    SLICE_X10Y120        LDCE                                         r  instCommProtRx/poCPRxCmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.178ns (51.610%)  route 0.167ns (48.390%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[4]/G
    SLICE_X8Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/cmd_reg[4]/Q
                         net (fo=1, routed)           0.167     0.345    instCommProtRx/cmd_0[4]
    SLICE_X10Y120        LDCE                                         r  instCommProtRx/poCPRxCmd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instCommProtRx/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.210ns (60.697%)  route 0.136ns (39.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE                         0.000     0.000 r  instCommProtRx/FSM_onehot_state_reg[3]/C
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.210     0.210 r  instCommProtRx/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.136     0.346    instCommProtRx/FSM_onehot_state_reg_n_0_[3]
    SLICE_X8Y122         FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/cmd_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxCmd_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.178ns (51.253%)  route 0.169ns (48.747%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         LDCE                         0.000     0.000 r  instCommProtRx/cmd_reg[7]/G
    SLICE_X8Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  instCommProtRx/cmd_reg[7]/Q
                         net (fo=1, routed)           0.169     0.347    instCommProtRx/cmd_0[7]
    SLICE_X11Y121        LDCE                                         r  instCommProtRx/poCPRxCmd_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instToDisplay/instCounter/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMHB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.842ns  (logic 4.631ns (39.107%)  route 7.211ns (60.893%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.692     5.294    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  instToDisplay/instCounter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  instToDisplay/instCounter/count_reg[16]/Q
                         net (fo=2, routed)           1.064     6.778    instToDisplay/instCounter/count[16]
    SLICE_X3Y127         LUT4 (Prop_lut4_I0_O)        0.296     7.074 f  instToDisplay/instCounter/count[27]_i_5/O
                         net (fo=1, routed)           0.263     7.337    instToDisplay/instCounter/count[27]_i_5_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.461 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=29, routed)          1.164     8.625    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.749 f  instToDisplay/instCounter/poIMHB_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     8.900    instToDisplay/instCounter/poIMHB_OBUF_inst_i_3_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  instToDisplay/instCounter/poIMHB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.568    13.592    poIMHB_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    17.136 r  poIMHB_OBUF_inst/O
                         net (fo=0)                   0.000    17.136    poIMHB
    E1                                                                r  poIMHB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMDot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.736ns  (logic 4.517ns (38.484%)  route 7.220ns (61.516%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.694     5.296    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456     5.752 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=6, routed)           1.179     6.931    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X4Y118         LUT5 (Prop_lut5_I1_O)        0.124     7.055 r  instHBridgeCtrlMD/g0_b0_i_7/O
                         net (fo=2, routed)           0.680     7.736    instHBridgeCtrlMD/powerSel_reg[2]_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.124     7.860 f  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.042     8.901    instHBridgeCtrlMI/poIMDot_OBUF_inst_i_1
    SLICE_X2Y119         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  instHBridgeCtrlMI/poIMDot_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.580     9.606    instToDisplay/instCounter/poIMDot
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.730 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.739    13.468    poIMDot_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    17.033 r  poIMDot_OBUF_inst/O
                         net (fo=0)                   0.000    17.033    poIMDot
    U11                                                               r  poIMDot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.974ns  (logic 4.383ns (39.944%)  route 6.591ns (60.056%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.697     5.299    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  instHBridgeCtrlMI/powerSel_reg[4]/Q
                         net (fo=8, routed)           1.004     6.759    instHBridgeCtrlMI/Q[1]
    SLICE_X6Y118         LUT4 (Prop_lut4_I2_O)        0.124     6.883 r  instHBridgeCtrlMI/g0_b0_i_9/O
                         net (fo=1, routed)           0.799     7.682    instToDisplay/instCounter/g0_b0_2
    SLICE_X5Y118         LUT5 (Prop_lut5_I1_O)        0.124     7.806 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.992     8.797    instToDisplay/instCounter/dispData[2]
    SLICE_X1Y116         LUT5 (Prop_lut5_I2_O)        0.124     8.921 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           3.796    12.718    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.273 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.273    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 4.376ns (41.916%)  route 6.063ns (58.084%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.697     5.299    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  instHBridgeCtrlMI/powerSel_reg[4]/Q
                         net (fo=8, routed)           1.004     6.759    instHBridgeCtrlMI/Q[1]
    SLICE_X6Y118         LUT4 (Prop_lut4_I2_O)        0.124     6.883 r  instHBridgeCtrlMI/g0_b0_i_9/O
                         net (fo=1, routed)           0.799     7.682    instToDisplay/instCounter/g0_b0_2
    SLICE_X5Y118         LUT5 (Prop_lut5_I1_O)        0.124     7.806 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.990     8.795    instToDisplay/instCounter/dispData[2]
    SLICE_X1Y116         LUT5 (Prop_lut5_I2_O)        0.124     8.919 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.271    12.191    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    15.738 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.738    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 4.823ns (46.351%)  route 5.582ns (53.649%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.698     5.300    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 f  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=10, routed)          1.288     7.044    instToDisplay/instCounter/val_reg[0]_0
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.152     7.196 f  instToDisplay/instCounter/g0_b0_i_12/O
                         net (fo=1, routed)           0.299     7.495    instToDisplay/instCounter/g0_b0_i_12_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  instToDisplay/instCounter/g0_b0_i_4/O
                         net (fo=7, routed)           1.113     8.934    instToDisplay/instCounter/dispData[3]
    SLICE_X1Y116         LUT5 (Prop_lut5_I3_O)        0.154     9.088 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           2.882    11.971    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    15.706 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.706    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 4.592ns (44.856%)  route 5.645ns (55.144%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.698     5.300    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 f  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=10, routed)          1.288     7.044    instToDisplay/instCounter/val_reg[0]_0
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.152     7.196 f  instToDisplay/instCounter/g0_b0_i_12/O
                         net (fo=1, routed)           0.299     7.495    instToDisplay/instCounter/g0_b0_i_12_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  instToDisplay/instCounter/g0_b0_i_4/O
                         net (fo=7, routed)           0.848     8.669    instToDisplay/instCounter/dispData[3]
    SLICE_X2Y118         LUT5 (Prop_lut5_I3_O)        0.124     8.793 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           3.210    12.003    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.537 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.537    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 4.598ns (45.600%)  route 5.485ns (54.400%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.697     5.299    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  instHBridgeCtrlMI/powerSel_reg[4]/Q
                         net (fo=8, routed)           1.004     6.759    instHBridgeCtrlMI/Q[1]
    SLICE_X6Y118         LUT4 (Prop_lut4_I2_O)        0.124     6.883 r  instHBridgeCtrlMI/g0_b0_i_9/O
                         net (fo=1, routed)           0.799     7.682    instToDisplay/instCounter/g0_b0_2
    SLICE_X5Y118         LUT5 (Prop_lut5_I1_O)        0.124     7.806 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.990     8.795    instToDisplay/instCounter/dispData[2]
    SLICE_X1Y116         LUT5 (Prop_lut5_I2_O)        0.152     8.947 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           2.693    11.641    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    15.383 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.383    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 4.621ns (46.194%)  route 5.382ns (53.806%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.698     5.300    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 f  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=10, routed)          1.288     7.044    instToDisplay/instCounter/val_reg[0]_0
    SLICE_X1Y118         LUT2 (Prop_lut2_I0_O)        0.152     7.196 f  instToDisplay/instCounter/g0_b0_i_12/O
                         net (fo=1, routed)           0.299     7.495    instToDisplay/instCounter/g0_b0_i_12_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  instToDisplay/instCounter/g0_b0_i_4/O
                         net (fo=7, routed)           1.113     8.934    instToDisplay/instCounter/dispData[3]
    SLICE_X1Y116         LUT5 (Prop_lut5_I3_O)        0.124     9.058 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           2.682    11.740    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    15.303 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.303    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 5.021ns (50.228%)  route 4.976ns (49.772%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.696     5.298    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y119         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.456     5.754 r  instHBridgeCtrlMD/powerSel_reg[2]/Q
                         net (fo=6, routed)           0.969     6.723    instHBridgeCtrlMD/instPwmGen/Q[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.847    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_7_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry/CO[3]
                         net (fo=1, routed)           0.966     8.363    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_n_0
    SLICE_X5Y117         LUT3 (Prop_lut3_I0_O)        0.152     8.515 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.041    11.556    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.739    15.296 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    15.296    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.688ns  (logic 4.605ns (47.534%)  route 5.083ns (52.466%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.697     5.299    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  instHBridgeCtrlMI/powerSel_reg[4]/Q
                         net (fo=8, routed)           1.004     6.759    instHBridgeCtrlMI/Q[1]
    SLICE_X6Y118         LUT4 (Prop_lut4_I2_O)        0.124     6.883 r  instHBridgeCtrlMI/g0_b0_i_9/O
                         net (fo=1, routed)           0.799     7.682    instToDisplay/instCounter/g0_b0_2
    SLICE_X5Y118         LUT5 (Prop_lut5_I1_O)        0.124     7.806 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.992     8.797    instToDisplay/instCounter/dispData[2]
    SLICE_X1Y116         LUT5 (Prop_lut5_I2_O)        0.152     8.949 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.289    11.238    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    14.987 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.987    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.106%)  route 0.226ns (54.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.587     1.506    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  instDecodeCmd/avg_power_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  instDecodeCmd/avg_power_reg[0]/Q
                         net (fo=2, routed)           0.103     1.751    instDecodeCmd/avg_power_reg_n_0_[0]
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  instDecodeCmd/poDCMDPowerSelMD[0]_C_i_1/O
                         net (fo=2, routed)           0.123     1.919    instDecodeCmd/p_0_out[0]
    SLICE_X5Y121         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brgrst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.642%)  route 0.272ns (59.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.272     1.889    instUaRx/state[0]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.045     1.934 r  instUaRx/brgrst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.934    instUaRx/brgrst__0
    SLICE_X9Y125         LDCE                                         r  instUaRx/brgrst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.209ns (47.799%)  route 0.228ns (52.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.589     1.508    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  instDecodeCmd/lpower_reg[4]/Q
                         net (fo=2, routed)           0.063     1.736    instDecodeCmd/lpower_reg_n_0_[4]
    SLICE_X7Y119         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1/O
                         net (fo=2, routed)           0.165     1.946    instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1_n_0
    SLICE_X4Y118         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.209ns (45.754%)  route 0.248ns (54.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.589     1.508    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  instDecodeCmd/lpower_reg[4]/Q
                         net (fo=2, routed)           0.060     1.733    instDecodeCmd/lpower_reg_n_0_[4]
    SLICE_X7Y119         LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  instDecodeCmd/poDCMDPowerSelMD[4]_C_i_1/O
                         net (fo=2, routed)           0.188     1.965    instDecodeCmd/p_0_out[4]
    SLICE_X4Y118         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.227ns (48.552%)  route 0.241ns (51.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.589     1.508    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  instDecodeCmd/avg_power_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  instDecodeCmd/avg_power_reg[2]/Q
                         net (fo=2, routed)           0.123     1.759    instDecodeCmd/avg_power_reg_n_0_[2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.099     1.858 r  instDecodeCmd/poDCMDPowerSelMD[2]_C_i_1/O
                         net (fo=2, routed)           0.118     1.976    instDecodeCmd/p_0_out[2]
    SLICE_X4Y120         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.053%)  route 0.290ns (60.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.587     1.506    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  instDecodeCmd/avg_power_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  instDecodeCmd/avg_power_reg[0]/Q
                         net (fo=2, routed)           0.106     1.754    instDecodeCmd/avg_power_reg_n_0_[0]
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  instDecodeCmd/poDCMDPowerSelMI[0]_C_i_1/O
                         net (fo=2, routed)           0.184     1.983    instDecodeCmd/poDCMDPowerSelMI[0]_C_i_1_n_0
    SLICE_X5Y121         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.046%)  route 0.290ns (60.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.587     1.506    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  instDecodeCmd/avg_power_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  instDecodeCmd/avg_power_reg[0]/Q
                         net (fo=2, routed)           0.106     1.754    instDecodeCmd/avg_power_reg_n_0_[0]
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  instDecodeCmd/poDCMDPowerSelMI[0]_C_i_1/O
                         net (fo=2, routed)           0.184     1.983    instDecodeCmd/poDCMDPowerSelMI[0]_C_i_1_n_0
    SLICE_X2Y121         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.209ns (43.620%)  route 0.270ns (56.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.589     1.508    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  instDecodeCmd/lpower_reg[2]/Q
                         net (fo=2, routed)           0.158     1.831    instDecodeCmd/lpower_reg_n_0_[2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  instDecodeCmd/poDCMDPowerSelMI[2]_C_i_1/O
                         net (fo=2, routed)           0.112     1.988    instDecodeCmd/poDCMDPowerSelMI[2]_C_i_1_n_0
    SLICE_X4Y120         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/latch_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.189ns (36.888%)  route 0.323ns (63.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.476    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  instUaRx/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  instUaRx/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.323     1.941    instUaRx/state[2]
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.048     1.989 r  instUaRx/latch_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.989    instUaRx/latch_reg[1]_i_1_n_0
    SLICE_X9Y124         LDCE                                         r  instUaRx/latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.209ns (42.555%)  route 0.282ns (57.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.589     1.508    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instDecodeCmd/lpower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  instDecodeCmd/lpower_reg[4]/Q
                         net (fo=2, routed)           0.063     1.736    instDecodeCmd/lpower_reg_n_0_[4]
    SLICE_X7Y119         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1/O
                         net (fo=2, routed)           0.219     2.000    instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1_n_0
    SLICE_X4Y117         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.666ns (23.244%)  route 5.500ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.203     7.166    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.666ns (23.244%)  route 5.500ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.203     7.166    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.666ns (23.244%)  route 5.500ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.203     7.166    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.666ns (23.244%)  route 5.500ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.203     7.166    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.814%)  route 5.328ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.814%)  route 5.328ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[13]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.814%)  route 5.328ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.814%)  route 5.328ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.570     4.992    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[15]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.815%)  route 5.328ns (76.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572     4.994    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.666ns (23.815%)  route 5.328ns (76.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=99, routed)          4.297     5.839    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.124     5.963 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          1.031     6.994    instCommProtRx/instTTrigger/auxCount0
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.572     4.994    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/C
    SLICE_X4Y118         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/Q
                         net (fo=1, routed)           0.086     0.227    instDecodeCmd/poDCMDPowerSelMD_reg[4]_P_n_0
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  instDecodeCmd/powerSel[4]_i_1/O
                         net (fo=1, routed)           0.000     0.272    instHBridgeCtrlMD/D[4]
    SLICE_X5Y118         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.024    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/Q
                         net (fo=1, routed)           0.097     0.238    instDecodeCmd/poDCMDPowerSelMD_reg[0]_C_n_0
    SLICE_X4Y121         LUT3 (Prop_lut3_I2_O)        0.045     0.283 r  instDecodeCmd/powerSel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    instHBridgeCtrlMD/D[0]
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.855     2.021    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
    SLICE_X6Y120         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/Q
                         net (fo=1, routed)           0.126     0.290    instDecodeCmd/poDCMDPowerSelMD_reg[6]_P_n_0
    SLICE_X5Y119         LUT3 (Prop_lut3_I0_O)        0.045     0.335 r  instDecodeCmd/powerSel[6]_i_1/O
                         net (fo=1, routed)           0.000     0.335    instHBridgeCtrlMD/D[6]
    SLICE_X5Y119         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.857     2.023    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y119         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_P/C
    SLICE_X7Y122         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_P/Q
                         net (fo=1, routed)           0.201     0.342    instDecodeCmd/poDCMDPowerSelMD_reg[1]_P_n_0
    SLICE_X4Y121         LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  instDecodeCmd/powerSel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    instHBridgeCtrlMD/D[1]
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.855     2.021    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_C/C
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_C/Q
                         net (fo=1, routed)           0.180     0.344    instDecodeCmd/poDCMDPowerSelMD_reg[5]_C_n_0
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.045     0.389 r  instDecodeCmd/powerSel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.389    instHBridgeCtrlMD/D[5]
    SLICE_X5Y117         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.025    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y117         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.174%)  route 0.199ns (48.826%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/Q
                         net (fo=1, routed)           0.199     0.363    instDecodeCmd/poDCMDPowerSelMD_reg[2]_C_n_0
    SLICE_X5Y119         LUT3 (Prop_lut3_I2_O)        0.045     0.408 r  instDecodeCmd/powerSel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    instHBridgeCtrlMD/D[2]
    SLICE_X5Y119         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.857     2.023    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y119         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxData_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.203ns (46.764%)  route 0.231ns (53.236%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         LDCE                         0.000     0.000 r  instCommProtRx/poCPRxData_reg[8]/G
    SLICE_X9Y118         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/poCPRxData_reg[8]/Q
                         net (fo=12, routed)          0.231     0.389    instCommProtRx/data[8]
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.434 r  instCommProtRx/mode_i_1/O
                         net (fo=1, routed)           0.000     0.434    instDecodeCmd/mode_reg_0
    SLICE_X11Y120        FDRE                                         r  instDecodeCmd/mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.829     1.994    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  instDecodeCmd/mode_reg/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.398%)  route 0.286ns (60.602%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/C
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/Q
                         net (fo=1, routed)           0.286     0.427    instDecodeCmd/poDCMDPowerSelMD_reg[3]_P_n_0
    SLICE_X4Y121         LUT3 (Prop_lut3_I0_O)        0.045     0.472 r  instDecodeCmd/powerSel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.472    instHBridgeCtrlMD/D[3]
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.855     2.021    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxCmd_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/poDCMDSetMI_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.203ns (42.295%)  route 0.277ns (57.705%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxCmd_reg[0]/G
    SLICE_X11Y121        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  instCommProtRx/poCPRxCmd_reg[0]/Q
                         net (fo=6, routed)           0.277     0.435    instCommProtRx/cmd[0]
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.045     0.480 r  instCommProtRx/poDCMDSetMI_i_1/O
                         net (fo=1, routed)           0.000     0.480    instDecodeCmd/poDCMDSetMI0_out
    SLICE_X9Y120         FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.829     1.994    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y120         FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMI_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.210ns (41.306%)  route 0.298ns (58.694%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMI_reg[2]_C/C
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMI_reg[2]_C/Q
                         net (fo=1, routed)           0.178     0.342    instDecodeCmd/poDCMDPowerSelMI_reg[2]_C_n_0
    SLICE_X5Y119         LUT3 (Prop_lut3_I2_O)        0.046     0.388 r  instDecodeCmd/powerSel[2]_i_1__0/O
                         net (fo=1, routed)           0.120     0.508    instHBridgeCtrlMI/D[2]
    SLICE_X2Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.860     2.026    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[2]/C





