{
    "hands_on_practices": [
        {
            "introduction": "The one-transistor, one-capacitor (1T1C) DRAM cell is the cornerstone of modern high-density memory. This exercise is foundational to understanding its operation, demonstrating how the minuscule charge stored in a cell capacitor ($C_{\\mathrm{cell}}$) is converted into a detectable voltage signal on the much larger bitline capacitance ($C_{\\mathrm{BL}}$). By deriving the critical charge ($Q_{\\mathrm{crit}}$) from the principle of charge conservation, you will quantify the minimum signal required for a sense amplifier to perform a reliable read, a key metric in DRAM design and scaling. ",
            "id": "3786817",
            "problem": "A one-transistor–one-capacitor Dynamic Random-Access Memory (DRAM) cell with cell capacitance $C_{\\mathrm{cell}}$ is connected to a bitline (BL) of capacitance $C_{\\mathrm{BL}}$. The BL is initially precharged to $V_{\\mathrm{BL0}}$, and a read operation proceeds by connecting the cell to the BL through an access transistor, allowing charge sharing between the two capacitors before the Sense Amplifier (SA) is enabled. The SA requires that the BL voltage deviates in magnitude by at least $\\Delta V_{\\mathrm{req}}$ from $V_{\\mathrm{BL0}}$ at the instant it is enabled in order to make a reliable decision. Define the critical charge $Q_{\\mathrm{crit}}$ as the minimum magnitude of the initial cell charge offset (relative to $V_{\\mathrm{BL0}}$) stored on $C_{\\mathrm{cell}}$ that guarantees the BL voltage deviation meets $\\Delta V_{\\mathrm{req}}$ immediately after charge sharing and before regeneration by the SA. Assume ideal charge conservation, negligible leakage during the pre-sense interval, and that the access device is in a sufficiently strong that the charge sharing is effectively instantaneous and lossless.\n\nUsing only the capacitor charge–voltage relation and charge conservation, derive from first principles a general expression for $Q_{\\mathrm{crit}}$ in terms of $\\Delta V_{\\mathrm{req}}$, $C_{\\mathrm{BL}}$, and $C_{\\mathrm{cell}}$, and then evaluate it numerically for $\\Delta V_{\\mathrm{req}}=20\\ \\mathrm{mV}$, $C_{\\mathrm{BL}}=200\\ \\mathrm{fF}$, $C_{\\mathrm{cell}}=25\\ \\mathrm{fF}$, and $V_{\\mathrm{BL0}}=0.5\\ \\mathrm{V}$. Express the final answer in femtocoulombs and round your answer to three significant figures.",
            "solution": "The problem statement is first subjected to validation.\n\n### Step 1: Extract Givens\n- Cell capacitance: $C_{\\mathrm{cell}}$\n- Bitline (BL) capacitance: $C_{\\mathrm{BL}}$\n- Initial BL precharge voltage: $V_{\\mathrm{BL0}}$\n- Minimum required BL voltage deviation for the Sense Amplifier (SA): $\\Delta V_{\\mathrm{req}}$\n- Definition of critical charge, $Q_{\\mathrm{crit}}$: The minimum magnitude of the initial cell charge offset (relative to $V_{\\mathrm{BL0}}$) stored on $C_{\\mathrm{cell}}$ that guarantees the BL voltage deviation meets $\\Delta V_{\\mathrm{req}}$.\n- Assumptions: Ideal charge conservation, negligible leakage, effectively instantaneous and lossless charge sharing.\n- Numerical values for evaluation:\n    - $\\Delta V_{\\mathrm{req}} = 20\\ \\mathrm{mV}$\n    - $C_{\\mathrm{BL}} = 200\\ \\mathrm{fF}$\n    - $C_{\\mathrm{cell}} = 25\\ \\mathrm{fF}$\n    - $V_{\\mathrm{BL0}} = 0.5\\ \\mathrm{V}$\n\n### Step 2: Validate Using Extracted Givens\nThe problem is scientifically grounded, describing a standard model of a 1T1C DRAM read operation based on fundamental principles of charge conservation and the capacitor charge-voltage relationship, $Q=CV$. It is well-posed, providing sufficient information and clear definitions to derive a unique solution for the requested quantity, $Q_{\\mathrm{crit}}$. The language is objective and precise. The numerical values provided are physically realistic for modern semiconductor memory technologies. The problem does not violate any of the invalidity criteria.\n\n### Step 3: Verdict and Action\nThe problem is deemed **valid**. A solution will be derived from first principles.\n\nThe derivation proceeds from the principle of conservation of charge. The total charge on the isolated system, comprising the cell capacitor $C_{\\mathrm{cell}}$ and the bitline capacitor $C_{\\mathrm{BL}}$, must be the same before and after the access transistor connects them.\n\nLet $V_{\\mathrm{cell}, i}$ be the initial voltage on the cell capacitor.\nThe initial charge on the bitline is:\n$$Q_{\\mathrm{BL}, i} = C_{\\mathrm{BL}} V_{\\mathrm{BL0}}$$\nThe initial charge on the cell is:\n$$Q_{\\mathrm{cell}, i} = C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}$$\nThe total initial charge in the system is the sum of these two charges:\n$$Q_{\\mathrm{total}} = Q_{\\mathrm{BL}, i} + Q_{\\mathrm{cell}, i} = C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}$$\n\nAfter the access transistor turns on, the two capacitors are connected in parallel and share their charge until they reach a common final voltage, $V_f$. The total capacitance of the combined node is $C_{\\mathrm{total}} = C_{\\mathrm{BL}} + C_{\\mathrm{cell}}$. By conservation of charge, the final total charge $Q_f$ is equal to the initial total charge $Q_{\\mathrm{total}}$.\n$$Q_f = C_{\\mathrm{total}} V_f = (C_{\\mathrm{BL}} + C_{\\mathrm{cell}}) V_f$$\nEquating the initial and final total charge, we can solve for the final voltage $V_f$:\n$$V_f = \\frac{Q_{\\mathrm{total}}}{C_{\\mathrm{total}}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe voltage deviation on the bitline, $\\Delta V_{\\mathrm{BL}}$, is the difference between the final voltage $V_f$ and the initial precharge voltage $V_{\\mathrm{BL0}}$:\n$$\\Delta V_{\\mathrm{BL}} = V_f - V_{\\mathrm{BL0}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} - V_{\\mathrm{BL0}}$$\nTo simplify this expression, we find a common denominator:\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}}(C_{\\mathrm{BL}} + C_{\\mathrm{cell}})}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - C_{\\mathrm{BL}} V_{\\mathrm{BL0}} - C_{\\mathrm{cell}} V_{\\mathrm{BL0}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{cell}} (V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}})}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe problem defines the \"initial cell charge offset (relative to $V_{\\mathrm{BL0}}$)\". Let's call this $Q_{\\mathrm{offset}}$. This is the difference between the actual initial charge on the cell, $Q_{\\mathrm{cell},i} = C_{\\mathrm{cell}} V_{\\mathrm{cell},i}$, and the charge the cell would have held if it were at the bitline precharge potential, $C_{\\mathrm{cell}} V_{\\mathrm{BL0}}$.\n$$Q_{\\mathrm{offset}} = C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - C_{\\mathrm{cell}} V_{\\mathrm{BL0}} = C_{\\mathrm{cell}} (V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}})$$\nSubstituting this definition into our expression for $\\Delta V_{\\mathrm{BL}}$, we obtain a direct relationship:\n$$\\Delta V_{\\mathrm{BL}} = \\frac{Q_{\\mathrm{offset}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe Sense Amplifier requires a minimum voltage deviation magnitude of $\\Delta V_{\\mathrm{req}}$, so $|\\Delta V_{\\mathrm{BL}}| \\ge \\Delta V_{\\mathrm{req}}$. The critical charge, $Q_{\\mathrm{crit}}$, is defined as the minimum magnitude of the charge offset, $|Q_{\\mathrm{offset}}|$, that satisfies this condition. This minimum occurs at the equality threshold:\n$$|\\Delta V_{\\mathrm{BL}}| = \\frac{|Q_{\\mathrm{offset}}|_{\\mathrm{min}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} = \\Delta V_{\\mathrm{req}}$$\nBy definition, $Q_{\\mathrm{crit}} = |Q_{\\mathrm{offset}}|_{\\mathrm{min}}$. Therefore:\n$$\\frac{Q_{\\mathrm{crit}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} = \\Delta V_{\\mathrm{req}}$$\nSolving for $Q_{\\mathrm{crit}}$ yields the general expression:\n$$Q_{\\mathrm{crit}} = \\Delta V_{\\mathrm{req}} (C_{\\mathrm{BL}} + C_{\\mathrm{cell}})$$\n\nNow, we evaluate this expression numerically with the provided values. It is imperative to use consistent SI units.\n$\\Delta V_{\\mathrm{req}} = 20\\ \\mathrm{mV} = 20 \\times 10^{-3}\\ \\mathrm{V}$\n$C_{\\mathrm{BL}} = 200\\ \\mathrm{fF} = 200 \\times 10^{-15}\\ \\mathrm{F}$\n$C_{\\mathrm{cell}} = 25\\ \\mathrm{fF} = 25 \\times 10^{-15}\\ \\mathrm{F}$\n\nSubstituting these values:\n$$Q_{\\mathrm{crit}} = (20 \\times 10^{-3}\\ \\mathrm{V}) (200 \\times 10^{-15}\\ \\mathrm{F} + 25 \\times 10^{-15}\\ \\mathrm{F})$$\n$$Q_{\\mathrm{crit}} = (20 \\times 10^{-3}\\ \\mathrm{V}) (225 \\times 10^{-15}\\ \\mathrm{F})$$\n$$Q_{\\mathrm{crit}} = 4500 \\times 10^{-18}\\ \\mathrm{C}$$\n$$Q_{\\mathrm{crit}} = 4.5 \\times 10^{-15}\\ \\mathrm{C}$$\n\nThe problem requires the answer in femtocoulombs ($\\mathrm{fC}$), where $1\\ \\mathrm{fC} = 10^{-15}\\ \\mathrm{C}$.\n$$Q_{\\mathrm{crit}} = 4.5\\ \\mathrm{fC}$$\nFinally, rounding to three significant figures as requested:\n$$Q_{\\mathrm{crit}} = 4.50\\ \\mathrm{fC}$$\nThe value of $V_{\\mathrm{BL0}} = 0.5\\ \\mathrm{V}$ is part of the problem context but, as shown in the derivation, is not required for the calculation of the critical charge offset.",
            "answer": "$$\n\\boxed{4.50}\n$$"
        },
        {
            "introduction": "Moving from dynamic to static memory, we explore the core principle that allows an SRAM cell to hold its data indefinitely as long as power is supplied. This \"static\" behavior arises from the positive feedback loop created by two cross-coupled inverters. This practice delves into the heart of this bistability by using small-signal analysis to find the inverter gain and applying the loop gain criterion, revealing the fundamental minimum supply voltage ($V_{\\mathrm{DD,min}}$) at which the cell can maintain two stable states. ",
            "id": "3786999",
            "problem": "Consider a Static Random Access Memory (SRAM) cell implemented as two identical cross-coupled Complementary Metal-Oxide-Semiconductor (CMOS) inverters. Each inverter is built from a long-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) pair (one n-channel and one p-channel) whose drain current in saturation is described by the square-law with channel-length modulation. Specifically, for the n-channel device,\n$$\nI_{n}=\\frac{1}{2}\\beta_{n}\\left(V_{\\mathrm{in}}-V_{Tn}\\right)^{2}\\left(1+\\lambda_{n}V_{\\mathrm{out}}\\right),\n$$\nand for the p-channel device,\n$$\nI_{p}=\\frac{1}{2}\\beta_{p}\\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-|V_{Tp}|\\right)^{2}\\left(1+\\lambda_{p}(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right),\n$$\nwhere $V_{\\mathrm{in}}$ is the inverter input voltage, $V_{\\mathrm{out}}$ is the inverter output voltage, $V_{\\mathrm{DD}}$ is the supply voltage, $\\beta_{n}$ and $\\beta_{p}$ are transconductance parameters, $V_{Tn}$ and $V_{Tp}$ are threshold voltages (with $|V_{Tp}|$ the magnitude for the p-channel), and $\\lambda_{n}$ and $\\lambda_{p}$ are channel-length modulation parameters. Assume identical devices in the sense that $\\beta_{n}=\\beta_{p}=\\beta$, $\\lambda_{n}=\\lambda_{p}=\\lambda$, and $V_{Tn}=|V_{Tp}|=V_{T}$, and neglect body effect. The steady-state inverter characteristic satisfies $I_{n}=I_{p}$.\n\nUsing only these device equations and the definition of the inverter as a one-port static nonlinearity, perform the following:\n\n1. Starting from $I_{n}=I_{p}$ and implicit differentiation, derive the closed-form expression for the inverter’s small-signal differential voltage gain $A\\equiv \\left.\\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}\\right|_{V_{\\mathrm{in}}=V_{\\mathrm{out}}=V_{M}}$ evaluated at the symmetric operating point $V_{M}$ where $V_{\\mathrm{in}}=V_{\\mathrm{out}}=V_{M}$ and the two devices carry equal current. Under the stated symmetry, argue from first principles that $V_{M}=\\frac{V_{\\mathrm{DD}}}{2}$, and express $A$ as a function of $V_{\\mathrm{DD}}$, $\\lambda$, and $V_{T}$.\n\n2. For two identical inverters cross-coupled to form an SRAM cell, linearize the static dynamics around the symmetric point and invoke the standard bistability condition based on the loop gain at that point. Using your expression for $A$, determine the minimum supply voltage $V_{\\mathrm{DD,min}}$ at which the cell retains two stable states within the validity of the above-threshold square-law model. You must state and justify any additional physical condition needed for well-defined bistability under this model. Then compute a numerical value for $V_{\\mathrm{DD,min}}$ given $V_{T}=0.35\\,\\mathrm{V}$ and $\\lambda=0.10\\,\\mathrm{V}^{-1}$.\n\nExpress the final $V_{\\mathrm{DD,min}}$ in volts and round your answer to three significant figures.",
            "solution": "This problem is valid as it is scientifically grounded in standard semiconductor device physics, is well-posed with sufficient information for a unique solution, and is stated objectively. We may proceed with the solution.\n\nThe problem is divided into two parts. First, we derive the small-signal voltage gain of a symmetric CMOS inverter at its switching threshold. Second, we use this result to determine the minimum supply voltage for an SRAM cell, formed by two such inverters, to be bistable.\n\n**Part 1: Inverter Small-Signal Gain**\n\nThe steady-state behavior of the CMOS inverter is governed by the condition that the drain current of the n-channel MOSFET, $I_n$, must equal the drain current of the p-channel MOSFET, $I_p$. The problem provides the saturation-region current equations and specifies that the devices are identical, meaning $\\beta_n = \\beta_p = \\beta$, $V_{Tn} = |V_{Tp}| = V_T$, and $\\lambda_n = \\lambda_p = \\lambda$. Substituting these symmetry conditions into the given equations yields:\n$$\nI_{n}=\\frac{1}{2}\\beta\\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right)\n$$\n$$\nI_{p}=\\frac{1}{2}\\beta\\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right)\n$$\nSetting $I_n = I_p$ and cancelling the common factor of $\\frac{1}{2}\\beta$, we obtain the voltage transfer characteristic (VTC) of the inverter:\n$$\n\\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right) = \\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right)\n$$\nThis equation implicitly defines the output voltage $V_{\\mathrm{out}}$ as a function of the input voltage $V_{\\mathrm{in}}$.\n\nThe symmetric operating point, or switching threshold, $V_M$, is defined by the condition $V_{\\mathrm{in}} = V_{\\mathrm{out}} = V_M$. Substituting this into the VTC equation gives:\n$$\n\\left(V_{M}-V_{T}\\right)^{2}\\left(1+\\lambda V_{M}\\right) = \\left(V_{\\mathrm{DD}}-V_{M}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{M})\\right)\n$$\nDue to the complete symmetry of the n-channel and p-channel devices, the inverter's VTC must be symmetric about the point $(V_{DD}/2, V_{DD}/2)$. This means the switching threshold $V_M$ must be $V_{DD}/2$. We can verify this by substituting $V_M = V_{DD}/2$ into the equation:\n$$\n\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = \\left(V_{\\mathrm{DD}}-\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-\\frac{V_{\\mathrm{DD}}}{2})\\right)\n$$\n$$\n\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)\n$$\nThe equality holds, confirming from first principles that the symmetric point is indeed $V_M = V_{DD}/2$.\n\nNext, we find the small-signal differential voltage gain, $A \\equiv \\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}$, at this symmetric point. We use implicit differentiation on the VTC equation. Let us define a function $F(V_{\\mathrm{in}}, V_{\\mathrm{out}}) = 0$ as:\n$$\nF(V_{\\mathrm{in}}, V_{\\mathrm{out}}) = \\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right) - \\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{DD}}-\\lambda V_{\\mathrm{out}}\\right) = 0\n$$\nThe derivative $\\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}$ is given by $-\\frac{\\partial F/\\partial V_{\\mathrm{in}}}{\\partial F/\\partial V_{\\mathrm{out}}}$. We compute the partial derivatives:\n$$\n\\frac{\\partial F}{\\partial V_{\\mathrm{in}}} = 2(V_{\\mathrm{in}}-V_T)(1+\\lambda V_{\\mathrm{out}}) - 2(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)(-1)(1+\\lambda V_{\\mathrm{DD}}-\\lambda V_{\\mathrm{out}})\n$$\n$$\n\\frac{\\partial F}{\\partial V_{\\mathrm{out}}} = (V_{\\mathrm{in}}-V_T)^2(\\lambda) - (V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)^2(-\\lambda) = \\lambda \\left[ (V_{\\mathrm{in}}-V_T)^2 + (V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)^2 \\right]\n$$\nNow, we evaluate these derivatives at the symmetric point, $V_{\\mathrm{in}} = V_{\\mathrm{out}} = V_M = V_{DD}/2$:\n$$\n\\left.\\frac{\\partial F}{\\partial V_{\\mathrm{in}}}\\right|_{V_M} = 2\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) + 2\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = 4\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)\n$$\n$$\n\\left.\\frac{\\partial F}{\\partial V_{\\mathrm{out}}}\\right|_{V_M} = \\lambda \\left[ \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2 + \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2 \\right] = 2\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2\n$$\nThe gain $A$ is the ratio:\n$$\nA = -\\frac{4\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{2\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2}\n$$\nAssuming $\\frac{V_{\\mathrm{DD}}}{2}-V_T \\neq 0$ (which is required for the transistors to be on), we can simplify this expression:\n$$\nA = -\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)} = -\\frac{4+2\\lambda V_{\\mathrm{DD}}}{\\lambda(V_{\\mathrm{DD}}-2V_T)}\n$$\nThis is the closed-form expression for the gain at the symmetric point as a function of $V_{\\mathrm{DD}}$, $\\lambda$, and $V_T$.\n\n**Part 2: Bistability and Minimum Supply Voltage**\n\nAn SRAM cell is formed by cross-coupling two identical inverters. Let the two inverters have outputs $V_1$ and $V_2$. The coupling means $V_1 = f(V_2)$ and $V_2 = f(V_1)$, where $f$ is the inverter transfer function. The symmetric point $V_1=V_2=V_M$ is an equilibrium point of the system. For the cell to be bistable (i.e., to store a bit), this central equilibrium point must be unstable, causing the circuit to latch into one of two stable states (approximated by $(V_{DD}, 0)$ and $(0, V_{DD})$).\n\nThe stability is analyzed by linearizing the system around the equilibrium point. The standard condition for instability of the central point, and thus for bistability, is that the magnitude of the small-signal loop gain must be greater than one. The loop gain is the product of the gains of the two inverters. At the symmetric point, both inverters have the same gain $A$. The loop gain is $L = A \\cdot A = A^2$. The condition for instability is $L > 1$, which is $A^2 > 1$, or $|A| > 1$. Since the gain $A$ of an inverter is negative, this is equivalent to the condition $A < -1$.\n\nWe apply this condition to our derived expression for $A$:\n$$\n-\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)} < -1\n$$\nBefore proceeding, we must state the physical condition required for this analysis to be valid. The gain expression was derived using an \"above-threshold\" model. For the gain to be well-defined and non-zero at the symmetric point $V_M = V_{DD}/2$, both transistors must be conducting (i.e., operating above their threshold voltage).\nFor the n-channel device: $V_{GS} = V_{in} = V_{DD}/2 > V_T$.\nFor the p-channel device: $V_{SG} = V_{DD}-V_{in} = V_{DD}/2 > V_T$.\nBoth requirements lead to the same condition: $V_{DD} > 2V_T$. This is the crucial physical condition for the validity of our gain calculation. If $V_{DD} \\le 2V_T$, the square-law model is inapplicable at the symmetric point.\n\nNow, we return to the inequality $A < -1$. Since $V_{DD} > 2V_T$ and $\\lambda > 0$, the denominator $\\lambda(\\frac{V_{DD}}{2}-V_T)$ is positive. The numerator is also positive. Thus, the expression for $A$ is indeed negative. We can multiply the inequality by $-1$ and reverse the sign:\n$$\n\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)} > 1\n$$\n$$\n2 + \\lambda V_{\\mathrm{DD}} > \\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\n$$\n$$\n2 + \\lambda V_{\\mathrm{DD}} > \\frac{\\lambda V_{\\mathrm{DD}}}{2} - \\lambda V_T\n$$\n$$\n\\frac{\\lambda V_{\\mathrm{DD}}}{2} > -2 - \\lambda V_T \\implies V_{\\mathrm{DD}} > -\\frac{4}{\\lambda} - 2V_T\n$$\nSince $V_{DD}$, $\\lambda$, and $V_T$ are all positive quantities, the right-hand side of the inequality is negative. The inequality $V_{DD} > (\\text{a negative number})$ is true for any physically meaningful supply voltage $V_{DD} > 0$.\n\nThis result means that the bistability condition $|A| > 1$ is satisfied for any supply voltage $V_{DD}$ for which the gain model is valid. The minimum supply voltage is therefore not determined by the requirement $|A|=1$, but by the boundary of the model's validity. As established, the model is valid for $V_{DD} > 2V_T$. At the limit $V_{DD} \\to 2V_T^+$, the gain $|A| \\to \\infty$, so the bistability condition is strongly satisfied. The minimum supply voltage for which the cell can be analyzed as bistable under this model is the lower bound of this validity range.\n$$\nV_{\\mathrm{DD,min}} = 2V_T\n$$\nGiven the value $V_T = 0.35\\,\\mathrm{V}$:\n$$\nV_{\\mathrm{DD,min}} = 2 \\times 0.35\\,\\mathrm{V} = 0.70\\,\\mathrm{V}\n$$\nRounding to three significant figures as requested, the result is $0.700\\,\\mathrm{V}$.",
            "answer": "$$\\boxed{0.700}$$"
        },
        {
            "introduction": "Having established the basis for SRAM's bistability, we now confront a critical operational challenge: read stability. While an SRAM cell is designed to be stable, the very act of reading it introduces a disturbance that can inadvertently flip its stored value—an event known as a \"read upset.\" This exercise models the DC voltage divider conflict between the pull-down transistor holding the '0' state and the access transistor connecting to the precharged bitline, allowing you to analyze the conditions that ensure a non-destructive read. ",
            "id": "3786942",
            "problem": "Consider a six-transistor Static Random Access Memory (SRAM) cell implemented in Complementary Metal-Oxide-Semiconductor (CMOS) technology. The cell consists of two cross-coupled inverters and two access transistors. During a read operation, assume the cell is storing a logical zero at node $Q$, which is connected to one access transistor (AX) and one pull-down transistor (PD). The word line is asserted to $V_{\\mathrm{DD}}$, and the associated bitline is precharged to an unknown voltage $V_{\\mathrm{BL}}$ that you must determine.\n\nAssume long-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) behavior in strong inversion with the well-tested Shichman–Hodges square-law current model, neglecting channel length modulation and body effect. For an $n$-channel MOSFET, the drain current in the linear region is\n$$\nI_{\\mathrm{D,lin}} = \\beta \\left[(V_{\\mathrm{GS}} - V_{\\mathrm{Tn}}) V_{\\mathrm{DS}} - \\frac{1}{2} V_{\\mathrm{DS}}^{2}\\right],\n$$\nand in saturation is\n$$\nI_{\\mathrm{D,sat}} = \\frac{1}{2} \\beta (V_{\\mathrm{GS}} - V_{\\mathrm{Tn}})^{2},\n$$\nwhere $\\beta = \\mu_{n} C_{\\mathrm{ox}} (W/L)$, $V_{\\mathrm{GS}}$ is the gate-to-source voltage, $V_{\\mathrm{DS}}$ is the drain-to-source voltage, and $V_{\\mathrm{Tn}}$ is the threshold voltage.\n\nFor the inverter devices, assume symmetric sizing and thresholds so that the inverter switching threshold $V_{\\mathrm{M}}$ is set by equating the $n$-channel and $p$-channel saturation currents at the metastable point. Let the $n$-channel threshold be $V_{\\mathrm{Tn}} = 0.25\\ \\mathrm{V}$ and the magnitude of the $p$-channel threshold be $|V_{\\mathrm{Tp}}| = 0.25\\ \\mathrm{V}$. Assume the inverter devices have equal current factors, so the metastable switching threshold $V_{\\mathrm{M}}$ satisfies $V_{\\mathrm{M}} - V_{\\mathrm{Tn}} = V_{\\mathrm{DD}} - V_{\\mathrm{M}} - |V_{\\mathrm{Tp}}|$.\n\nDuring read, the disturbed internal node voltage $V_{x}$ at $Q$ is set by the static equilibrium between the AX transistor pulling up from the bitline and the PD transistor pulling down to ground. The access transistor AX has $(W/L)_{\\mathrm{AX}}$ and the pull-down transistor PD has $(W/L)_{\\mathrm{PD}}$ satisfying $(W/L)_{\\mathrm{PD}} = 2 (W/L)_{\\mathrm{AX}}$. Assume identical $\\mu_{n} C_{\\mathrm{ox}}$ for AX and PD. The supply voltage is $V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}$. The word line voltage equals $V_{\\mathrm{DD}}$ when asserted.\n\nFrom first principles and the above physical models, derive the condition that prevents a read upset (i.e., prevents the cross-coupled latch from flipping) by requiring the disturbed node voltage $V_{x}$ not to exceed the inverter switching threshold $V_{\\mathrm{M}}$. Compute the maximum tolerable bitline precharge voltage $V_{\\mathrm{BL,max}}$ such that the cell does not flip during read. Express your final answer in volts. If an approximation is required, round your final numerical answer to four significant figures.",
            "solution": "The problem requires the determination of the maximum tolerable bitline precharge voltage, $V_{\\mathrm{BL,max}}$, for a six-transistor (6T) Static Random Access Memory (SRAM) cell, such that a read operation does not cause a \"read upset\". A read upset occurs when the cell's stored state flips due to the disturbance of the read current. The criterion for stability is that the disturbed voltage $V_x$ on the node storing a logical '0' does not exceed the switching threshold $V_{\\mathrm{M}}$ of the cross-coupled inverters.\n\nFirst, we must determine the inverter switching threshold, $V_{\\mathrm{M}}$. The problem states that for the symmetric inverter, $V_{\\mathrm{M}}$ is defined by the condition $V_{\\mathrm{M}} - V_{\\mathrm{Tn}} = V_{\\mathrm{DD}} - V_{\\mathrm{M}} - |V_{\\mathrm{Tp}}|$. Rearranging for $V_{\\mathrm{M}}$ gives:\n$$\n2V_{\\mathrm{M}} = V_{\\mathrm{DD}} + V_{\\mathrm{Tn}} - |V_{\\mathrm{Tp}}|\n$$\nGiven the values $V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}$, $V_{\\mathrm{Tn}} = 0.25\\ \\mathrm{V}$, and $|V_{\\mathrm{Tp}}| = 0.25\\ \\mathrm{V}$:\n$$\n2V_{\\mathrm{M}} = 0.9 + 0.25 - 0.25 = 0.9\\ \\mathrm{V}\n$$\n$$\nV_{\\mathrm{M}} = \\frac{0.9}{2} = 0.45\\ \\mathrm{V}\n$$\nThe read stability criterion is therefore $V_x \\le 0.45\\ \\mathrm{V}$.\n\nNext, we analyze the circuit during a read operation on the node $Q$, which stores a logical '0'. Initially, the voltage at node $Q$ is $0\\ \\mathrm{V}$. The complementary node $\\bar{Q}$ is at $V_{\\mathrm{DD}}$. The word line is asserted, so its voltage $V_{\\mathrm{WL}}$ becomes $V_{\\mathrm{DD}}$. The bitline (BL) is precharged to a voltage $V_{\\mathrm{BL}}$. This configuration turns on both the pull-down transistor (PD) of one inverter and the access transistor (AX).\n\nA static equilibrium is reached at node $Q$ when the current flowing into the node from the bitline through the access transistor, $I_{\\mathrm{AX}}$, is equal to the current flowing out of the node to ground through the pull-down transistor, $I_{\\mathrm{PD}}$. The voltage at node $Q$ rises to a steady-state value $V_x$. The condition is:\n$$\nI_{\\mathrm{AX}} = I_{\\mathrm{PD}}\n$$\n\nWe must determine the operating region for each transistor to use the correct current equation.\n\nFor the pull-down n-MOSFET (PD):\n- Gate voltage: $V_{\\mathrm{G,PD}} = V_{\\bar{Q}} = V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}$.\n- Source voltage: $V_{\\mathrm{S,PD}} = 0\\ \\mathrm{V}$ (ground).\n- Drain voltage: $V_{\\mathrm{D,PD}} = V_x$.\n- Thus, $V_{\\mathrm{GS,PD}} = V_{\\mathrm{DD}}$ and $V_{\\mathrm{DS,PD}} = V_x$.\nThe transistor is in the linear (triode) region if $V_{\\mathrm{DS,PD}} < V_{\\mathrm{GS,PD}} - V_{\\mathrm{Tn}}$. Substituting the voltages:\n$V_x < V_{\\mathrm{DD}} - V_{\\mathrm{Tn}} = 0.9\\ \\mathrm{V} - 0.25\\ \\mathrm{V} = 0.65\\ \\mathrm{V}$.\nSince the stability limit requires $V_x \\le V_{\\mathrm{M}} = 0.45\\ \\mathrm{V}$, and $0.45\\ \\mathrm{V} < 0.65\\ \\mathrm{V}$, the PD transistor is always operating in the linear region for any stable read condition. Its current is:\n$$\nI_{\\mathrm{PD}} = \\beta_{\\mathrm{PD}} \\left[ (V_{\\mathrm{GS,PD}} - V_{\\mathrm{Tn}}) V_{\\mathrm{DS,PD}} - \\frac{1}{2} V_{\\mathrm{DS,PD}}^2 \\right] = \\beta_{\\mathrm{PD}} \\left[ (V_{\\mathrm{DD}} - V_{\\mathrm{Tn}}) V_x - \\frac{1}{2} V_x^2 \\right]\n$$\n\nFor the access n-MOSFET (AX):\n- Gate voltage: $V_{\\mathrm{G,AX}} = V_{\\mathrm{WL}} = V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}$.\n- The bitline voltage $V_{\\mathrm{BL}}$ is higher than the node voltage $V_x$, so current flows from BL to $Q$.\n- Drain voltage: $V_{\\mathrm{D,AX}} = V_{\\mathrm{BL}}$.\n- Source voltage: $V_{\\mathrm{S,AX}} = V_x$.\n- Thus, $V_{\\mathrm{GS,AX}} = V_{\\mathrm{DD}} - V_x$ and $V_{\\mathrm{DS,AX}} = V_{\\mathrm{BL}} - V_x$.\nThe transistor is in saturation if $V_{\\mathrm{DS,AX}} \\ge V_{\\mathrm{GS,AX}} - V_{\\mathrm{Tn}}$. Substituting the voltages:\n$V_{\\mathrm{BL}} - V_x \\ge (V_{\\mathrm{DD}} - V_x) - V_{\\mathrm{Tn}}$, which simplifies to $V_{\\mathrm{BL}} \\ge V_{\\mathrm{DD}} - V_{\\mathrm{Tn}} = 0.65\\ \\mathrm{V}$.\nIf $V_{\\mathrm{BL}} < 0.65\\ \\mathrm{V}$, AX is in the linear region.\n\nLet us analyze the behavior of $V_x$ as a function of $V_{\\mathrm{BL}}$. As $V_{\\mathrm{BL}}$ increases, the current $I_{\\mathrm{AX}}$ attempting to charge node $Q$ increases, which in turn causes the equilibrium voltage $V_x$ to rise. Therefore, $V_x$ is a monotonically increasing function of $V_{\\mathrm{BL}}$.\n\nDue to the problem statement's condition of neglecting channel length modulation ($\\lambda=0$), the saturation current of a MOSFET is independent of its drain-source voltage $V_{\\mathrm{DS}}$. For the AX transistor, this means that as long as it operates in saturation (i.e., for any $V_{\\mathrm{BL}} \\ge 0.65\\ \\mathrm{V}$), its current $I_{\\mathrm{AX}}$ depends only on $V_{\\mathrm{GS,AX}}$, not on $V_{\\mathrm{BL}}$. Consequently, the equilibrium voltage $V_x$ will become constant for all $V_{\\mathrm{BL}}$ in this range.\nThe maximum value of $V_x$ will therefore be achieved when AX is on the cusp of saturation or deep in saturation. We can find this maximum voltage, $V_{x,\\mathrm{max}}$, by solving the equilibrium equation $I_{\\mathrm{PD}} = I_{\\mathrm{AX}}$ with AX in saturation.\n\nCurrent for AX in saturation:\n$$\nI_{\\mathrm{AX}} = \\frac{1}{2} \\beta_{\\mathrm{AX}} (V_{\\mathrm{GS,AX}} - V_{\\mathrm{Tn}})^2 = \\frac{1}{2} \\beta_{\\mathrm{AX}} (V_{\\mathrm{DD}} - V_x - V_{\\mathrm{Tn}})^2\n$$\n\nNow, we equate the currents using the given sizing ratio $(W/L)_{\\mathrm{PD}} = 2 (W/L)_{\\mathrm{AX}}$, which implies $\\beta_{\\mathrm{PD}} = 2 \\beta_{\\mathrm{AX}}$.\n$$\n\\beta_{\\mathrm{PD}} \\left[ (V_{\\mathrm{DD}} - V_{\\mathrm{Tn}}) V_x - \\frac{1}{2} V_x^2 \\right] = \\frac{1}{2} \\beta_{\\mathrm{AX}} (V_{\\mathrm{DD}} - V_x - V_{\\mathrm{Tn}})^2\n$$\n$$\n2 \\beta_{\\mathrm{AX}} \\left[ (V_{\\mathrm{DD}} - V_{\\mathrm{Tn}}) V_x - \\frac{1}{2} V_x^2 \\right] = \\frac{1}{2} \\beta_{\\mathrm{AX}} (V_{\\mathrm{DD}} - V_x - V_{\\mathrm{Tn}})^2\n$$\nCanceling $\\beta_{\\mathrm{AX}}$ and multiplying by $2$:\n$$\n4 \\left[ (V_{\\mathrm{DD}} - V_{\\mathrm{Tn}}) V_x - \\frac{1}{2} V_x^2 \\right] = (V_{\\mathrm{DD}} - V_x - V_{\\mathrm{Tn}})^2\n$$\nLet's substitute the numerical values: $V_{\\mathrm{DD}} - V_{\\mathrm{Tn}} = 0.9 - 0.25 = 0.65\\ \\mathrm{V}$.\n$$\n4 \\left[ 0.65 V_x - 0.5 V_x^2 \\right] = (0.65 - V_x)^2\n$$\n$$\n2.6 V_x - 2 V_x^2 = 0.4225 - 1.3 V_x + V_x^2\n$$\nRearranging into standard quadratic form $aV_x^2 + bV_x + c = 0$:\n$$\n3 V_x^2 - 3.9 V_x + 0.4225 = 0\n$$\nWe solve for $V_x$ using the quadratic formula, $V_x = \\frac{-b \\pm \\sqrt{b^2 - 4ac}}{2a}$:\n$$\nV_x = \\frac{3.9 \\pm \\sqrt{(-3.9)^2 - 4(3)(0.4225)}}{2(3)} = \\frac{3.9 \\pm \\sqrt{15.21 - 5.07}}{6} = \\frac{3.9 \\pm \\sqrt{10.14}}{6}\n$$\nThe two possible solutions are:\n$$\nV_{x,1} = \\frac{3.9 + \\sqrt{10.14}}{6} \\approx \\frac{3.9 + 3.1843}{6} \\approx 1.1807\\ \\mathrm{V}\n$$\n$$\nV_{x,2} = \\frac{3.9 - \\sqrt{10.14}}{6} \\approx \\frac{3.9 - 3.1843}{6} \\approx 0.1193\\ \\mathrm{V}\n$$\nThe first root, $V_{x,1} \\approx 1.1807\\ \\mathrm{V}$, is not physically possible as it exceeds the supply voltage $V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}$. The physically correct solution is the second root, which represents the maximum voltage at node $Q$:\n$$\nV_{x,\\mathrm{max}} \\approx 0.1193\\ \\mathrm{V}\n$$\nWe now compare this maximum possible node voltage to the inverter switching threshold:\n$$\nV_{x,\\mathrm{max}} \\approx 0.1193\\ \\mathrm{V} < V_{\\mathrm{M}} = 0.45\\ \\mathrm{V}\n$$\nThe stability condition $V_x \\le V_{\\mathrm{M}}$ is always met. The disturbed node voltage never reaches the inverter's trip point, regardless of the bitline voltage (as long as $V_{\\mathrm{BL}}$ is high enough to saturate the access transistor, i.e., $V_{\\mathrm{BL}} \\ge 0.65\\ \\mathrm{V}$). For $V_{\\mathrm{BL}} < 0.65\\ \\mathrm{V}$, the voltage $V_x$ would be even lower. Thus, under the given model and parameters, the SRAM cell is unconditionally stable against a read upset.\n\nThe question asks for the maximum tolerable bitline precharge voltage, $V_{\\mathrm{BL,max}}$. Since the cell is stable for all physically possible bitline voltages, the limit is imposed by the system's supply rail. The highest voltage to which a bitline can be precharged is $V_{\\mathrm{DD}}$. Therefore, the maximum tolerable bitline precharge voltage is the supply voltage itself.\n$$\nV_{\\mathrm{BL,max}} = V_{\\mathrm{DD}} = 0.9\\ \\mathrm{V}\n$$\nRounding to four significant figures as requested gives $0.9000\\ \\mathrm{V}$.",
            "answer": "$$\\boxed{0.9000}$$"
        }
    ]
}