{
  "design": {
    "design_info": {
      "boundary_crc": "0xBC4B91FFBD0B91C2",
      "device": "xczu9eg-ffvb1156-2-i",
      "gen_directory": "../../../../final_prj_pl.gen/sources_1/bd/PPG_I2C_PHY",
      "name": "PPG_I2C_PHY",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_iic": "",
      "SCL_BUF": "",
      "SDA_BUF": "",
      "I2C_ILA": "",
      "IIC_AXI_ILA": ""
    },
    "interface_ports": {
      "S_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "PPG_I2C_PHY_s_axi_aclk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_araddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_awaddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "s_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "PPG_I2C_PHY_s_axi_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "I2C_SCL": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "I2C_SDA": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "iic2intc_irpt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "gpo": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "axi_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "10",
        "xci_name": "PPG_I2C_PHY_axi_iic_0_0",
        "xci_path": "ip\\PPG_I2C_PHY_axi_iic_0_0\\PPG_I2C_PHY_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic"
      },
      "SCL_BUF": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "PPG_I2C_PHY_util_ds_buf_0_0",
        "xci_path": "ip\\PPG_I2C_PHY_util_ds_buf_0_0\\PPG_I2C_PHY_util_ds_buf_0_0.xci",
        "inst_hier_path": "SCL_BUF",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "SDA_BUF": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "PPG_I2C_PHY_util_ds_buf_0_1",
        "xci_path": "ip\\PPG_I2C_PHY_util_ds_buf_0_1\\PPG_I2C_PHY_util_ds_buf_0_1.xci",
        "inst_hier_path": "SDA_BUF",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "I2C_ILA": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "17",
        "xci_name": "PPG_I2C_PHY_ila_0_0",
        "xci_path": "ip\\PPG_I2C_PHY_ila_0_0\\PPG_I2C_PHY_ila_0_0.xci",
        "inst_hier_path": "I2C_ILA",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          }
        }
      },
      "IIC_AXI_ILA": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "20",
        "xci_name": "PPG_I2C_PHY_system_ila_0_0",
        "xci_path": "ip\\PPG_I2C_PHY_system_ila_0_0\\PPG_I2C_PHY_system_ila_0_0.xci",
        "inst_hier_path": "IIC_AXI_ILA",
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "monitor_type": "SlaveType",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI",
          "axi_iic/S_AXI",
          "IIC_AXI_ILA/SLOT_0_AXI"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "I2C_SCL",
          "SCL_BUF/IOBUF_IO_IO"
        ]
      },
      "Net1": {
        "ports": [
          "I2C_SDA",
          "SDA_BUF/IOBUF_IO_IO"
        ]
      },
      "SCL": {
        "ports": [
          "SCL_BUF/IOBUF_IO_O",
          "axi_iic/scl_i",
          "I2C_ILA/probe0"
        ]
      },
      "SDA": {
        "ports": [
          "SDA_BUF/IOBUF_IO_O",
          "axi_iic/sda_i",
          "I2C_ILA/probe1"
        ]
      },
      "axi_iic_gpo": {
        "ports": [
          "axi_iic/gpo",
          "gpo"
        ]
      },
      "axi_iic_iic2intc_irpt": {
        "ports": [
          "axi_iic/iic2intc_irpt",
          "iic2intc_irpt"
        ]
      },
      "axi_iic_scl_o": {
        "ports": [
          "axi_iic/scl_o",
          "SCL_BUF/IOBUF_IO_I"
        ]
      },
      "axi_iic_scl_t": {
        "ports": [
          "axi_iic/scl_t",
          "SCL_BUF/IOBUF_IO_T"
        ]
      },
      "axi_iic_sda_o": {
        "ports": [
          "axi_iic/sda_o",
          "SDA_BUF/IOBUF_IO_I"
        ]
      },
      "axi_iic_sda_t": {
        "ports": [
          "axi_iic/sda_t",
          "SDA_BUF/IOBUF_IO_T"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "s_axi_aclk",
          "axi_iic/s_axi_aclk",
          "I2C_ILA/clk",
          "IIC_AXI_ILA/clk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn",
          "axi_iic/s_axi_aresetn",
          "IIC_AXI_ILA/resetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_iic_Reg": {
                "address_block": "/axi_iic/S_AXI/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}