Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 12 14:34:10 2023
| Host         : Onur_Ozdemir running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file absolute_top_timing_summary_routed.rpt -rpx absolute_top_timing_summary_routed.rpx -warn_on_violation
| Design       : absolute_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 443 register/latch pins with no clock driven by root clock pin: pulse_one/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 443 register/latch pins with no clock driven by root clock pin: pulse_one/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 443 register/latch pins with no clock driven by root clock pin: pulse_one/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.690        0.000                      0                  192        0.230        0.000                      0                  192        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       996.690        0.000                      0                  192        0.230        0.000                      0                  192        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      996.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.690ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.642ns (22.884%)  route 2.164ns (77.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          1.033     7.890    pulse_one/CNT[27]_i_1_n_1
    SLICE_X32Y40         FDRE                                         r  pulse_one/CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_one/clk
    SLICE_X32Y40         FDRE                                         r  pulse_one/CNT_reg[0]/C
                         clock pessimism              0.260  1005.044    
                         clock uncertainty           -0.035  1005.009    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429  1004.580    pulse_one/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.580    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                996.690    

Slack (MET) :             996.694ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          1.028     7.885    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[1]/C
                         clock pessimism              0.260  1005.044    
                         clock uncertainty           -0.035  1005.009    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429  1004.580    pulse_one/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.580    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                996.694    

Slack (MET) :             996.694ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          1.028     7.885    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[2]/C
                         clock pessimism              0.260  1005.044    
                         clock uncertainty           -0.035  1005.009    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429  1004.580    pulse_one/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.580    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                996.694    

Slack (MET) :             996.694ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          1.028     7.885    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[3]/C
                         clock pessimism              0.260  1005.044    
                         clock uncertainty           -0.035  1005.009    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429  1004.580    pulse_one/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.580    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                996.694    

Slack (MET) :             996.694ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          1.028     7.885    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[4]/C
                         clock pessimism              0.260  1005.044    
                         clock uncertainty           -0.035  1005.009    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429  1004.580    pulse_one/CNT_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.580    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                996.694    

Slack (MET) :             996.710ns  (required time - arrival time)
  Source:                 pulse_two/CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_two/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.828ns (25.374%)  route 2.435ns (74.626%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 1004.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.561     5.082    pulse_two/clk
    SLICE_X49Y32         FDRE                                         r  pulse_two/CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  pulse_two/CNT_reg[12]/Q
                         net (fo=3, routed)           0.837     6.376    pulse_two/CNT_reg_n_1_[12]
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.500 f  pulse_two/FSM_sequential_state[2]_i_5__0/O
                         net (fo=1, routed)           1.011     7.511    pulse_two/FSM_sequential_state[2]_i_5__0_n_1
    SLICE_X48Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.635 f  pulse_two/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.586     8.221    pulse_two/cnt_zero
    SLICE_X48Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.345 r  pulse_two//FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.345    pulse_two//FSM_sequential_state[2]_i_1_n_1
    SLICE_X48Y32         FDCE                                         r  pulse_two/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443  1004.784    pulse_two/clk
    SLICE_X48Y32         FDCE                                         r  pulse_two/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.276  1005.060    
                         clock uncertainty           -0.035  1005.025    
    SLICE_X48Y32         FDCE (Setup_fdce_C_D)        0.031  1005.056    pulse_two/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1005.056    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                996.710    

Slack (MET) :             996.754ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.642ns (23.407%)  route 2.101ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 1004.785 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          0.970     7.827    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444  1004.785    pulse_one/clk
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[5]/C
                         clock pessimism              0.260  1005.045    
                         clock uncertainty           -0.035  1005.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.581    pulse_one/CNT_reg[5]
  -------------------------------------------------------------------
                         required time                       1004.581    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                996.754    

Slack (MET) :             996.754ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.642ns (23.407%)  route 2.101ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 1004.785 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          0.970     7.827    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444  1004.785    pulse_one/clk
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[6]/C
                         clock pessimism              0.260  1005.045    
                         clock uncertainty           -0.035  1005.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.581    pulse_one/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.581    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                996.754    

Slack (MET) :             996.754ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.642ns (23.407%)  route 2.101ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 1004.785 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          0.970     7.827    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444  1004.785    pulse_one/clk
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[7]/C
                         clock pessimism              0.260  1005.045    
                         clock uncertainty           -0.035  1005.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.581    pulse_one/CNT_reg[7]
  -------------------------------------------------------------------
                         required time                       1004.581    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                996.754    

Slack (MET) :             996.754ns  (required time - arrival time)
  Source:                 pulse_one/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.642ns (23.407%)  route 2.101ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 1004.785 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    pulse_one/clk
    SLICE_X34Y41         FDCE                                         r  pulse_one/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  pulse_one/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           1.131     6.733    pulse_one/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.857 r  pulse_one/CNT[27]_i_1/O
                         net (fo=28, routed)          0.970     7.827    pulse_one/CNT[27]_i_1_n_1
    SLICE_X33Y41         FDSE                                         r  pulse_one/CNT_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444  1004.785    pulse_one/clk
    SLICE_X33Y41         FDSE                                         r  pulse_one/CNT_reg[8]/C
                         clock pessimism              0.260  1005.045    
                         clock uncertainty           -0.035  1005.010    
    SLICE_X33Y41         FDSE (Setup_fdse_C_S)       -0.429  1004.581    pulse_one/CNT_reg[8]
  -------------------------------------------------------------------
                         required time                       1004.581    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                996.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pulse_one/CNT_reg[3]/Q
                         net (fo=3, routed)           0.067     1.653    pulse_one/CNT[3]
    SLICE_X33Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.780 r  pulse_one/CNT0_carry/O[3]
                         net (fo=1, routed)           0.000     1.780    pulse_one/CNT0_carry_n_5
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    pulse_one/clk
    SLICE_X33Y40         FDRE                                         r  pulse_one/CNT_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    pulse_one/CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pulse_two/CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_two/CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.441    pulse_two/clk
    SLICE_X49Y30         FDRE                                         r  pulse_two/CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  pulse_two/CNT_reg[3]/Q
                         net (fo=3, routed)           0.067     1.649    pulse_two/CNT_reg_n_1_[3]
    SLICE_X49Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.776 r  pulse_two/CNT0_carry/O[3]
                         net (fo=1, routed)           0.000     1.776    pulse_two/CNT0_carry_n_5
    SLICE_X49Y30         FDRE                                         r  pulse_two/CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.953    pulse_two/clk
    SLICE_X49Y30         FDRE                                         r  pulse_two/CNT_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    pulse_two/CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_two/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_two/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.442    pulse_two/clk
    SLICE_X49Y31         FDRE                                         r  pulse_two/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  pulse_two/CNT_reg[5]/Q
                         net (fo=3, routed)           0.078     1.661    pulse_two/CNT_reg_n_1_[5]
    SLICE_X49Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.785 r  pulse_two/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.785    pulse_two/CNT0_carry__0_n_7
    SLICE_X49Y31         FDRE                                         r  pulse_two/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.954    pulse_two/clk
    SLICE_X49Y31         FDRE                                         r  pulse_two/CNT_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    pulse_two/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    pulse_one/clk
    SLICE_X33Y44         FDRE                                         r  pulse_one/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pulse_one/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.665    pulse_one/CNT[17]
    SLICE_X33Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  pulse_one/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.789    pulse_one/CNT0_carry__3_n_7
    SLICE_X33Y44         FDSE                                         r  pulse_one/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    pulse_one/clk
    SLICE_X33Y44         FDSE                                         r  pulse_one/CNT_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDSE (Hold_fdse_C_D)         0.105     1.551    pulse_one/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    pulse_one/clk
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pulse_one/CNT_reg[5]/Q
                         net (fo=3, routed)           0.078     1.664    pulse_one/CNT[5]
    SLICE_X33Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  pulse_one/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.788    pulse_one/CNT0_carry__0_n_7
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    pulse_one/clk
    SLICE_X33Y41         FDRE                                         r  pulse_one/CNT_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    pulse_one/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_two/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_two/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    pulse_two/clk
    SLICE_X49Y33         FDSE                                         r  pulse_two/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  pulse_two/CNT_reg[13]/Q
                         net (fo=3, routed)           0.078     1.663    pulse_two/CNT_reg_n_1_[13]
    SLICE_X49Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.787 r  pulse_two/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.787    pulse_two/CNT0_carry__2_n_7
    SLICE_X49Y33         FDSE                                         r  pulse_two/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.956    pulse_two/clk
    SLICE_X49Y33         FDSE                                         r  pulse_two/CNT_reg[14]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y33         FDSE (Hold_fdse_C_D)         0.105     1.549    pulse_two/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_two/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_two/CNT_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    pulse_two/clk
    SLICE_X49Y34         FDRE                                         r  pulse_two/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pulse_two/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.664    pulse_two/CNT_reg_n_1_[17]
    SLICE_X49Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  pulse_two/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.788    pulse_two/CNT0_carry__3_n_7
    SLICE_X49Y34         FDSE                                         r  pulse_two/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    pulse_two/clk
    SLICE_X49Y34         FDSE                                         r  pulse_two/CNT_reg[18]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X49Y34         FDSE (Hold_fdse_C_D)         0.105     1.550    pulse_two/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    pulse_one/clk
    SLICE_X33Y42         FDRE                                         r  pulse_one/CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pulse_one/CNT_reg[9]/Q
                         net (fo=3, routed)           0.079     1.665    pulse_one/CNT[9]
    SLICE_X33Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  pulse_one/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.789    pulse_one/CNT0_carry__1_n_7
    SLICE_X33Y42         FDRE                                         r  pulse_one/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    pulse_one/clk
    SLICE_X33Y42         FDRE                                         r  pulse_one/CNT_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    pulse_one/CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    pulse_one/clk
    SLICE_X33Y43         FDSE                                         r  pulse_one/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  pulse_one/CNT_reg[13]/Q
                         net (fo=3, routed)           0.079     1.666    pulse_one/CNT[13]
    SLICE_X33Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  pulse_one/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.790    pulse_one/CNT0_carry__2_n_7
    SLICE_X33Y43         FDSE                                         r  pulse_one/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    pulse_one/clk
    SLICE_X33Y43         FDSE                                         r  pulse_one/CNT_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDSE (Hold_fdse_C_D)         0.105     1.551    pulse_one/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pulse_one/CNT_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            pulse_one/CNT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    pulse_one/clk
    SLICE_X33Y45         FDSE                                         r  pulse_one/CNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  pulse_one/CNT_reg[21]/Q
                         net (fo=3, routed)           0.079     1.666    pulse_one/CNT[21]
    SLICE_X33Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  pulse_one/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.790    pulse_one/CNT0_carry__4_n_7
    SLICE_X33Y45         FDSE                                         r  pulse_one/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    pulse_one/clk
    SLICE_X33Y45         FDSE                                         r  pulse_one/CNT_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDSE (Hold_fdse_C_D)         0.105     1.551    pulse_one/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y28   dc/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y30   dc/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y30   dc/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y31   dc/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X32Y40   pulse_one/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X33Y42   pulse_one/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y30   pulse_two/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y32   pulse_two/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y31   dc/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y28   dc/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X32Y40   pulse_one/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X33Y42   pulse_one/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X49Y32   pulse_two/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y32   dc/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y32   dc/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y28   dc/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y28   dc/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y28   dc/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X64Y29   dc/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   pulse_two/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   dc/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   dc/count_reg[17]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   pulse_two/CNT_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   pulse_two/CNT_reg[14]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   pulse_two/CNT_reg[15]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   pulse_two/CNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   pulse_two/CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   pulse_two/CNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   pulse_two/CNT_reg[3]/C



