\hypertarget{struct_p_o_r_t___type}{}\doxysection{PORT\+\_\+\+Type Struct Reference}
\label{struct_p_o_r_t___type}\index{PORT\_Type@{PORT\_Type}}


PORT -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_af184bec5d72e5c9a01d996a16f297f3d}{PCR}} \mbox{[}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae9d33dd352fbda70db758fa6daabf495}{PORT\+\_\+\+PCR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Pin Control Register n, array offset\+: 0x0, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}{GPCLR}}
\begin{DoxyCompactList}\small\item\em Global Pin Control Low Register, offset\+: 0x80. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}{GPCHR}}
\begin{DoxyCompactList}\small\item\em Global Pin Control High Register, offset\+: 0x84. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_aa60fb10bfa3137e37ca9ba02fdf10ce7}{GICLR}}
\begin{DoxyCompactList}\small\item\em Global Interrupt Control Low Register, offset\+: 0x88. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a6c137577beafd84ec419944688c37348}{GICHR}}
\begin{DoxyCompactList}\small\item\em Global Interrupt Control High Register, offset\+: 0x8C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a4398e5001fa061061fe95e2ceef7a31a}{RESERVED\+\_\+0}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}{ISFR}}
\begin{DoxyCompactList}\small\item\em Interrupt Status Flag Register, offset\+: 0x\+A0. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a110c7cdc6ff066e67353a119359731f2}{RESERVED\+\_\+1}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a08715ad30e568d84770805b6bdbc1cfb}{DFER}}
\begin{DoxyCompactList}\small\item\em Digital Filter Enable Register, offset\+: 0x\+C0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_ad85d97f511fdb6626888603d5c970d3d}{DFCR}}
\begin{DoxyCompactList}\small\item\em Digital Filter Clock Register, offset\+: 0x\+C4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_ac0bb591e49f732d8010df56312388c74}{DFWR}}
\begin{DoxyCompactList}\small\item\em Digital Filter Width Register, offset\+: 0x\+C8. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PORT -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t___type_ad85d97f511fdb6626888603d5c970d3d}\label{struct_p_o_r_t___type_ad85d97f511fdb6626888603d5c970d3d}} 
\index{PORT\_Type@{PORT\_Type}!DFCR@{DFCR}}
\index{DFCR@{DFCR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{DFCR}{DFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFCR}



Digital Filter Clock Register, offset\+: 0x\+C4. 

\mbox{\Hypertarget{struct_p_o_r_t___type_a08715ad30e568d84770805b6bdbc1cfb}\label{struct_p_o_r_t___type_a08715ad30e568d84770805b6bdbc1cfb}} 
\index{PORT\_Type@{PORT\_Type}!DFER@{DFER}}
\index{DFER@{DFER}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{DFER}{DFER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFER}



Digital Filter Enable Register, offset\+: 0x\+C0. 

\mbox{\Hypertarget{struct_p_o_r_t___type_ac0bb591e49f732d8010df56312388c74}\label{struct_p_o_r_t___type_ac0bb591e49f732d8010df56312388c74}} 
\index{PORT\_Type@{PORT\_Type}!DFWR@{DFWR}}
\index{DFWR@{DFWR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{DFWR}{DFWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFWR}



Digital Filter Width Register, offset\+: 0x\+C8. 

\mbox{\Hypertarget{struct_p_o_r_t___type_a6c137577beafd84ec419944688c37348}\label{struct_p_o_r_t___type_a6c137577beafd84ec419944688c37348}} 
\index{PORT\_Type@{PORT\_Type}!GICHR@{GICHR}}
\index{GICHR@{GICHR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{GICHR}{GICHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GICHR}



Global Interrupt Control High Register, offset\+: 0x8C. 

\mbox{\Hypertarget{struct_p_o_r_t___type_aa60fb10bfa3137e37ca9ba02fdf10ce7}\label{struct_p_o_r_t___type_aa60fb10bfa3137e37ca9ba02fdf10ce7}} 
\index{PORT\_Type@{PORT\_Type}!GICLR@{GICLR}}
\index{GICLR@{GICLR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{GICLR}{GICLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GICLR}



Global Interrupt Control Low Register, offset\+: 0x88. 

\mbox{\Hypertarget{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}\label{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}} 
\index{PORT\_Type@{PORT\_Type}!GPCHR@{GPCHR}}
\index{GPCHR@{GPCHR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{GPCHR}{GPCHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GPCHR}



Global Pin Control High Register, offset\+: 0x84. 

\mbox{\Hypertarget{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}\label{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}} 
\index{PORT\_Type@{PORT\_Type}!GPCLR@{GPCLR}}
\index{GPCLR@{GPCLR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{GPCLR}{GPCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GPCLR}



Global Pin Control Low Register, offset\+: 0x80. 

\mbox{\Hypertarget{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}\label{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}} 
\index{PORT\_Type@{PORT\_Type}!ISFR@{ISFR}}
\index{ISFR@{ISFR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{ISFR}{ISFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISFR}



Interrupt Status Flag Register, offset\+: 0x\+A0. 

\mbox{\Hypertarget{struct_p_o_r_t___type_af184bec5d72e5c9a01d996a16f297f3d}\label{struct_p_o_r_t___type_af184bec5d72e5c9a01d996a16f297f3d}} 
\index{PORT\_Type@{PORT\_Type}!PCR@{PCR}}
\index{PCR@{PCR}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR\mbox{[}\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae9d33dd352fbda70db758fa6daabf495}{PORT\+\_\+\+PCR\+\_\+\+COUNT}}\mbox{]}}



Pin Control Register n, array offset\+: 0x0, array step\+: 0x4. 

\mbox{\Hypertarget{struct_p_o_r_t___type_a4398e5001fa061061fe95e2ceef7a31a}\label{struct_p_o_r_t___type_a4398e5001fa061061fe95e2ceef7a31a}} 
\index{PORT\_Type@{PORT\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{struct_p_o_r_t___type_a110c7cdc6ff066e67353a119359731f2}\label{struct_p_o_r_t___type_a110c7cdc6ff066e67353a119359731f2}} 
\index{PORT\_Type@{PORT\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!PORT\_Type@{PORT\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}28\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
