

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_80_1443'
================================================================
* Date:           Tue Jan 28 03:39:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2357|     2357|  23.570 us|  23.570 us|  2357|  2357|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_14  |     2355|     2355|         5|          1|          1|  2352|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      142|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      139|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      139|      311|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_29_4_15_1_1_U1779  |sparsemux_29_4_15_1_1  |        0|   0|  0|  65|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  65|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_15ns_16s_22ns_22_4_1_U1780  |mac_muladd_15ns_16s_22ns_22_4_1  |  i0 + i1 * i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_405_p2     |         +|   0|  0|  31|          24|          13|
    |add_ln80_2_fu_452_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln80_fu_377_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln81_fu_390_p2     |         +|   0|  0|  21|          14|          14|
    |icmp_ln80_2_fu_458_p2  |      icmp|   0|  0|  19|          12|           4|
    |icmp_ln80_fu_371_p2    |      icmp|   0|  0|  19|          12|          12|
    |select_ln80_fu_464_p3  |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 142|          88|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load_2  |   9|          2|   16|         32|
    |j_fu_136                     |   9|          2|   12|         24|
    |phi_mul158_fu_128            |   9|          2|   24|         48|
    |phi_urem160_fu_124           |   9|          2|   12|         24|
    |sum_fu_132                   |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  72|         16|   83|        166|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_620                 |   1|   0|    1|          0|
    |j_fu_136                          |  12|   0|   12|          0|
    |phi_mul158_fu_128                 |  24|   0|   24|          0|
    |phi_urem160_fu_124                |  12|   0|   12|          0|
    |sum_fu_132                        |  16|   0|   16|          0|
    |icmp_ln80_reg_620                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 139|  32|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_VITIS_LOOP_80_1443|  return value|
|sum_37                        |   in|   16|     ap_none|                           sum_37|        scalar|
|W1_address0                   |  out|   16|   ap_memory|                               W1|         array|
|W1_ce0                        |  out|    1|   ap_memory|                               W1|         array|
|W1_q0                         |   in|   16|   ap_memory|                               W1|         array|
|flattened_output_address0     |  out|    8|   ap_memory|                 flattened_output|         array|
|flattened_output_ce0          |  out|    1|   ap_memory|                 flattened_output|         array|
|flattened_output_q0           |   in|   15|   ap_memory|                 flattened_output|         array|
|flattened_output_1_address0   |  out|    8|   ap_memory|               flattened_output_1|         array|
|flattened_output_1_ce0        |  out|    1|   ap_memory|               flattened_output_1|         array|
|flattened_output_1_q0         |   in|   15|   ap_memory|               flattened_output_1|         array|
|flattened_output_2_address0   |  out|    8|   ap_memory|               flattened_output_2|         array|
|flattened_output_2_ce0        |  out|    1|   ap_memory|               flattened_output_2|         array|
|flattened_output_2_q0         |   in|   15|   ap_memory|               flattened_output_2|         array|
|flattened_output_3_address0   |  out|    8|   ap_memory|               flattened_output_3|         array|
|flattened_output_3_ce0        |  out|    1|   ap_memory|               flattened_output_3|         array|
|flattened_output_3_q0         |   in|   15|   ap_memory|               flattened_output_3|         array|
|flattened_output_4_address0   |  out|    8|   ap_memory|               flattened_output_4|         array|
|flattened_output_4_ce0        |  out|    1|   ap_memory|               flattened_output_4|         array|
|flattened_output_4_q0         |   in|   15|   ap_memory|               flattened_output_4|         array|
|flattened_output_5_address0   |  out|    8|   ap_memory|               flattened_output_5|         array|
|flattened_output_5_ce0        |  out|    1|   ap_memory|               flattened_output_5|         array|
|flattened_output_5_q0         |   in|   15|   ap_memory|               flattened_output_5|         array|
|flattened_output_6_address0   |  out|    8|   ap_memory|               flattened_output_6|         array|
|flattened_output_6_ce0        |  out|    1|   ap_memory|               flattened_output_6|         array|
|flattened_output_6_q0         |   in|   15|   ap_memory|               flattened_output_6|         array|
|flattened_output_7_address0   |  out|    8|   ap_memory|               flattened_output_7|         array|
|flattened_output_7_ce0        |  out|    1|   ap_memory|               flattened_output_7|         array|
|flattened_output_7_q0         |   in|   15|   ap_memory|               flattened_output_7|         array|
|flattened_output_8_address0   |  out|    8|   ap_memory|               flattened_output_8|         array|
|flattened_output_8_ce0        |  out|    1|   ap_memory|               flattened_output_8|         array|
|flattened_output_8_q0         |   in|   15|   ap_memory|               flattened_output_8|         array|
|flattened_output_9_address0   |  out|    8|   ap_memory|               flattened_output_9|         array|
|flattened_output_9_ce0        |  out|    1|   ap_memory|               flattened_output_9|         array|
|flattened_output_9_q0         |   in|   15|   ap_memory|               flattened_output_9|         array|
|flattened_output_10_address0  |  out|    8|   ap_memory|              flattened_output_10|         array|
|flattened_output_10_ce0       |  out|    1|   ap_memory|              flattened_output_10|         array|
|flattened_output_10_q0        |   in|   15|   ap_memory|              flattened_output_10|         array|
|flattened_output_11_address0  |  out|    8|   ap_memory|              flattened_output_11|         array|
|flattened_output_11_ce0       |  out|    1|   ap_memory|              flattened_output_11|         array|
|flattened_output_11_q0        |   in|   15|   ap_memory|              flattened_output_11|         array|
|flattened_output_12_address0  |  out|    8|   ap_memory|              flattened_output_12|         array|
|flattened_output_12_ce0       |  out|    1|   ap_memory|              flattened_output_12|         array|
|flattened_output_12_q0        |   in|   15|   ap_memory|              flattened_output_12|         array|
|flattened_output_13_address0  |  out|    8|   ap_memory|              flattened_output_13|         array|
|flattened_output_13_ce0       |  out|    1|   ap_memory|              flattened_output_13|         array|
|flattened_output_13_q0        |   in|   15|   ap_memory|              flattened_output_13|         array|
|sum_41_out                    |  out|   16|      ap_vld|                       sum_41_out|       pointer|
|sum_41_out_ap_vld             |  out|    1|      ap_vld|                       sum_41_out|       pointer|
+------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem160 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul158 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [cnn.cpp:79]   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:80]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_37"   --->   Operation 13 'read' 'sum_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 0, i12 %j" [cnn.cpp:80]   --->   Operation 14 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_37_read, i16 %sum" [cnn.cpp:79]   --->   Operation 15 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i24 0, i24 %phi_mul158"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %phi_urem160"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147.12"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_2 = load i12 %j" [cnn.cpp:80]   --->   Operation 19 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_eq  i12 %j_2, i12 2352" [cnn.cpp:80]   --->   Operation 20 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%add_ln80 = add i12 %j_2, i12 1" [cnn.cpp:80]   --->   Operation 21 'add' 'add_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body147.12.split, void %for.end158.12.exitStub" [cnn.cpp:80]   --->   Operation 22 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul158_load = load i24 %phi_mul158" [cnn.cpp:79]   --->   Operation 23 'load' 'phi_mul158_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i12 %j_2" [cnn.cpp:81]   --->   Operation 24 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln81 = add i14 %zext_ln81, i14 11840" [cnn.cpp:81]   --->   Operation 25 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i14 %add_ln81" [cnn.cpp:81]   --->   Operation 26 'sext' 'sext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i15 %sext_ln81" [cnn.cpp:81]   --->   Operation 27 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%W1_addr = getelementptr i16 %W1, i64 0, i64 %zext_ln81_3" [cnn.cpp:81]   --->   Operation 28 'getelementptr' 'W1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.13ns)   --->   "%add_ln79 = add i24 %phi_mul158_load, i24 4682" [cnn.cpp:79]   --->   Operation 29 'add' 'add_ln79' <Predicate = (!icmp_ln80)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %phi_mul158_load, i32 16, i32 23" [cnn.cpp:79]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %tmp" [cnn.cpp:79]   --->   Operation 31 'zext' 'zext_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 32 'load' 'W1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 33 'getelementptr' 'flattened_output_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 34 'getelementptr' 'flattened_output_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 35 'getelementptr' 'flattened_output_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 36 'getelementptr' 'flattened_output_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 37 'getelementptr' 'flattened_output_4_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 38 'getelementptr' 'flattened_output_5_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 39 'getelementptr' 'flattened_output_6_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 40 'getelementptr' 'flattened_output_7_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 41 'getelementptr' 'flattened_output_8_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 42 'getelementptr' 'flattened_output_9_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 43 'getelementptr' 'flattened_output_10_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 44 'getelementptr' 'flattened_output_11_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 45 'getelementptr' 'flattened_output_12_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 46 'getelementptr' 'flattened_output_13_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 47 'load' 'flattened_output_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 48 'load' 'flattened_output_1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 49 'load' 'flattened_output_2_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 50 'load' 'flattened_output_3_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 51 [2/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 51 'load' 'flattened_output_4_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 52 'load' 'flattened_output_5_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 53 'load' 'flattened_output_6_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 54 'load' 'flattened_output_7_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 55 [2/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 55 'load' 'flattened_output_8_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 56 'load' 'flattened_output_9_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 57 'load' 'flattened_output_10_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 58 'load' 'flattened_output_11_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 59 'load' 'flattened_output_12_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 60 [2/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 60 'load' 'flattened_output_13_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %add_ln80, i12 %j" [cnn.cpp:80]   --->   Operation 61 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.46>
ST_2 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln79 = store i24 %add_ln79, i24 %phi_mul158" [cnn.cpp:79]   --->   Operation 62 'store' 'store_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%phi_urem160_load = load i12 %phi_urem160" [cnn.cpp:79]   --->   Operation 63 'load' 'phi_urem160_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%add_ln80_2 = add i12 %phi_urem160_load, i12 1" [cnn.cpp:80]   --->   Operation 64 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln80_2 = icmp_ult  i12 %add_ln80_2, i12 14" [cnn.cpp:80]   --->   Operation 65 'icmp' 'icmp_ln80_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.36ns)   --->   "%select_ln80 = select i1 %icmp_ln80_2, i12 %add_ln80_2, i12 0" [cnn.cpp:80]   --->   Operation 66 'select' 'select_ln80' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i12 %phi_urem160_load" [cnn.cpp:79]   --->   Operation 67 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 68 'load' 'W1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i16 %W1_load" [cnn.cpp:81]   --->   Operation 69 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 70 'load' 'flattened_output_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 71 'load' 'flattened_output_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 72 [1/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 72 'load' 'flattened_output_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 73 'load' 'flattened_output_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 74 [1/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 74 'load' 'flattened_output_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 75 'load' 'flattened_output_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 76 [1/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 76 'load' 'flattened_output_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 77 'load' 'flattened_output_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 78 'load' 'flattened_output_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 79 [1/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 79 'load' 'flattened_output_9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 80 [1/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 80 'load' 'flattened_output_10_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 81 [1/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 81 'load' 'flattened_output_11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 82 [1/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 82 'load' 'flattened_output_12_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 83 [1/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 83 'load' 'flattened_output_13_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 84 [1/1] (0.65ns)   --->   "%sext_ln81_s = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.14i15.i15.i4, i4 0, i15 %flattened_output_load, i4 1, i15 %flattened_output_1_load, i4 2, i15 %flattened_output_2_load, i4 3, i15 %flattened_output_3_load, i4 4, i15 %flattened_output_4_load, i4 5, i15 %flattened_output_5_load, i4 6, i15 %flattened_output_6_load, i4 7, i15 %flattened_output_7_load, i4 8, i15 %flattened_output_8_load, i4 9, i15 %flattened_output_9_load, i4 10, i15 %flattened_output_10_load, i4 11, i15 %flattened_output_11_load, i4 12, i15 %flattened_output_12_load, i4 13, i15 %flattened_output_13_load, i15 0, i4 %trunc_ln79" [cnn.cpp:81]   --->   Operation 84 'sparsemux' 'sext_ln81_s' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i15 %sext_ln81_s" [cnn.cpp:81]   --->   Operation 85 'zext' 'zext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [3/3] (1.08ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81 = mul i22 %zext_ln81_4, i22 %sext_ln81_1" [cnn.cpp:81]   --->   Operation 86 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %select_ln80, i12 %phi_urem160" [cnn.cpp:80]   --->   Operation 87 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 88 [2/3] (1.08ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81 = mul i22 %zext_ln81_4, i22 %sext_ln81_1" [cnn.cpp:81]   --->   Operation 88 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sum_load_2 = load i16 %sum" [cnn.cpp:81]   --->   Operation 89 'load' 'sum_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81 = mul i22 %zext_ln81_4, i22 %sext_ln81_1" [cnn.cpp:81]   --->   Operation 90 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln81_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_load_2, i6 0" [cnn.cpp:81]   --->   Operation 91 'bitconcatenate' 'shl_ln81_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_2 = add i22 %shl_ln81_s, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 92 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 100 'load' 'sum_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_41_out, i16 %sum_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:79]   --->   Operation 93 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352" [cnn.cpp:79]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnn.cpp:80]   --->   Operation 95 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_2 = add i22 %shl_ln81_s, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 96 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln81_2, i32 6, i32 21" [cnn.cpp:81]   --->   Operation 97 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_2, i16 %sum" [cnn.cpp:79]   --->   Operation 98 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body147.12" [cnn.cpp:80]   --->   Operation 99 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flattened_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_41_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem160              (alloca           ) [ 0111000]
phi_mul158               (alloca           ) [ 0110000]
sum                      (alloca           ) [ 0111111]
j                        (alloca           ) [ 0110000]
specinterface_ln0        (specinterface    ) [ 0000000]
sum_37_read              (read             ) [ 0000000]
store_ln80               (store            ) [ 0000000]
store_ln79               (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
j_2                      (load             ) [ 0000000]
icmp_ln80                (icmp             ) [ 0111110]
add_ln80                 (add              ) [ 0000000]
br_ln80                  (br               ) [ 0000000]
phi_mul158_load          (load             ) [ 0000000]
zext_ln81                (zext             ) [ 0000000]
add_ln81                 (add              ) [ 0000000]
sext_ln81                (sext             ) [ 0000000]
zext_ln81_3              (zext             ) [ 0000000]
W1_addr                  (getelementptr    ) [ 0101000]
add_ln79                 (add              ) [ 0000000]
tmp                      (partselect       ) [ 0000000]
zext_ln79                (zext             ) [ 0000000]
flattened_output_addr    (getelementptr    ) [ 0101000]
flattened_output_1_addr  (getelementptr    ) [ 0101000]
flattened_output_2_addr  (getelementptr    ) [ 0101000]
flattened_output_3_addr  (getelementptr    ) [ 0101000]
flattened_output_4_addr  (getelementptr    ) [ 0101000]
flattened_output_5_addr  (getelementptr    ) [ 0101000]
flattened_output_6_addr  (getelementptr    ) [ 0101000]
flattened_output_7_addr  (getelementptr    ) [ 0101000]
flattened_output_8_addr  (getelementptr    ) [ 0101000]
flattened_output_9_addr  (getelementptr    ) [ 0101000]
flattened_output_10_addr (getelementptr    ) [ 0101000]
flattened_output_11_addr (getelementptr    ) [ 0101000]
flattened_output_12_addr (getelementptr    ) [ 0101000]
flattened_output_13_addr (getelementptr    ) [ 0101000]
store_ln80               (store            ) [ 0000000]
store_ln79               (store            ) [ 0000000]
phi_urem160_load         (load             ) [ 0000000]
add_ln80_2               (add              ) [ 0000000]
icmp_ln80_2              (icmp             ) [ 0000000]
select_ln80              (select           ) [ 0000000]
trunc_ln79               (trunc            ) [ 0000000]
W1_load                  (load             ) [ 0000000]
sext_ln81_1              (sext             ) [ 0100110]
flattened_output_load    (load             ) [ 0000000]
flattened_output_1_load  (load             ) [ 0000000]
flattened_output_2_load  (load             ) [ 0000000]
flattened_output_3_load  (load             ) [ 0000000]
flattened_output_4_load  (load             ) [ 0000000]
flattened_output_5_load  (load             ) [ 0000000]
flattened_output_6_load  (load             ) [ 0000000]
flattened_output_7_load  (load             ) [ 0000000]
flattened_output_8_load  (load             ) [ 0000000]
flattened_output_9_load  (load             ) [ 0000000]
flattened_output_10_load (load             ) [ 0000000]
flattened_output_11_load (load             ) [ 0000000]
flattened_output_12_load (load             ) [ 0000000]
flattened_output_13_load (load             ) [ 0000000]
sext_ln81_s              (sparsemux        ) [ 0000000]
zext_ln81_4              (zext             ) [ 0100110]
store_ln80               (store            ) [ 0000000]
sum_load_2               (load             ) [ 0000000]
mul_ln81                 (mul              ) [ 0100001]
shl_ln81_s               (bitconcatenate   ) [ 0100001]
specpipeline_ln79        (specpipeline     ) [ 0000000]
speclooptripcount_ln79   (speclooptripcount) [ 0000000]
specloopname_ln80        (specloopname     ) [ 0000000]
add_ln81_2               (add              ) [ 0000000]
sum_2                    (partselect       ) [ 0000000]
store_ln79               (store            ) [ 0000000]
br_ln80                  (br               ) [ 0000000]
sum_load                 (load             ) [ 0000000]
write_ln0                (write            ) [ 0000000]
ret_ln0                  (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_37">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_37"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flattened_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flattened_output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flattened_output_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flattened_output_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flattened_output_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flattened_output_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="flattened_output_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flattened_output_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="flattened_output_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="flattened_output_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="flattened_output_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="flattened_output_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="flattened_output_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="flattened_output_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattened_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sum_41_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_41_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.14i15.i15.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="phi_urem160_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem160/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_mul158_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul158/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum_37_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_37_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="W1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="15" slack="0"/>
<pin id="157" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W1_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="flattened_output_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="flattened_output_1_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_1_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="flattened_output_2_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_2_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="flattened_output_3_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_3_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="flattened_output_4_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_4_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="flattened_output_5_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_5_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="flattened_output_6_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_6_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="flattened_output_7_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_7_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="flattened_output_8_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_8_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="flattened_output_9_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_9_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="flattened_output_10_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_10_addr/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="flattened_output_11_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_11_addr/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="flattened_output_12_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_12_addr/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="flattened_output_13_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="15" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flattened_output_13_addr/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_1_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_2_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_3_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_4_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_5_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_6_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_7_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_8_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_9_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_10_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_11_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_12_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flattened_output_13_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln80_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln79_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="24" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="j_2_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln80_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln80_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="phi_mul158_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul158_load/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln81_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln81_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="14" slack="0"/>
<pin id="393" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln81_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln81_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln79_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="24" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="0"/>
<pin id="408" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="24" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln79_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln80_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="0" index="1" bw="12" slack="1"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln79_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="0" index="1" bw="24" slack="1"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="phi_urem160_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="2"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem160_load/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln80_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln80_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="12" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln80_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="0" index="2" bw="12" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln79_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln81_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln81_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="15" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="0" index="4" bw="15" slack="0"/>
<pin id="486" dir="0" index="5" bw="3" slack="0"/>
<pin id="487" dir="0" index="6" bw="15" slack="0"/>
<pin id="488" dir="0" index="7" bw="3" slack="0"/>
<pin id="489" dir="0" index="8" bw="15" slack="0"/>
<pin id="490" dir="0" index="9" bw="4" slack="0"/>
<pin id="491" dir="0" index="10" bw="15" slack="0"/>
<pin id="492" dir="0" index="11" bw="4" slack="0"/>
<pin id="493" dir="0" index="12" bw="15" slack="0"/>
<pin id="494" dir="0" index="13" bw="4" slack="0"/>
<pin id="495" dir="0" index="14" bw="15" slack="0"/>
<pin id="496" dir="0" index="15" bw="4" slack="0"/>
<pin id="497" dir="0" index="16" bw="15" slack="0"/>
<pin id="498" dir="0" index="17" bw="4" slack="0"/>
<pin id="499" dir="0" index="18" bw="15" slack="0"/>
<pin id="500" dir="0" index="19" bw="4" slack="0"/>
<pin id="501" dir="0" index="20" bw="15" slack="0"/>
<pin id="502" dir="0" index="21" bw="4" slack="0"/>
<pin id="503" dir="0" index="22" bw="15" slack="0"/>
<pin id="504" dir="0" index="23" bw="4" slack="0"/>
<pin id="505" dir="0" index="24" bw="15" slack="0"/>
<pin id="506" dir="0" index="25" bw="3" slack="0"/>
<pin id="507" dir="0" index="26" bw="15" slack="0"/>
<pin id="508" dir="0" index="27" bw="3" slack="0"/>
<pin id="509" dir="0" index="28" bw="15" slack="0"/>
<pin id="510" dir="0" index="29" bw="1" slack="0"/>
<pin id="511" dir="0" index="30" bw="4" slack="0"/>
<pin id="512" dir="1" index="31" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sext_ln81_s/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln81_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_4/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln80_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="2"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sum_load_2_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="4"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_2/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="shl_ln81_s_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="22" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln81_s/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sum_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="22" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_2/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln79_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="5"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sum_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="4"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/5 "/>
</bind>
</comp>

<comp id="582" class="1007" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="0" index="2" bw="22" slack="0"/>
<pin id="586" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/3 add_ln81_2/5 "/>
</bind>
</comp>

<comp id="591" class="1005" name="phi_urem160_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem160 "/>
</bind>
</comp>

<comp id="598" class="1005" name="phi_mul158_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="24" slack="0"/>
<pin id="600" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul158 "/>
</bind>
</comp>

<comp id="605" class="1005" name="sum_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln80_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="3"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="624" class="1005" name="W1_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W1_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="flattened_output_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="flattened_output_1_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_1_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="flattened_output_2_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_2_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="flattened_output_3_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_3_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="flattened_output_4_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_4_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="flattened_output_5_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_5_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="flattened_output_6_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_6_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="flattened_output_7_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_7_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="flattened_output_8_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_8_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="flattened_output_9_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_9_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="flattened_output_10_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_10_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="flattened_output_11_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_11_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="flattened_output_12_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_12_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="flattened_output_13_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flattened_output_13_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="sext_ln81_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="22" slack="1"/>
<pin id="701" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="zext_ln81_4_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="22" slack="1"/>
<pin id="706" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81_4 "/>
</bind>
</comp>

<comp id="709" class="1005" name="shl_ln81_s_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="22" slack="1"/>
<pin id="711" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln81_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="122" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="166" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="173" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="180" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="187" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="194" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="201" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="208" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="215" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="222" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="229" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="236" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="243" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="250" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="257" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="140" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="368" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="409"><net_src comp="383" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="383" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="433"><net_src comp="421" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="435"><net_src comp="421" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="436"><net_src comp="421" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="437"><net_src comp="421" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="438"><net_src comp="421" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="443"><net_src comp="377" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="405" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="449" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="160" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="515"><net_src comp="264" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="517"><net_src comp="270" pin="3"/><net_sink comp="480" pin=4"/></net>

<net id="518"><net_src comp="76" pin="0"/><net_sink comp="480" pin=5"/></net>

<net id="519"><net_src comp="276" pin="3"/><net_sink comp="480" pin=6"/></net>

<net id="520"><net_src comp="78" pin="0"/><net_sink comp="480" pin=7"/></net>

<net id="521"><net_src comp="282" pin="3"/><net_sink comp="480" pin=8"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="480" pin=9"/></net>

<net id="523"><net_src comp="288" pin="3"/><net_sink comp="480" pin=10"/></net>

<net id="524"><net_src comp="82" pin="0"/><net_sink comp="480" pin=11"/></net>

<net id="525"><net_src comp="294" pin="3"/><net_sink comp="480" pin=12"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="480" pin=13"/></net>

<net id="527"><net_src comp="300" pin="3"/><net_sink comp="480" pin=14"/></net>

<net id="528"><net_src comp="86" pin="0"/><net_sink comp="480" pin=15"/></net>

<net id="529"><net_src comp="306" pin="3"/><net_sink comp="480" pin=16"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="480" pin=17"/></net>

<net id="531"><net_src comp="312" pin="3"/><net_sink comp="480" pin=18"/></net>

<net id="532"><net_src comp="90" pin="0"/><net_sink comp="480" pin=19"/></net>

<net id="533"><net_src comp="318" pin="3"/><net_sink comp="480" pin=20"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="480" pin=21"/></net>

<net id="535"><net_src comp="324" pin="3"/><net_sink comp="480" pin=22"/></net>

<net id="536"><net_src comp="94" pin="0"/><net_sink comp="480" pin=23"/></net>

<net id="537"><net_src comp="330" pin="3"/><net_sink comp="480" pin=24"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="480" pin=25"/></net>

<net id="539"><net_src comp="336" pin="3"/><net_sink comp="480" pin=26"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="480" pin=27"/></net>

<net id="541"><net_src comp="342" pin="3"/><net_sink comp="480" pin=28"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="480" pin=29"/></net>

<net id="543"><net_src comp="472" pin="1"/><net_sink comp="480" pin=30"/></net>

<net id="547"><net_src comp="480" pin="31"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="464" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="561"><net_src comp="102" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="104" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="118" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="564" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="587"><net_src comp="544" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="476" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="556" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="590"><net_src comp="582" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="594"><net_src comp="124" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="601"><net_src comp="128" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="608"><net_src comp="132" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="616"><net_src comp="136" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="623"><net_src comp="371" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="153" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="632"><net_src comp="166" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="637"><net_src comp="173" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="642"><net_src comp="180" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="647"><net_src comp="187" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="652"><net_src comp="194" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="657"><net_src comp="201" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="662"><net_src comp="208" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="667"><net_src comp="215" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="672"><net_src comp="222" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="677"><net_src comp="229" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="682"><net_src comp="236" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="687"><net_src comp="243" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="692"><net_src comp="250" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="697"><net_src comp="257" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="702"><net_src comp="476" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="707"><net_src comp="544" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="712"><net_src comp="556" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="582" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W1 | {}
	Port: sum_41_out | {5 }
 - Input state : 
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : sum_37 | {1 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : W1 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_1 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_2 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_3 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_4 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_5 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_6 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_7 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_8 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_9 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_10 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_11 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_12 | {2 3 }
	Port: cnn_Pipeline_VITIS_LOOP_80_1443 : flattened_output_13 | {2 3 }
  - Chain level:
	State 1
		store_ln80 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		zext_ln81 : 1
		add_ln81 : 2
		sext_ln81 : 3
		zext_ln81_3 : 4
		W1_addr : 5
		add_ln79 : 1
		tmp : 1
		zext_ln79 : 2
		W1_load : 6
		flattened_output_addr : 3
		flattened_output_1_addr : 3
		flattened_output_2_addr : 3
		flattened_output_3_addr : 3
		flattened_output_4_addr : 3
		flattened_output_5_addr : 3
		flattened_output_6_addr : 3
		flattened_output_7_addr : 3
		flattened_output_8_addr : 3
		flattened_output_9_addr : 3
		flattened_output_10_addr : 3
		flattened_output_11_addr : 3
		flattened_output_12_addr : 3
		flattened_output_13_addr : 3
		flattened_output_load : 4
		flattened_output_1_load : 4
		flattened_output_2_load : 4
		flattened_output_3_load : 4
		flattened_output_4_load : 4
		flattened_output_5_load : 4
		flattened_output_6_load : 4
		flattened_output_7_load : 4
		flattened_output_8_load : 4
		flattened_output_9_load : 4
		flattened_output_10_load : 4
		flattened_output_11_load : 4
		flattened_output_12_load : 4
		flattened_output_13_load : 4
		store_ln80 : 2
		store_ln79 : 2
	State 3
		add_ln80_2 : 1
		icmp_ln80_2 : 2
		select_ln80 : 3
		trunc_ln79 : 1
		sext_ln81_1 : 1
		sext_ln81_s : 2
		zext_ln81_4 : 3
		mul_ln81 : 4
		store_ln80 : 4
	State 4
	State 5
		shl_ln81_s : 1
		add_ln81_2 : 2
		write_ln0 : 1
	State 6
		sum_2 : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln80_fu_377     |    0    |    0    |    19   |
|    add   |     add_ln81_fu_390     |    0    |    0    |    21   |
|          |     add_ln79_fu_405     |    0    |    0    |    31   |
|          |    add_ln80_2_fu_452    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
| sparsemux|    sext_ln81_s_fu_480   |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln80_fu_371    |    0    |    0    |    19   |
|          |    icmp_ln80_2_fu_458   |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln80_fu_464   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_582       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | sum_37_read_read_fu_140 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_146 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln81_fu_386    |    0    |    0    |    0    |
|   zext   |    zext_ln81_3_fu_400   |    0    |    0    |    0    |
|          |     zext_ln79_fu_421    |    0    |    0    |    0    |
|          |    zext_ln81_4_fu_544   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln81_fu_396    |    0    |    0    |    0    |
|          |    sext_ln81_1_fu_476   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_411       |    0    |    0    |    0    |
|          |       sum_2_fu_564      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln79_fu_472    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    shl_ln81_s_fu_556    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   205   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         W1_addr_reg_624        |   16   |
|flattened_output_10_addr_reg_679|    8   |
|flattened_output_11_addr_reg_684|    8   |
|flattened_output_12_addr_reg_689|    8   |
|flattened_output_13_addr_reg_694|    8   |
| flattened_output_1_addr_reg_634|    8   |
| flattened_output_2_addr_reg_639|    8   |
| flattened_output_3_addr_reg_644|    8   |
| flattened_output_4_addr_reg_649|    8   |
| flattened_output_5_addr_reg_654|    8   |
| flattened_output_6_addr_reg_659|    8   |
| flattened_output_7_addr_reg_664|    8   |
| flattened_output_8_addr_reg_669|    8   |
| flattened_output_9_addr_reg_674|    8   |
|  flattened_output_addr_reg_629 |    8   |
|        icmp_ln80_reg_620       |    1   |
|            j_reg_613           |   12   |
|       phi_mul158_reg_598       |   24   |
|       phi_urem160_reg_591      |   12   |
|       sext_ln81_1_reg_699      |   22   |
|       shl_ln81_s_reg_709       |   22   |
|           sum_reg_605          |   16   |
|       zext_ln81_4_reg_704      |   22   |
+--------------------------------+--------+
|              Total             |   259  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_160 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_582    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_582    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   333  || 7.86214 ||   158   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   205  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   158  |
|  Register |    -   |    -   |   259  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   259  |   363  |
+-----------+--------+--------+--------+--------+
