<html><head><title>Icestorm: XAFLAG measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>XAFLAG</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  xaflag</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td></tr></thead><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  xaflag</pre><p>(non-fused SUB/CBNZ loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10207</td><td>254583</td><td>10211</td><td>10214</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10029</td><td>255005</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag
  ands xzr, xzr, xzr
  xaflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7888</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160204</td><td>63319</td><td>160114</td><td>160114</td><td>160120</td><td>688162</td><td>160118</td><td>160218</td><td>80211</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63118</td><td>160119</td><td>160119</td><td>160124</td><td>690371</td><td>160118</td><td>160218</td><td>80210</td><td>160015</td><td>100</td></tr><tr><td>160204</td><td>63111</td><td>160111</td><td>160111</td><td>160115</td><td>689285</td><td>160118</td><td>160220</td><td>80210</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63155</td><td>160115</td><td>160115</td><td>160120</td><td>687735</td><td>160118</td><td>160220</td><td>80208</td><td>160010</td><td>100</td></tr><tr><td>160205</td><td>63125</td><td>160148</td><td>160148</td><td>160158</td><td>673376</td><td>160157</td><td>160259</td><td>80209</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63098</td><td>160112</td><td>160112</td><td>160118</td><td>691935</td><td>160118</td><td>160220</td><td>80210</td><td>160014</td><td>100</td></tr><tr><td>160204</td><td>63127</td><td>160115</td><td>160115</td><td>160120</td><td>690012</td><td>160118</td><td>160220</td><td>80210</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63103</td><td>160111</td><td>160111</td><td>160115</td><td>689825</td><td>160118</td><td>160218</td><td>80210</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63214</td><td>160115</td><td>160115</td><td>160120</td><td>688959</td><td>160120</td><td>160220</td><td>80211</td><td>160016</td><td>100</td></tr><tr><td>160204</td><td>63085</td><td>160114</td><td>160114</td><td>160118</td><td>686797</td><td>160118</td><td>160220</td><td>80208</td><td>160011</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7825</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>? fp/simd (ee)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160024</td><td>64444</td><td>160023</td><td>160023</td><td>160030</td><td>697932</td><td>160030</td><td>160042</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>63143</td><td>160011</td><td>160011</td><td>160010</td><td>671716</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62547</td><td>160011</td><td>160011</td><td>160010</td><td>672043</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62551</td><td>160011</td><td>160011</td><td>160010</td><td>672043</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62588</td><td>160011</td><td>160011</td><td>160010</td><td>671907</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62460</td><td>160011</td><td>160011</td><td>160010</td><td>671930</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160025</td><td>62625</td><td>160059</td><td>160059</td><td>160064</td><td>671989</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62534</td><td>160011</td><td>160011</td><td>160010</td><td>671974</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62600</td><td>160011</td><td>160011</td><td>160010</td><td>673107</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>62533</td><td>160011</td><td>160011</td><td>160010</td><td>671504</td><td>160010</td><td>160020</td><td>80020</td><td>0</td><td>160001</td><td>0</td><td>0</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 4</p><p>Code:</p><pre>  fcmp s0, s0
  xaflag
  xaflag
  xaflag
  xaflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5997</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue fp/simd (54)</td><td>~dispatch int (56)</td><td>~dispatch fp/simd (57)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>huge thing fp/simd (5b)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map op fp/simd (7e)</td><td>~map lookup int (7f)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50204</td><td>23999</td><td>50105</td><td>40102</td><td>10003</td><td>40109</td><td>10003</td><td>0</td><td>314854</td><td>0</td><td>40017</td><td>50118</td><td>40214</td><td>0</td><td>10004</td><td>40214</td><td>20008</td><td>40003</td><td>100</td></tr><tr><td>50204</td><td>23981</td><td>50106</td><td>40103</td><td>10003</td><td>40114</td><td>10004</td><td>0</td><td>315548</td><td>0</td><td>40017</td><td>50116</td><td>40212</td><td>0</td><td>10004</td><td>40209</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24001</td><td>50105</td><td>40102</td><td>10003</td><td>40109</td><td>10003</td><td>0</td><td>315434</td><td>0</td><td>40012</td><td>50112</td><td>40209</td><td>0</td><td>10003</td><td>40209</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24013</td><td>50104</td><td>40101</td><td>10003</td><td>40112</td><td>10004</td><td>0</td><td>315354</td><td>0</td><td>40017</td><td>50116</td><td>40212</td><td>0</td><td>10004</td><td>40212</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>23991</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>0</td><td>315511</td><td>0</td><td>40018</td><td>50116</td><td>40212</td><td>0</td><td>10004</td><td>40209</td><td>20006</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>23982</td><td>50109</td><td>40105</td><td>10004</td><td>40116</td><td>10004</td><td>0</td><td>315684</td><td>0</td><td>40044</td><td>50152</td><td>40241</td><td>0</td><td>10011</td><td>40209</td><td>20006</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>24004</td><td>50106</td><td>40103</td><td>10003</td><td>40112</td><td>10004</td><td>0</td><td>315388</td><td>0</td><td>40018</td><td>50116</td><td>40212</td><td>0</td><td>10004</td><td>40209</td><td>20006</td><td>40003</td><td>100</td></tr><tr><td>50204</td><td>23990</td><td>50104</td><td>40101</td><td>10003</td><td>40112</td><td>10004</td><td>0</td><td>314865</td><td>0</td><td>40012</td><td>50112</td><td>40209</td><td>0</td><td>10003</td><td>40209</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>23983</td><td>50106</td><td>40103</td><td>10003</td><td>40112</td><td>10004</td><td>0</td><td>314936</td><td>0</td><td>40016</td><td>50120</td><td>40216</td><td>0</td><td>10004</td><td>40209</td><td>20006</td><td>40003</td><td>100</td></tr><tr><td>50204</td><td>23993</td><td>50103</td><td>40101</td><td>10002</td><td>40109</td><td>10003</td><td>0</td><td>315704</td><td>0</td><td>40012</td><td>50112</td><td>40209</td><td>0</td><td>10003</td><td>40209</td><td>20006</td><td>40001</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5997</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue fp/simd (54)</td><td>~dispatch int (56)</td><td>~dispatch fp/simd (57)</td><td>huge thing int (59)</td><td>huge thing fp/simd (5b)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op fp/simd (7e)</td><td>~map lookup int (7f)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50024</td><td>24058</td><td>50017</td><td>40014</td><td>10003</td><td>40022</td><td>10004</td><td>316490</td><td>40017</td><td>50028</td><td>40034</td><td>10004</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24001</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315966</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23991</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315065</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23975</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315925</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24002</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>317033</td><td>40028</td><td>50048</td><td>40051</td><td>10007</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23981</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315628</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24017</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316681</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24015</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315457</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50025</td><td>23983</td><td>50053</td><td>40042</td><td>10011</td><td>40052</td><td>10011</td><td>315747</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23982</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316141</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 7</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  xaflag
  xaflag
  xaflag
  xaflag
  xaflag
  xaflag
  xaflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5567</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>80204</td><td>39036</td><td>80103</td><td>80103</td><td>80114</td><td>549618</td><td>80114</td><td>80214</td><td>70209</td><td>80005</td><td>100</td></tr><tr><td>80204</td><td>38935</td><td>80110</td><td>80110</td><td>80115</td><td>549186</td><td>80114</td><td>80216</td><td>70207</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38941</td><td>80104</td><td>80104</td><td>80114</td><td>546244</td><td>80115</td><td>80215</td><td>70214</td><td>80007</td><td>100</td></tr><tr><td>80204</td><td>38959</td><td>80104</td><td>80104</td><td>80111</td><td>550642</td><td>80114</td><td>80216</td><td>70214</td><td>80007</td><td>100</td></tr><tr><td>80205</td><td>39007</td><td>80136</td><td>80136</td><td>80151</td><td>551288</td><td>80111</td><td>80212</td><td>70210</td><td>80002</td><td>100</td></tr><tr><td>80204</td><td>38986</td><td>80104</td><td>80104</td><td>80114</td><td>549324</td><td>80108</td><td>80208</td><td>70207</td><td>80003</td><td>100</td></tr><tr><td>80204</td><td>38980</td><td>80103</td><td>80103</td><td>80111</td><td>550481</td><td>80111</td><td>80212</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38907</td><td>80104</td><td>80104</td><td>80108</td><td>548872</td><td>80114</td><td>80216</td><td>70210</td><td>80005</td><td>100</td></tr><tr><td>80204</td><td>38939</td><td>80102</td><td>80102</td><td>80111</td><td>548844</td><td>80114</td><td>80216</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38969</td><td>80103</td><td>80103</td><td>80114</td><td>548885</td><td>80114</td><td>80216</td><td>70207</td><td>80003</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5555</p><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~dispatch int (56)</td><td>huge thing int (59)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map lookup int (7f)</td><td>? int output thing (e9)</td><td>gpr retires (ef)</td></tr></thead><tr><td>80024</td><td>39138</td><td>80029</td><td>80029</td><td>80039</td><td>550104</td><td>80046</td><td>80046</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38933</td><td>80021</td><td>80021</td><td>80020</td><td>546646</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38844</td><td>80021</td><td>80021</td><td>80020</td><td>545914</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38980</td><td>80021</td><td>80021</td><td>80020</td><td>546911</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38860</td><td>80021</td><td>80021</td><td>80020</td><td>546182</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38938</td><td>80021</td><td>80021</td><td>80020</td><td>546355</td><td>80077</td><td>80078</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38855</td><td>80021</td><td>80021</td><td>80020</td><td>546416</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38847</td><td>80021</td><td>80021</td><td>80020</td><td>545123</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38904</td><td>80021</td><td>80021</td><td>80020</td><td>547214</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38894</td><td>80021</td><td>80021</td><td>80020</td><td>546691</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr></table></div></div></div></div></body></html>