$date
	Sun Oct 23 08:41:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#64089
b100 !
1"
#64090
b100 &
b100 %
1$
#64091
0"
#64094
b10 &
b10 %
#64098
b1 &
b1 %
1#
#64102
b0 &
0#
b0 %
0$
#1118435
b10011 !
1"
#1118438
b10011 &
b10011 %
1$
#1118439
0"
#1118442
b111010 &
b111010 %
#1118446
b11101 &
b11101 %
#1118450
b1011000 &
b1011000 %
#1118454
b101100 &
b101100 %
#1118458
b10110 &
b10110 %
#1118462
b1011 &
b1011 %
#1118466
b100010 &
b100010 %
#1118470
b10001 &
b10001 %
#1118474
b110100 &
b110100 %
#1118478
b11010 &
b11010 %
#1118482
b1101 &
b1101 %
#1118486
b101000 &
b101000 %
#1118490
b10100 &
b10100 %
#1118494
b1010 &
b1010 %
#1118498
b101 &
b101 %
#1118502
b10000 &
b10000 %
#1118506
b1000 &
b1000 %
#1118510
b100 &
b100 %
#1118514
b10 &
b10 %
#1118518
b1 &
1#
b1 %
#1118522
b0 &
b0 %
0#
0$
#2049124
b1 !
1"
#2049126
b1 &
b1 %
1$
#2049127
0"
#2049130
1#
#2049134
b0 &
0#
b0 %
0$
#4500012
