<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\gowin_rpll\cmos_pll.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\i2c_config.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_bit_ctrl.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_byte_ctrl.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_defines.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_top.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\i2c_master\timescale.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\lut_ov5640_rgb565_480_272.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\top.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\gowin_pll\gowin_pll.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\gowin_pll400M\gowin_pll400M.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\gowin_pll_200M\gowin_pll_200M.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\gw_jtag.v<br>
D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 09 23:54:58 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.716s, Peak memory usage = 864.188MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.093s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.257s, Peak memory usage = 864.188MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 864.188MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.144s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.201s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 10s, Peak memory usage = 864.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.161s, Peak memory usage = 864.188MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 864.188MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 5s, Elapsed time = 0h 0m 11s, Peak memory usage = 864.188MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>437</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>301</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1183</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>109</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>231</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>843</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1230(1200 LUT, 30 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>437 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>437 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>11 / 340</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n31_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n31_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/n15_s2/O </td>
</tr>
<tr>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>163.2(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_vsync</td>
<td>100.0(MHz)</td>
<td>539.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>gw_gao_inst_0/u_icon_top/n31_6</td>
<td>100.0(MHz)</td>
<td>458.7(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>206.3(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.341</td>
<td>0.841</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.533</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td>10.955</td>
<td>-0.058</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>5.880</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>10.955</td>
<td>-0.058</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.688, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.688, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/I2</td>
</tr>
<tr>
<td>4.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/F</td>
</tr>
<tr>
<td>4.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s1/I2</td>
</tr>
<tr>
<td>4.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s1/F</td>
</tr>
<tr>
<td>5.057</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/I1</td>
</tr>
<tr>
<td>5.625</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/F</td>
</tr>
<tr>
<td>5.831</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>10.983</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.957, 61.824%; route: 1.444, 30.180%; tC2Q: 0.382, 7.996%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n282_s2/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n282_s2/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n278_s2/I1</td>
</tr>
<tr>
<td>3.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n278_s2/F</td>
</tr>
<tr>
<td>3.690</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s3/I3</td>
</tr>
<tr>
<td>3.978</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s3/F</td>
</tr>
<tr>
<td>4.185</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s4/I1</td>
</tr>
<tr>
<td>4.752</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s4/F</td>
</tr>
<tr>
<td>4.958</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/I1</td>
</tr>
<tr>
<td>5.526</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>10.983</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.859, 61.020%; route: 1.444, 30.816%; tC2Q: 0.382, 8.164%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/I2</td>
</tr>
<tr>
<td>4.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/F</td>
</tr>
<tr>
<td>4.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s1/I3</td>
</tr>
<tr>
<td>4.632</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s1/F</td>
</tr>
<tr>
<td>4.838</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/I1</td>
</tr>
<tr>
<td>5.406</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/F</td>
</tr>
<tr>
<td>5.612</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>107</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>10.983</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.739, 59.994%; route: 1.444, 31.627%; tC2Q: 0.382, 8.379%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
