{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 16:43:43 2010 " "Info: Processing started: Tue Jul 13 16:43:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one_DE2_to_another -c one_DE2_to_another " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off one_DE2_to_another -c one_DE2_to_another" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "one_DE2_to_another.v(138) " "Warning (10275): Verilog HDL Module Instantiation warning at one_DE2_to_another.v(138): ignored dangling comma in List of Port Connections" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_DE2_to_another.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one_DE2_to_another.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_DE2_to_another " "Info: Found entity 1: one_DE2_to_another" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Info: Found entity 1: read_data" {  } { { "read_data.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/read_data.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_HexDisplay.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file DE2_HexDisplay.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_maker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_maker " "Info: Found entity 1: clock_maker" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/clock_maker.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_program.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_program " "Info: Found entity 1: data_program" {  } { { "data_program.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/data_program.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safety_trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file safety_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 safety_trigger " "Info: Found entity 1: safety_trigger" {  } { { "safety_trigger.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/safety_trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_DE2_to_another " "Info: Elaborating entity \"one_DE2_to_another\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "safety_trigger safety_trigger:trigger_shoot " "Info: Elaborating entity \"safety_trigger\" for hierarchy \"safety_trigger:trigger_shoot\"" {  } { { "one_DE2_to_another.v" "trigger_shoot" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_maker clock_maker:clock_outputting " "Info: Elaborating entity \"clock_maker\" for hierarchy \"clock_maker:clock_outputting\"" {  } { { "one_DE2_to_another.v" "clock_outputting" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_program data_program:sending_out_the_data " "Info: Elaborating entity \"data_program\" for hierarchy \"data_program:sending_out_the_data\"" {  } { { "one_DE2_to_another.v" "sending_out_the_data" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:data_been_read " "Info: Elaborating entity \"read_data\" for hierarchy \"read_data:data_been_read\"" {  } { { "one_DE2_to_another.v" "data_been_read" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_data_1_bit " "Warning: No output dependent on input pin \"input_data_1_bit\"" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 83 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_ctrl_input " "Warning: No output dependent on input pin \"data_ctrl_input\"" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 86 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Info: Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Info: Implemented 154 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 16:43:46 2010 " "Info: Processing ended: Tue Jul 13 16:43:46 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
