<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-310"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/PACKUSDW"></a><title>PACKUSDW</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>May 2018</li></ul></nav></header><h1>PACKUSDW
		&mdash; Pack with Unsigned Saturation</h1>

<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>66 0F 38 2B /r PACKUSDW <em>xmm1, xmm2/m128</em></td>
<td>A</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Convert 4 packed signed doubleword integers from <em>xmm1</em> and 4 packed signed doubleword integers from <em>xmm2/m128</em> into 8 packed unsigned word integers in <em>xmm1</em> using unsigned saturation.</td></tr>
<tr>
<td>VEX.NDS.128.66.0F38 2B /r VPACKUSDW <em>xmm1,xmm2, xmm3/m128</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert 4 packed signed doubleword integers from <em>xmm2</em> and 4 packed signed doubleword integers from <em>xmm3/m128</em> into 8 packed unsigned word integers in <em>xmm1</em> using unsigned saturation.</td></tr>
<tr>
<td>VEX.NDS.256.66.0F38 2B /r VPACKUSDW <em>ymm1, ymm2, ymm3/m256</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX2</td>
<td>Convert 8 packed signed doubleword integers from <em>ymm2</em> and 8 packed signed doubleword integers from <em>ymm3/m256</em> into 16 packed unsigned word integers in <em>ymm1</em> using unsigned saturation.</td></tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 2B /r VPACKUSDW <em>xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Convert packed signed doubleword integers from xmm2 and packed signed doubleword integers from xmm3/m128/m32bcst into packed unsigned word integers in xmm1 using unsigned saturation under writemask k1.</td></tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 2B /r VPACKUSDW <em>ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Convert packed signed doubleword integers from ymm2 and packed signed doubleword integers from ymm3/m256/m32bcst into packed unsigned word integers in ymm1 using unsigned saturation under writemask k1.</td></tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 2B /r VPACKUSDW <em>zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Convert packed signed doubleword integers from <em>zmm2</em> and packed signed doubleword integers from <em>zmm3/m512/m32bcst</em> into packed unsigned word integers in <em>zmm1</em> using unsigned saturation under writemask k1.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="PACKUSDW.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Tuple Type</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>C</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></tbody></table>
<h3 id="description">Description<a class="anchor" href="PACKUSDW.html#description">
			&para;
		</a></h3>
<p>Converts packed signed doubleword integers in the first and second source operands into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000H), the saturated unsigned word integer value of FFFFH or 0000H, respectively, is stored in the destination.</p>
<p>EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, updated conditionally under the writemask k1.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed.</p>
<p>VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.</p>
<p>128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding destination register destination are unmodified.</p>
<h3 id="operation">Operation<a class="anchor" href="PACKUSDW.html#operation">
			&para;
		</a></h3>
<h4 id="packusdw--legacy-sse-instruction-">PACKUSDW (Legacy SSE instruction)<a class="anchor" href="PACKUSDW.html#packusdw--legacy-sse-instruction-">
			&para;
		</a></h4>
<pre>TMP[15:0]&larr;(DEST[31:0] &lt; 0) ? 0 : DEST[15:0];
DEST[15:0]&larr;(DEST[31:0] &gt; FFFFH) ? FFFFH : TMP[15:0] ;
TMP[31:16]&larr;(DEST[63:32] &lt; 0) ? 0 : DEST[47:32];
DEST[31:16]&larr;(DEST[63:32] &gt; FFFFH) ? FFFFH : TMP[31:16] ;
TMP[47:32]&larr;(DEST[95:64] &lt; 0) ? 0 : DEST[79:64];
DEST[47:32]&larr;(DEST[95:64] &gt; FFFFH) ? FFFFH : TMP[47:32] ;
TMP[63:48]&larr;(DEST[127:96] &lt; 0) ? 0 : DEST[111:96];
DEST[63:48]&larr;(DEST[127:96] &gt; FFFFH) ? FFFFH : TMP[63:48] ;
TMP[79:64]&larr;(SRC[31:0] &lt; 0) ? 0 : SRC[15:0];
DEST[79:64]&larr;(SRC[31:0] &gt; FFFFH) ? FFFFH : TMP[79:64] ;
TMP[95:80]&larr;(SRC[63:32] &lt; 0) ? 0 : SRC[47:32];
DEST[95:80]&larr;(SRC[63:32] &gt; FFFFH) ? FFFFH : TMP[95:80] ;
TMP[111:96]&larr;(SRC[95:64] &lt; 0) ? 0 : SRC[79:64];
DEST[111:96]&larr;(SRC[95:64] &gt; FFFFH) ? FFFFH : TMP[111:96] ;
TMP[127:112]&larr;(SRC[127:96] &lt; 0) ? 0 : SRC[111:96];
DEST[127:112]&larr;(SRC[127:96] &gt; FFFFH) ? FFFFH : TMP[127:112] ;
DEST[MAXVL-1:128] (Unmodified)
</pre>
<h4 id="packusdw--vex-128-encoded-version-">PACKUSDW (VEX.128 encoded version)<a class="anchor" href="PACKUSDW.html#packusdw--vex-128-encoded-version-">
			&para;
		</a></h4>
<pre>TMP[15:0]&larr;(SRC1[31:0] &lt; 0) ? 0 : SRC1[15:0];
DEST[15:0]&larr;(SRC1[31:0] &gt; FFFFH) ? FFFFH : TMP[15:0] ;
TMP[31:16]&larr;(SRC1[63:32] &lt; 0) ? 0 : SRC1[47:32];
DEST[31:16]&larr;(SRC1[63:32] &gt; FFFFH) ? FFFFH : TMP[31:16] ;
TMP[47:32]&larr;(SRC1[95:64] &lt; 0) ? 0 : SRC1[79:64];
DEST[47:32]&larr;(SRC1[95:64] &gt; FFFFH) ? FFFFH : TMP[47:32] ;
TMP[63:48]&larr;(SRC1[127:96] &lt; 0) ? 0 : SRC1[111:96];
DEST[63:48]&larr;(SRC1[127:96] &gt; FFFFH) ? FFFFH : TMP[63:48] ;
TMP[79:64]&larr;(SRC2[31:0] &lt; 0) ? 0 : SRC2[15:0];
DEST[79:64]&larr;(SRC2[31:0] &gt; FFFFH) ? FFFFH : TMP[79:64] ;
TMP[95:80]&larr;(SRC2[63:32] &lt; 0) ? 0 : SRC2[47:32];
DEST[95:80]&larr;(SRC2[63:32] &gt; FFFFH) ? FFFFH : TMP[95:80] ;
TMP[111:96]&larr;(SRC2[95:64] &lt; 0) ? 0 : SRC2[79:64];
DEST[111:96]&larr;(SRC2[95:64] &gt; FFFFH) ? FFFFH : TMP[111:96] ;
TMP[127:112]&larr;(SRC2[127:96] &lt; 0) ? 0 : SRC2[111:96];
DEST[127:112]&larr;(SRC2[127:96] &gt; FFFFH) ? FFFFH : TMP[127:112];
DEST[MAXVL-1:128] &larr; 0;
</pre>
<h4 id="vpackusdw--vex-256-encoded-version-">VPACKUSDW (VEX.256 encoded version)<a class="anchor" href="PACKUSDW.html#vpackusdw--vex-256-encoded-version-">
			&para;
		</a></h4>
<pre>TMP[15:0]&larr;(SRC1[31:0] &lt; 0) ? 0 : SRC1[15:0];
DEST[15:0]&larr;(SRC1[31:0] &gt; FFFFH) ? FFFFH : TMP[15:0] ;
TMP[31:16]&larr;(SRC1[63:32] &lt; 0) ? 0 : SRC1[47:32];
DEST[31:16]&larr;(SRC1[63:32] &gt; FFFFH) ? FFFFH : TMP[31:16] ;
TMP[47:32]&larr;(SRC1[95:64] &lt; 0) ? 0 : SRC1[79:64];
DEST[47:32]&larr;(SRC1[95:64] &gt; FFFFH) ? FFFFH : TMP[47:32] ;
TMP[63:48]&larr;(SRC1[127:96] &lt; 0) ? 0 : SRC1[111:96];
DEST[63:48]&larr;(SRC1[127:96] &gt; FFFFH) ? FFFFH : TMP[63:48] ;
TMP[79:64]&larr;(SRC2[31:0] &lt; 0) ? 0 : SRC2[15:0];
DEST[79:64]&larr;(SRC2[31:0] &gt; FFFFH) ? FFFFH : TMP[79:64] ;
TMP[95:80]&larr;(SRC2[63:32] &lt; 0) ? 0 : SRC2[47:32];
DEST[95:80]&larr;(SRC2[63:32] &gt; FFFFH) ? FFFFH : TMP[95:80] ;
TMP[111:96]&larr;(SRC2[95:64] &lt; 0) ? 0 : SRC2[79:64];
DEST[111:96]&larr;(SRC2[95:64] &gt; FFFFH) ? FFFFH : TMP[111:96] ;
TMP[127:112]&larr;(SRC2[127:96] &lt; 0) ? 0 : SRC2[111:96];
DEST[127:112]&larr;(SRC2[127:96] &gt; FFFFH) ? FFFFH : TMP[127:112] ;
TMP[143:128]&larr;(SRC1[159:128] &lt; 0) ? 0 : SRC1[143:128];
DEST[143:128]&larr;(SRC1[159:128] &gt; FFFFH) ? FFFFH : TMP[143:128] ;
TMP[159:144]&larr;(SRC1[191:160] &lt; 0) ? 0 : SRC1[175:160];
DEST[159:144]&larr;(SRC1[191:160] &gt; FFFFH) ? FFFFH : TMP[159:144] ;
TMP[175:160]&larr;(SRC1[223:192] &lt; 0) ? 0 : SRC1[207:192];
DEST[175:160]&larr;(SRC1[223:192] &gt; FFFFH) ? FFFFH : TMP[175:160] ;
TMP[191:176]&larr;(SRC1[255:224] &lt; 0) ? 0 : SRC1[239:224];
DEST[191:176]&larr;(SRC1[255:224] &gt; FFFFH) ? FFFFH : TMP[191:176] ;
TMP[207:192]&larr;(SRC2[159:128] &lt; 0) ? 0 : SRC2[143:128];
DEST[207:192]&larr;(SRC2[159:128] &gt; FFFFH) ? FFFFH : TMP[207:192] ;
TMP[223:208]&larr;(SRC2[191:160] &lt; 0) ? 0 : SRC2[175:160];
DEST[223:208]&larr;(SRC2[191:160] &gt; FFFFH) ? FFFFH : TMP[223:208] ;
TMP[239:224]&larr;(SRC2[223:192] &lt; 0) ? 0 : SRC2[207:192];
DEST[239:224]&larr;(SRC2[223:192] &gt; FFFFH) ? FFFFH : TMP[239:224] ;
TMP[255:240]&larr;(SRC2[255:224] &lt; 0) ? 0 : SRC2[239:224];
DEST[255:240]&larr;(SRC2[255:224] &gt; FFFFH) ? FFFFH : TMP[255:240] ;
DEST[MAXVL-1:256] &larr; 0;
</pre>
<h4 id="vpackusdw--evex-encoded-versions-">VPACKUSDW (EVEX encoded versions)<a class="anchor" href="PACKUSDW.html#vpackusdw--evex-encoded-versions-">
			&para;
		</a></h4>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j&larr;0 TO ((KL/2) - 1)
    i&larr;j * 32
    IF (EVEX.b == 1) AND (SRC2 *is memory*)
        THEN
            TMP_SRC2[i+31:i] &larr; SRC2[31:0]
        ELSE
            TMP_SRC2[i+31:i] &larr; SRC2[i+31:i]
    FI;
ENDFOR;
TMP[15:0]&larr;(SRC1[31:0] &lt; 0) ? 0 : SRC1[15:0];
DEST[15:0]&larr;(SRC1[31:0] &gt; FFFFH) ? FFFFH : TMP[15:0] ;
TMP[31:16]&larr;(SRC1[63:32] &lt; 0) ? 0 : SRC1[47:32];
DEST[31:16]&larr;(SRC1[63:32] &gt; FFFFH) ? FFFFH : TMP[31:16] ;
TMP[47:32]&larr;(SRC1[95:64] &lt; 0) ? 0 : SRC1[79:64];
DEST[47:32]&larr;(SRC1[95:64] &gt; FFFFH) ? FFFFH : TMP[47:32] ;
TMP[63:48]&larr;(SRC1[127:96] &lt; 0) ? 0 : SRC1[111:96];
DEST[63:48]&larr;(SRC1[127:96] &gt; FFFFH) ? FFFFH : TMP[63:48] ;
TMP[79:64]&larr;(TMP_SRC2[31:0] &lt; 0) ? 0 : TMP_SRC2[15:0];
DEST[79:64]&larr;(TMP_SRC2[31:0] &gt; FFFFH) ? FFFFH : TMP[79:64] ;
TMP[95:80]&larr;(TMP_SRC2[63:32] &lt; 0) ? 0 : TMP_SRC2[47:32];
DEST[95:80]&larr;(TMP_SRC2[63:32] &gt; FFFFH) ? FFFFH : TMP[95:80] ;
TMP[111:96]&larr;(TMP_SRC2[95:64] &lt; 0) ? 0 : TMP_SRC2[79:64];
DEST[111:96]&larr;(TMP_SRC2[95:64] &gt; FFFFH) ? FFFFH : TMP[111:96] ;
TMP[127:112]&larr;(TMP_SRC2[127:96] &lt; 0) ? 0 : TMP_SRC2[111:96];
DEST[127:112]&larr;(TMP_SRC2[127:96] &gt; FFFFH) ? FFFFH : TMP[127:112] ;
IF VL &gt;= 256
    TMP[143:128]&larr;(SRC1[159:128] &lt; 0) ? 0 : SRC1[143:128];
    DEST[143:128]&larr;(SRC1[159:128] &gt; FFFFH) ? FFFFH : TMP[143:128] ;
    TMP[159:144]&larr;(SRC1[191:160] &lt; 0) ? 0 : SRC1[175:160];
    DEST[159:144]&larr;(SRC1[191:160] &gt; FFFFH) ? FFFFH : TMP[159:144] ;
    TMP[175:160]&larr;(SRC1[223:192] &lt; 0) ? 0 : SRC1[207:192];
    DEST[175:160]&larr;(SRC1[223:192] &gt; FFFFH) ? FFFFH : TMP[175:160] ;
    TMP[191:176]&larr;(SRC1[255:224] &lt; 0) ? 0 : SRC1[239:224];
    DEST[191:176]&larr;(SRC1[255:224] &gt; FFFFH) ? FFFFH : TMP[191:176] ;
    TMP[207:192]&larr;(TMP_SRC2[159:128] &lt; 0) ? 0 : TMP_SRC2[143:128];
    DEST[207:192]&larr;(TMP_SRC2[159:128] &gt; FFFFH) ? FFFFH : TMP[207:192] ;
    TMP[223:208]&larr;(TMP_SRC2[191:160] &lt; 0) ? 0 : TMP_SRC2[175:160];
    DEST[223:208]&larr;(TMP_SRC2[191:160] &gt; FFFFH) ? FFFFH : TMP[223:208] ;
    TMP[239:224]&larr;(TMP_SRC2[223:192] &lt; 0) ? 0 : TMP_SRC2[207:192];
    DEST[239:224]&larr;(TMP_SRC2[223:192] &gt; FFFFH) ? FFFFH : TMP[239:224] ;
    TMP[255:240]&larr;(TMP_SRC2[255:224] &lt; 0) ? 0 : TMP_SRC2[239:224];
    DEST[255:240]&larr;(TMP_SRC2[255:224] &gt; FFFFH) ? FFFFH : TMP[255:240] ;
FI;
IF VL &gt;= 512
    TMP[271:256]&larr;(SRC1[287:256] &lt; 0) ? 0 : SRC1[271:256];
    DEST[271:256]&larr;(SRC1[287:256] &gt; FFFFH) ? FFFFH : TMP[271:256] ;
    TMP[287:272]&larr;(SRC1[319:288] &lt; 0) ? 0 : SRC1[303:288];
    DEST[287:272]&larr;(SRC1[319:288] &gt; FFFFH) ? FFFFH : TMP[287:272] ;
    TMP[303:288]&larr;(SRC1[351:320] &lt; 0) ? 0 : SRC1[335:320];
    DEST[303:288]&larr;(SRC1[351:320] &gt; FFFFH) ? FFFFH : TMP[303:288] ;
    TMP[319:304]&larr;(SRC1[383:352] &lt; 0) ? 0 : SRC1[367:352];
    DEST[319:304]&larr;(SRC1[383:352] &gt; FFFFH) ? FFFFH : TMP[319:304] ;
    TMP[335:320]&larr;(TMP_SRC2[287:256] &lt; 0) ? 0 : TMP_SRC2[271:256];
    DEST[335:304]&larr;(TMP_SRC2[287:256] &gt; FFFFH) ? FFFFH : TMP[79:64] ;
    TMP[351:336]&larr;(TMP_SRC2[319:288] &lt; 0) ? 0 : TMP_SRC2[303:288];
    DEST[351:336]&larr;(TMP_SRC2[319:288] &gt; FFFFH) ? FFFFH : TMP[351:336] ;
    TMP[367:352]&larr;(TMP_SRC2[351:320] &lt; 0) ? 0 : TMP_SRC2[315:320];
    DEST[367:352]&larr;(TMP_SRC2[351:320] &gt; FFFFH) ? FFFFH : TMP[367:352] ;
    TMP[383:368]&larr;(TMP_SRC2[383:352] &lt; 0) ? 0 : TMP_SRC2[367:352];
    DEST[383:368]&larr;(TMP_SRC2[383:352] &gt; FFFFH) ? FFFFH : TMP[383:368] ;
    TMP[399:384]&larr;(SRC1[415:384] &lt; 0) ? 0 : SRC1[399:384];
    DEST[399:384]&larr;(SRC1[415:384] &gt; FFFFH) ? FFFFH : TMP[399:384] ;
    TMP[415:400]&larr;(SRC1[447:416] &lt; 0) ? 0 : SRC1[431:416];
    DEST[415:400]&larr;(SRC1[447:416] &gt; FFFFH) ? FFFFH : TMP[415:400] ;
    TMP[431:416]&larr;(SRC1[479:448] &lt; 0) ? 0 : SRC1[463:448];
    DEST[431:416]&larr;(SRC1[479:448] &gt; FFFFH) ? FFFFH : TMP[431:416] ;
    TMP[447:432]&larr;(SRC1[511:480] &lt; 0) ? 0 : SRC1[495:480];
    DEST[447:432]&larr;(SRC1[511:480] &gt; FFFFH) ? FFFFH : TMP[447:432] ;
    TMP[463:448]&larr;(TMP_SRC2[415:384] &lt; 0) ? 0 : TMP_SRC2[399:384];
    DEST[463:448]&larr;(TMP_SRC2[415:384] &gt; FFFFH) ? FFFFH : TMP[463:448] ;
    TMP[475:464]&larr;(TMP_SRC2[447:416] &lt; 0) ? 0 : TMP_SRC2[431:416];
    DEST[475:464]&larr;(TMP_SRC2[447:416] &gt; FFFFH) ? FFFFH : TMP[475:464] ;
    TMP[491:476]&larr;(TMP_SRC2[479:448] &lt; 0) ? 0 : TMP_SRC2[463:448];
    DEST[491:476]&larr;(TMP_SRC2[479:448] &gt; FFFFH) ? FFFFH : TMP[491:476] ;
    TMP[511:492]&larr;(TMP_SRC2[511:480] &lt; 0) ? 0 : TMP_SRC2[495:480];
    DEST[511:492]&larr;(TMP_SRC2[511:480] &gt; FFFFH) ? FFFFH : TMP[511:492] ;
FI;
FOR j&larr;0 TO KL-1
    i&larr;j * 16
    IF k1[j] OR *no writemask*
        THEN
            DEST[i+15:i] &larr; TMP_DEST[i+15:i]
        ELSE
            IF *merging-masking*
                        ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking*
                            ; zeroing-masking
                    DEST[i+15:i] &larr; 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] &larr; 0
</pre>
<h3 id="intel-c-c++-compiler-intrinsic-equivalents">Intel C/C++ Compiler Intrinsic Equivalents<a class="anchor" href="PACKUSDW.html#intel-c-c++-compiler-intrinsic-equivalents">
			&para;
		</a></h3>
<pre>VPACKUSDW__m512i _mm512_packus_epi32(__m512i m1, __m512i m2);
</pre>
<pre>VPACKUSDW__m512i _mm512_mask_packus_epi32(__m512i s, __mmask32 k, __m512i m1, __m512i m2);
</pre>
<pre>VPACKUSDW__m512i _mm512_maskz_packus_epi32( __mmask32 k, __m512i m1, __m512i m2);
</pre>
<pre>VPACKUSDW__m256i _mm256_mask_packus_epi32( __m256i s, __mmask16 k, __m256i m1, __m256i m2);
</pre>
<pre>VPACKUSDW__m256i _mm256_maskz_packus_epi32( __mmask16 k, __m256i m1, __m256i m2);
</pre>
<pre>VPACKUSDW__m128i _mm_mask_packus_epi32( __m128i s, __mmask8 k, __m128i m1, __m128i m2);
</pre>
<pre>VPACKUSDW__m128i _mm_maskz_packus_epi32( __mmask8 k, __m128i m1, __m128i m2);
</pre>
<pre>PACKUSDW__m128i _mm_packus_epi32(__m128i m1, __m128i m2);
</pre>
<pre>VPACKUSDW__m256i _mm256_packus_epi32(__m256i m1, __m256i m2);
</pre>
<h3 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="PACKUSDW.html#simd-floating-point-exceptions">
			&para;
		</a></h3>
<p>None</p>
<h3 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="PACKUSDW.html#other-exceptions">
			&para;
		</a></h3>
<p>Non-EVEX-encoded instruction, see Exceptions Type 4.</p>
<p>EVEX-encoded instruction, see Exceptions Type E4NF.</p><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>