# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_time_impl.v" --include "../../../../Preprocessing2.ip_user_files/ipstatic/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/clk_wiz_v5_3_0"
verilog xil_defaultlib  "../../../../Preprocessing2.srcs/sources_1/new/shift_register.v" --include "../../../../Preprocessing2.ip_user_files/ipstatic/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/clk_wiz_v5_3_0"
verilog xil_defaultlib  "../../../../Preprocessing2.srcs/sources_1/new/pulse_generator.v" --include "../../../../Preprocessing2.ip_user_files/ipstatic/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/clk_wiz_v5_3_0"
verilog xil_defaultlib  "../../../../Preprocessing2.srcs/sim_1/new/testbench.v" --include "../../../../Preprocessing2.ip_user_files/ipstatic/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/clk_wiz_v5_3_0"

# Do not sort compile order
nosort
