$date
	Tue Dec 02 23:04:36 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! out [3:0] $end
$var reg 3 " add [2:0] $end
$var reg 1 # clk $end
$var reg 4 $ in [3:0] $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module t1 $end
$var wire 3 ' add [2:0] $end
$var wire 1 ( clk $end
$var wire 4 ) in [3:0] $end
$var wire 1 * load $end
$var wire 1 + loada $end
$var wire 1 , loadb $end
$var wire 1 - loadc $end
$var wire 1 . loadd $end
$var wire 1 / loade $end
$var wire 1 0 loadf $end
$var wire 1 1 loadg $end
$var wire 1 2 loadh $end
$var wire 4 3 out [3:0] $end
$var wire 1 4 reset $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 * in $end
$var wire 3 5 sel [2:0] $end
$var reg 1 6 a $end
$var reg 1 7 b $end
$var reg 1 8 c $end
$var reg 1 9 d $end
$var reg 1 : e $end
$var reg 1 ; f $end
$var reg 1 < g $end
$var reg 1 = h $end
$var reg 1 > p1 $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 4 ? in [3:0] $end
$var wire 1 + load $end
$var wire 4 @ out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 A buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 B d $end
$var wire 1 4 reset $end
$var reg 1 C q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 D d $end
$var wire 1 4 reset $end
$var reg 1 E q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 F d $end
$var wire 1 4 reset $end
$var reg 1 G q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 H d $end
$var wire 1 4 reset $end
$var reg 1 I q $end
$upscope $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 4 J in [3:0] $end
$var wire 1 , load $end
$var wire 4 K out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 L buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 M d $end
$var wire 1 4 reset $end
$var reg 1 N q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 O d $end
$var wire 1 4 reset $end
$var reg 1 P q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 Q d $end
$var wire 1 4 reset $end
$var reg 1 R q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 S d $end
$var wire 1 4 reset $end
$var reg 1 T q $end
$upscope $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 4 U in [3:0] $end
$var wire 1 - load $end
$var wire 4 V out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 W buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 X d $end
$var wire 1 4 reset $end
$var reg 1 Y q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 Z d $end
$var wire 1 4 reset $end
$var reg 1 [ q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 \ d $end
$var wire 1 4 reset $end
$var reg 1 ] q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 ^ d $end
$var wire 1 4 reset $end
$var reg 1 _ q $end
$upscope $end
$upscope $end
$scope module t5 $end
$var wire 1 ( clk $end
$var wire 4 ` in [3:0] $end
$var wire 1 . load $end
$var wire 4 a out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 b buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 c d $end
$var wire 1 4 reset $end
$var reg 1 d q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 e d $end
$var wire 1 4 reset $end
$var reg 1 f q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 g d $end
$var wire 1 4 reset $end
$var reg 1 h q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 i d $end
$var wire 1 4 reset $end
$var reg 1 j q $end
$upscope $end
$upscope $end
$scope module t6 $end
$var wire 1 ( clk $end
$var wire 4 k in [3:0] $end
$var wire 1 / load $end
$var wire 4 l out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 m buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 n d $end
$var wire 1 4 reset $end
$var reg 1 o q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 p d $end
$var wire 1 4 reset $end
$var reg 1 q q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 r d $end
$var wire 1 4 reset $end
$var reg 1 s q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 t d $end
$var wire 1 4 reset $end
$var reg 1 u q $end
$upscope $end
$upscope $end
$scope module t7 $end
$var wire 1 ( clk $end
$var wire 4 v in [3:0] $end
$var wire 1 0 load $end
$var wire 4 w out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 x buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 y d $end
$var wire 1 4 reset $end
$var reg 1 z q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 { d $end
$var wire 1 4 reset $end
$var reg 1 | q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 } d $end
$var wire 1 4 reset $end
$var reg 1 ~ q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 !" d $end
$var wire 1 4 reset $end
$var reg 1 "" q $end
$upscope $end
$upscope $end
$scope module t8 $end
$var wire 1 ( clk $end
$var wire 4 #" in [3:0] $end
$var wire 1 1 load $end
$var wire 4 $" out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 %" buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 &" d $end
$var wire 1 4 reset $end
$var reg 1 '" q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 (" d $end
$var wire 1 4 reset $end
$var reg 1 )" q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 *" d $end
$var wire 1 4 reset $end
$var reg 1 +" q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 ," d $end
$var wire 1 4 reset $end
$var reg 1 -" q $end
$upscope $end
$upscope $end
$scope module t9 $end
$var wire 1 ( clk $end
$var wire 4 ." in [3:0] $end
$var wire 1 2 load $end
$var wire 4 /" out [3:0] $end
$var wire 1 4 reset $end
$var reg 4 0" buff [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 1" d $end
$var wire 1 4 reset $end
$var reg 1 2" q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 3" d $end
$var wire 1 4 reset $end
$var reg 1 4" q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 5" d $end
$var wire 1 4 reset $end
$var reg 1 6" q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 7" d $end
$var wire 1 4 reset $end
$var reg 1 8" q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08"
x7"
06"
x5"
04"
x3"
02"
x1"
bx 0"
b0 /"
bx ."
0-"
x,"
0+"
x*"
0)"
x("
0'"
x&"
bx %"
b0 $"
bx #"
0""
x!"
0~
x}
0|
x{
0z
xy
bx x
b0 w
bx v
0u
xt
0s
xr
0q
xp
0o
xn
bx m
b0 l
bx k
0j
xi
0h
xg
0f
xe
0d
xc
bx b
b0 a
bx `
0_
x^
0]
x\
0[
xZ
0Y
xX
bx W
b0 V
bx U
0T
xS
0R
xQ
0P
xO
0N
xM
bx L
b0 K
bx J
0I
xH
0G
xF
0E
xD
0C
xB
bx A
b0 @
bx ?
x>
x=
x<
x;
x:
x9
x8
x7
x6
bx 5
14
b0 3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
0(
bx '
1&
x%
bx $
0#
bx "
b0 !
$end
#5
b0 A
b0 L
b0 W
b0 b
b0 m
b0 x
b0 %"
b0 0"
1#
1(
#10
0#
0(
#15
1#
1(
0&
04
#20
1G
1I
1R
1T
1]
1_
1h
1j
1s
1u
1~
1""
1+"
1-"
16"
18"
b1100 !
b1100 3
b1100 @
b1100 K
b1100 V
b1100 a
b1100 l
b1100 w
b1100 $"
b1100 /"
0B
0D
1F
1H
0M
0O
1Q
1S
0X
0Z
1\
1^
0c
0e
1g
1i
0n
0p
1r
1t
0y
0{
1}
1!"
0&"
0("
1*"
1,"
01"
03"
15"
17"
0#
0(
1%
1*
b0 "
b0 '
b0 5
b1100 $
b1100 )
b1100 ?
b1100 J
b1100 U
b1100 `
b1100 k
b1100 v
b1100 #"
b1100 ."
#25
0=
02
0<
01
0;
00
0:
0/
09
0.
08
0-
07
0,
16
1+
b1100 A
b1100 L
b1100 W
b1100 b
b1100 m
b1100 x
b1100 %"
b1100 0"
1#
1(
#30
0#
0(
#35
1#
1(
#40
1E
1P
1[
1f
1q
1|
1)"
14"
b1110 !
b1110 3
b1110 @
b1110 K
b1110 V
b1110 a
b1110 l
b1110 w
b1110 $"
b1110 /"
1D
1O
1Z
1e
1p
1{
1("
13"
0#
0(
0%
0*
b1110 $
b1110 )
b1110 ?
b1110 J
b1110 U
b1110 `
b1110 k
b1110 v
b1110 #"
b1110 ."
#45
06
0+
b1110 A
b1110 L
b1110 W
b1110 b
b1110 m
b1110 x
b1110 %"
b1110 0"
1#
1(
#50
0#
0(
#55
1#
1(
#60
1C
1N
1Y
1d
1o
1z
1'"
12"
b1111 !
b1111 3
b1111 @
b1111 K
b1111 V
b1111 a
b1111 l
b1111 w
b1111 $"
b1111 /"
1B
1M
1X
1c
1n
1y
1&"
11"
0#
0(
1%
1*
b1 "
b1 '
b1 5
b1111 $
b1111 )
b1111 ?
b1111 J
b1111 U
b1111 `
b1111 k
b1111 v
b1111 #"
b1111 ."
#65
17
1,
b1111 A
b1111 L
b1111 W
b1111 b
b1111 m
b1111 x
b1111 %"
b1111 0"
1#
1(
#70
0#
0(
#75
1#
1(
#80
0E
0P
0[
0f
0q
0|
0)"
04"
b1101 !
b1101 3
b1101 @
b1101 K
b1101 V
b1101 a
b1101 l
b1101 w
b1101 $"
b1101 /"
0D
0O
0Z
0e
0p
0{
0("
03"
0#
0(
0%
0*
b1101 $
b1101 )
b1101 ?
b1101 J
b1101 U
b1101 `
b1101 k
b1101 v
b1101 #"
b1101 ."
#85
07
0,
b1101 A
b1101 L
b1101 W
b1101 b
b1101 m
b1101 x
b1101 %"
b1101 0"
1#
1(
#90
0#
0(
#95
1#
1(
#100
0C
0N
0Y
0d
0o
0z
0'"
02"
b1100 !
b1100 3
b1100 @
b1100 K
b1100 V
b1100 a
b1100 l
b1100 w
b1100 $"
b1100 /"
0B
0M
0X
0c
0n
0y
0&"
01"
0#
0(
1%
1*
b10 "
b10 '
b10 5
b1100 $
b1100 )
b1100 ?
b1100 J
b1100 U
b1100 `
b1100 k
b1100 v
b1100 #"
b1100 ."
#105
18
1-
b1100 A
b1100 L
b1100 W
b1100 b
b1100 m
b1100 x
b1100 %"
b1100 0"
1#
1(
#110
0#
0(
#115
1#
1(
#120
0#
0(
0%
0*
#125
08
0-
1#
1(
#130
0#
0(
#135
1#
1(
#140
0G
0R
0]
0h
0s
0~
0+"
06"
b1000 !
b1000 3
b1000 @
b1000 K
b1000 V
b1000 a
b1000 l
b1000 w
b1000 $"
b1000 /"
0F
0Q
0\
0g
0r
0}
0*"
05"
0#
0(
1%
1*
b11 "
b11 '
b11 5
b1000 $
b1000 )
b1000 ?
b1000 J
b1000 U
b1000 `
b1000 k
b1000 v
b1000 #"
b1000 ."
#145
19
1.
b1000 A
b1000 L
b1000 W
b1000 b
b1000 m
b1000 x
b1000 %"
b1000 0"
1#
1(
#150
0#
0(
#155
1#
1(
#160
0#
0(
0%
0*
#165
09
0.
1#
1(
#170
0#
0(
#175
1#
1(
#180
1C
1E
0I
1N
1P
0T
1Y
1[
0_
1d
1f
0j
1o
1q
0u
1z
1|
0""
1'"
1)"
0-"
12"
14"
08"
b11 !
b11 3
b11 @
b11 K
b11 V
b11 a
b11 l
b11 w
b11 $"
b11 /"
1B
1D
0H
1M
1O
0S
1X
1Z
0^
1c
1e
0i
1n
1p
0t
1y
1{
0!"
1&"
1("
0,"
11"
13"
07"
0#
0(
1%
1*
b100 "
b100 '
b100 5
b11 $
b11 )
b11 ?
b11 J
b11 U
b11 `
b11 k
b11 v
b11 #"
b11 ."
#185
1:
1/
b11 A
b11 L
b11 W
b11 b
b11 m
b11 x
b11 %"
b11 0"
1#
1(
#190
0#
0(
#195
b0 0"
b0 %"
b0 x
b0 m
b0 b
b0 W
b0 L
b0 A
0C
0E
0N
0P
0Y
0[
0d
0f
0o
0q
0z
0|
0'"
0)"
02"
04"
b0 !
b0 3
b0 @
b0 K
b0 V
b0 a
b0 l
b0 w
b0 $"
b0 /"
1#
1(
1&
14
#200
0D
0O
0Z
0e
0p
0{
0("
03"
0#
0(
b101 "
b101 '
b101 5
b1 $
b1 )
b1 ?
b1 J
b1 U
b1 `
b1 k
b1 v
b1 #"
b1 ."
#205
1;
10
0:
0/
1#
1(
0&
04
#210
1C
1N
1Y
1d
1o
1z
1'"
12"
b1 !
b1 3
b1 @
b1 K
b1 V
b1 a
b1 l
b1 w
b1 $"
b1 /"
0#
0(
#215
b1 0"
b1 %"
b1 x
b1 m
b1 b
b1 W
b1 L
b1 A
1#
1(
#220
14"
02"
1)"
0'"
1|
0z
1q
0o
1f
0d
1[
0Y
1P
0N
1E
0C
b10 !
b10 3
b10 @
b10 K
b10 V
b10 a
b10 l
b10 w
b10 $"
b10 /"
0B
1D
0M
1O
0X
1Z
0c
1e
0n
1p
0y
1{
0&"
1("
01"
13"
0#
0(
b110 "
b110 '
b110 5
b10 $
b10 )
b10 ?
b10 J
b10 U
b10 `
b10 k
b10 v
b10 #"
b10 ."
#225
1<
11
0;
00
b10 A
b10 L
b10 W
b10 b
b10 m
b10 x
b10 %"
b10 0"
1#
1(
#230
0#
0(
#235
1#
1(
#240
16"
04"
12"
1+"
0)"
1'"
1~
0|
1z
1s
0q
1o
1h
0f
1d
1]
0[
1Y
1R
0P
1N
1G
0E
1C
b101 !
b101 3
b101 @
b101 K
b101 V
b101 a
b101 l
b101 w
b101 $"
b101 /"
1B
0D
1F
1M
0O
1Q
1X
0Z
1\
1c
0e
1g
1n
0p
1r
1y
0{
1}
1&"
0("
1*"
11"
03"
15"
0#
0(
b111 "
b111 '
b111 5
b101 $
b101 )
b101 ?
b101 J
b101 U
b101 `
b101 k
b101 v
b101 #"
b101 ."
#245
1=
12
0<
01
b101 A
b101 L
b101 W
b101 b
b101 m
b101 x
b101 %"
b101 0"
1#
1(
#250
0#
0(
#255
1#
1(
#260
0#
0(
