
*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trinh/sdr/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top system_top -part xczu2eg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2eg-sfvc784-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2285.109 ; gain = 0.000 ; free physical = 10195 ; free virtual = 24155
INFO: [Netlist 29-17] Analyzing 1062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_22/bd_31bd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_21/bd_31bd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:82]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:104]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc:104]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_19/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_18/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_18/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_13/bd_31bd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_13/bd_31bd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_12/bd_31bd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_12/bd_31bd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_11/bd_31bd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_11/bd_31bd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_23/bd_31bd_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_23/bd_31bd_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_18/bd_c0fd_srn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_18/bd_c0fd_srn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_21/bd_c0fd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_21/bd_c0fd_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_20/bd_c0fd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_20/bd_c0fd_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc:10]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_17/bd_c0fd_sarn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_17/bd_c0fd_sarn_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_12/bd_c0fd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_12/bd_c0fd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_11/bd_c0fd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_11/bd_c0fd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_25/bd_31bd_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_25/bd_31bd_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_24/bd_31bd_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_24/bd_31bd_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc:119]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_13/bd_24fc_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_27/bd_24fc_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_27/bd_24fc_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_25/bd_24fc_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_25/bd_24fc_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_24/bd_24fc_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_24/bd_24fc_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_23/bd_24fc_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_23/bd_24fc_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_22/bd_24fc_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_22/bd_24fc_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_21/bd_24fc_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_21/bd_24fc_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc:119]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_16/bd_24fc_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc:119]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_15/bd_24fc_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc:119]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_14/bd_24fc_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_28/bd_24fc_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_28/bd_24fc_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc:119]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_12/bd_24fc_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_sys_500m_rstgen_0'. The XDC file /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_sys_500m_rstgen_0'. The XDC file /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_sys_250m_rstgen_0'. The XDC file /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_sys_250m_rstgen_0'. The XDC file /home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_41/bd_24fc_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_41/bd_24fc_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_52/bd_24fc_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_52/bd_24fc_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_51/bd_24fc_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_51/bd_24fc_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_50/bd_24fc_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_50/bd_24fc_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_49/bd_24fc_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_49/bd_24fc_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_48/bd_24fc_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_48/bd_24fc_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_45/bd_24fc_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_45/bd_24fc_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_44/bd_24fc_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_44/bd_24fc_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_43/bd_24fc_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_43/bd_24fc_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_42/bd_24fc_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_42/bd_24fc_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_38/bd_24fc_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_38/bd_24fc_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_37/bd_24fc_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_37/bd_24fc_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_36/bd_24fc_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_36/bd_24fc_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_35/bd_24fc_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_35/bd_24fc_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_34/bd_24fc_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_34/bd_24fc_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_31/bd_24fc_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_31/bd_24fc_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_30/bd_24fc_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_30/bd_24fc_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_29/bd_24fc_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_29/bd_24fc_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/trinh/sdr/project/system_constr.xdc]
Finished Parsing XDC File [/home/trinh/sdr/project/system_constr.xdc]
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc:6]
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/trinh/sdr/project/fmcomms2_zcu102.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-1714] 132 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2002 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3817.340 ; gain = 0.000 ; free physical = 9285 ; free virtual = 23261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 278 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 7 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 134 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

17 Infos, 108 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3817.340 ; gain = 2421.723 ; free physical = 9285 ; free virtual = 23261
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3817.340 ; gain = 0.000 ; free physical = 9284 ; free virtual = 23261

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b2742cba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3817.340 ; gain = 0.000 ; free physical = 9264 ; free virtual = 23241

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.832 ; gain = 0.000 ; free physical = 8782 ; free virtual = 22869
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3844.832 ; gain = 0.000 ; free physical = 8791 ; free virtual = 22878
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1d2c830fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
Phase 1.1 Core Generation And Design Setup | Checksum: 1d2c830fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d2c830fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
Phase 1 Initialization | Checksum: 1d2c830fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d2c830fe

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d2c830fe

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8775 ; free virtual = 22862
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d2c830fe

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8775 ; free virtual = 22862

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 166 inverter(s) to 7305 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 213b0018b

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8781 ; free virtual = 22868
Retarget | Checksum: 213b0018b
INFO: [Opt 31-389] Phase Retarget created 134 cells and removed 2048 cells
INFO: [Opt 31-1021] In phase Retarget, 268 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Phase 4 Constant propagation | Checksum: 20393edeb

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8781 ; free virtual = 22868
Constant propagation | Checksum: 20393edeb
INFO: [Opt 31-389] Phase Constant propagation created 1352 cells and removed 1787 cells
INFO: [Opt 31-1021] In phase Constant propagation, 236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 228ba7b1f

Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8789 ; free virtual = 22876
Sweep | Checksum: 228ba7b1f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7913 cells
INFO: [Opt 31-1021] In phase Sweep, 1525 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 228ba7b1f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8789 ; free virtual = 22876
BUFG optimization | Checksum: 228ba7b1f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[102].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[104].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[105].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[106].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[107].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[108].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[109].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[110].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[111].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[112].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[113].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[114].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[115].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[116].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[117].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[118].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[119].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[120].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[121].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[122].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[124].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[127].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[128].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[129].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[130].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[133].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[134].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[135].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[136].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[137].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[139].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[140].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[141].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[72].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[73].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[75].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[77].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[78].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[80].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 228ba7b1f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8789 ; free virtual = 22876
Shift Register Optimization | Checksum: 228ba7b1f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2bdf2dad1

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
Post Processing Netlist | Checksum: 2bdf2dad1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 269 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 218ea35e1

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3844.832 ; gain = 0.000 ; free physical = 8791 ; free virtual = 22878
Phase 9.2 Verifying Netlist Connectivity | Checksum: 218ea35e1

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
Phase 9 Finalization | Checksum: 218ea35e1

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             134  |            2048  |                                            268  |
|  Constant propagation         |            1352  |            1787  |                                            236  |
|  Sweep                        |               0  |            7913  |                                           1525  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            269  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 218ea35e1

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3844.832 ; gain = 20.812 ; free physical = 8791 ; free virtual = 22878
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.832 ; gain = 0.000 ; free physical = 8791 ; free virtual = 22878

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 6 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 12bca5c44

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8567 ; free virtual = 22661
Ending Power Optimization Task | Checksum: 12bca5c44

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4192.023 ; gain = 347.191 ; free physical = 8567 ; free virtual = 22661

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1df3ec6b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8565 ; free virtual = 22660
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8565 ; free virtual = 22660
Ending Final Cleanup Task | Checksum: 1df3ec6b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8565 ; free virtual = 22660

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8565 ; free virtual = 22660
Ending Netlist Obfuscation Task | Checksum: 1df3ec6b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4192.023 ; gain = 0.000 ; free physical = 8565 ; free virtual = 22660
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 208 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4192.023 ; gain = 374.684 ; free physical = 8565 ; free virtual = 22660
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/trinh/sdr/project/sdr.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8554 ; free virtual = 22651
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8554 ; free virtual = 22651
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8549 ; free virtual = 22650
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8549 ; free virtual = 22651
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8549 ; free virtual = 22651
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8548 ; free virtual = 22653
Write Physdb Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8548 ; free virtual = 22653
INFO: [Common 17-1381] The checkpoint '/home/trinh/sdr/project/sdr.runs/impl_1/system_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8523 ; free virtual = 22635
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a7e682ea

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8523 ; free virtual = 22635
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4203.066 ; gain = 0.000 ; free physical = 8523 ; free virtual = 22635

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16a65afc7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4651.156 ; gain = 448.090 ; free physical = 7936 ; free virtual = 22183

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 205206361

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4683.172 ; gain = 480.105 ; free physical = 7935 ; free virtual = 22185

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 205206361

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4683.172 ; gain = 480.105 ; free physical = 7935 ; free virtual = 22185
Phase 1 Placer Initialization | Checksum: 205206361

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4683.172 ; gain = 480.105 ; free physical = 7935 ; free virtual = 22185

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c40b2205

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 4683.172 ; gain = 480.105 ; free physical = 7954 ; free virtual = 22206

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1c40b2205

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 4683.172 ; gain = 480.105 ; free physical = 7954 ; free virtual = 22207

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1c40b2205

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 4940.156 ; gain = 737.090 ; free physical = 7119 ; free virtual = 21801

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b07262ab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b07262ab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800
Phase 2.1.1 Partition Driven Placement | Checksum: 1b07262ab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800
Phase 2.1 Floorplanning | Checksum: 1f1ea67c0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f1ea67c0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f1ea67c0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4972.172 ; gain = 769.105 ; free physical = 7119 ; free virtual = 21800

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ae036959

Time (s): cpu = 00:01:56 ; elapsed = 00:00:44 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7087 ; free virtual = 21785

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 782 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 306 nets or LUTs. Breaked 0 LUT, combined 306 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5016.184 ; gain = 0.000 ; free physical = 7087 ; free virtual = 21786
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5016.184 ; gain = 0.000 ; free physical = 7087 ; free virtual = 21786

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            306  |                   306  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            306  |                   312  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17738c659

Time (s): cpu = 00:02:00 ; elapsed = 00:00:46 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7086 ; free virtual = 21785
Phase 2.4 Global Placement Core | Checksum: 1f0cf37fe

Time (s): cpu = 00:02:14 ; elapsed = 00:00:50 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7081 ; free virtual = 21778
Phase 2 Global Placement | Checksum: 1f0cf37fe

Time (s): cpu = 00:02:14 ; elapsed = 00:00:50 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7081 ; free virtual = 21778

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17daca7e7

Time (s): cpu = 00:02:29 ; elapsed = 00:00:54 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7080 ; free virtual = 21777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 133694370

Time (s): cpu = 00:02:33 ; elapsed = 00:00:56 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7079 ; free virtual = 21776

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 115bbc51a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:00 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 174e04c7b

Time (s): cpu = 00:02:47 ; elapsed = 00:01:00 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761
Phase 3.3.2 Slice Area Swap | Checksum: 174e04c7b

Time (s): cpu = 00:02:47 ; elapsed = 00:01:01 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761
Phase 3.3 Small Shape DP | Checksum: 15148644e

Time (s): cpu = 00:02:53 ; elapsed = 00:01:02 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2165a28a8

Time (s): cpu = 00:02:53 ; elapsed = 00:01:03 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 14a372601

Time (s): cpu = 00:02:54 ; elapsed = 00:01:03 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761
Phase 3 Detail Placement | Checksum: 14a372601

Time (s): cpu = 00:02:54 ; elapsed = 00:01:03 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21761

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a24d6118

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.800 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15bde9b32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 5016.184 ; gain = 0.000 ; free physical = 7063 ; free virtual = 21762
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15bde9b32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5016.184 ; gain = 0.000 ; free physical = 7063 ; free virtual = 21762
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a24d6118

Time (s): cpu = 00:03:30 ; elapsed = 00:01:13 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21762

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.800. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18f6d2c70

Time (s): cpu = 00:03:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21762

Time (s): cpu = 00:03:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21762
Phase 4.1 Post Commit Optimization | Checksum: 18f6d2c70

Time (s): cpu = 00:03:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5016.184 ; gain = 813.117 ; free physical = 7063 ; free virtual = 21762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 7017 ; free virtual = 21715

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a66b7f4b

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a66b7f4b

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715
Phase 4.3 Placer Reporting | Checksum: 1a66b7f4b

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 7017 ; free virtual = 21715

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1cc5acf

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715
Ending Placer Task | Checksum: 160b2f5c0

Time (s): cpu = 00:03:45 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715
111 Infos, 208 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:01:20 . Memory (MB): peak = 5037.168 ; gain = 834.102 ; free physical = 7017 ; free virtual = 21715
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6989 ; free virtual = 21687
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6959 ; free virtual = 21658
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21663
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6944 ; free virtual = 21681
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6944 ; free virtual = 21681
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6944 ; free virtual = 21682
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6936 ; free virtual = 21677
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6936 ; free virtual = 21680
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5037.168 ; gain = 0.000 ; free physical = 6936 ; free virtual = 21680
INFO: [Common 17-1381] The checkpoint '/home/trinh/sdr/project/sdr.runs/impl_1/system_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6966 ; free virtual = 21683
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 208 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6965 ; free virtual = 21690
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6946 ; free virtual = 21702
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6946 ; free virtual = 21702
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6946 ; free virtual = 21703
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6938 ; free virtual = 21698
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6938 ; free virtual = 21701
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5061.180 ; gain = 0.000 ; free physical = 6938 ; free virtual = 21701
INFO: [Common 17-1381] The checkpoint '/home/trinh/sdr/project/sdr.runs/impl_1/system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a8753231 ConstDB: 0 ShapeSum: a13f70b4 RouteDB: 16fe52db
Nodegraph reading from file.  Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6962 ; free virtual = 21700
Post Restoration Checksum: NetGraph: c953f5e9 | NumContArr: e76f8fd0 | Constraints: 26ffc74a | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29a6c47a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:04 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6977 ; free virtual = 21718

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29a6c47a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:04 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6977 ; free virtual = 21718

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29a6c47a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:04 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6977 ; free virtual = 21718

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 24ef08ee6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6975 ; free virtual = 21717

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c9d2542d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6989 ; free virtual = 21724
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.833  | TNS=0.000  | WHS=-0.115 | THS=-10.764|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: da3775f2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21722
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.833  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12ada83d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21722

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000476785 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30376
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26597
  Number of Partially Routed Nets     = 3779
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 150c86a66

Time (s): cpu = 00:01:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21723

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 150c86a66

Time (s): cpu = 00:01:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21723

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 15148c8d7

Time (s): cpu = 00:01:25 ; elapsed = 00:00:17 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21723
Phase 3 Initial Routing | Checksum: 19f29fb81

Time (s): cpu = 00:01:26 ; elapsed = 00:00:17 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6988 ; free virtual = 21723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5312
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=-0.005 | THS=-0.005 |

Phase 4.1 Global Iteration 0 | Checksum: 187732c80

Time (s): cpu = 00:02:31 ; elapsed = 00:00:37 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6939 ; free virtual = 21727

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163c8a635

Time (s): cpu = 00:02:38 ; elapsed = 00:00:39 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6954 ; free virtual = 21742
Phase 4 Rip-up And Reroute | Checksum: 163c8a635

Time (s): cpu = 00:02:38 ; elapsed = 00:00:39 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6954 ; free virtual = 21742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1481d50b2

Time (s): cpu = 00:02:49 ; elapsed = 00:00:41 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 14aae42c4

Time (s): cpu = 00:02:57 ; elapsed = 00:00:43 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 103021d65

Time (s): cpu = 00:02:57 ; elapsed = 00:00:43 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103021d65

Time (s): cpu = 00:02:57 ; elapsed = 00:00:43 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741
Phase 5 Delay and Skew Optimization | Checksum: 103021d65

Time (s): cpu = 00:02:57 ; elapsed = 00:00:43 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134ec2b4b

Time (s): cpu = 00:03:05 ; elapsed = 00:00:45 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1544d00e4

Time (s): cpu = 00:03:05 ; elapsed = 00:00:45 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741
Phase 6 Post Hold Fix | Checksum: 1544d00e4

Time (s): cpu = 00:03:05 ; elapsed = 00:00:45 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.37295 %
  Global Horizontal Routing Utilization  = 5.84811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1544d00e4

Time (s): cpu = 00:03:06 ; elapsed = 00:00:45 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6953 ; free virtual = 21741

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1544d00e4

Time (s): cpu = 00:03:06 ; elapsed = 00:00:45 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1544d00e4

Time (s): cpu = 00:03:08 ; elapsed = 00:00:46 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1544d00e4

Time (s): cpu = 00:03:08 ; elapsed = 00:00:46 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1544d00e4

Time (s): cpu = 00:03:13 ; elapsed = 00:00:47 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1ca6f7be9

Time (s): cpu = 00:03:14 ; elapsed = 00:00:48 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740
Ending Routing Task | Checksum: 1ca6f7be9

Time (s): cpu = 00:03:14 ; elapsed = 00:00:48 . Memory (MB): peak = 5069.184 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21740

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 208 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:19 ; elapsed = 00:00:50 . Memory (MB): peak = 5069.184 ; gain = 8.004 ; free physical = 6952 ; free virtual = 21740
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/trinh/sdr/project/sdr.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/trinh/sdr/project/sdr.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:08 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6920 ; free virtual = 21724
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 209 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6898 ; free virtual = 21714
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6757 ; free virtual = 21649
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6782 ; free virtual = 21671
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6782 ; free virtual = 21671
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6779 ; free virtual = 21674
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6775 ; free virtual = 21673
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6767 ; free virtual = 21668
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6767 ; free virtual = 21668
INFO: [Common 17-1381] The checkpoint '/home/trinh/sdr/project/sdr.runs/impl_1/system_top_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1853] BUFGCE_DIV_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE_DIV i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0 I pin is driven by another clock buffer i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf.
WARNING: [DRC REQP-1853] BUFGCE_DIV_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE_DIV i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1 I pin is driven by another clock buffer i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, i_system_wrapper/system_i/axi_cpu_interconnect/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 54 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings, 26 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 5117.207 ; gain = 0.000 ; free physical = 6821 ; free virtual = 21694
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 20:19:33 2025...
