
f303re_Voltmeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008614  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001dd8  080087b8  080087b8  000187b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a590  0800a590  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800a590  0800a590  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a590  0800a590  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a590  0800a590  0001a590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a594  0800a594  0001a594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800a598  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab8  200001ec  0800a784  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ca4  0800a784  00020ca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001061d  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002484  00000000  00000000  00030839  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d78  00000000  00000000  00032cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c68  00000000  00000000  00033a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022164  00000000  00000000  000346a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce21  00000000  00000000  00056804  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cbb6b  00000000  00000000  00063625  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012f190  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004738  00000000  00000000  0012f20c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800879c 	.word	0x0800879c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800879c 	.word	0x0800879c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b08d      	sub	sp, #52	; 0x34
 8000bbc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbe:	f000 fca7 	bl	8001510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f883 	bl	8000ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f000 f9df 	bl	8000f88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bca:	f000 f9bf 	bl	8000f4c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000bce:	f000 f98d 	bl	8000eec <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000bd2:	f000 f8db 	bl	8000d8c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000bd6:	f000 f949 	bl	8000e6c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // Calibrate The ADC On Power-Up For Better Accuracy
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4830      	ldr	r0, [pc, #192]	; (8000ca0 <main+0xe8>)
 8000bde:	f001 f853 	bl	8001c88 <HAL_ADCEx_Calibration_Start>
  // HAL_ADC_Start_DMA(&hadc1, adc_data, ADC_BUFFER_SIZE_HALF);

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data[ 0 ], ADC_BUFFER_SIZE_HALF);
 8000be2:	2240      	movs	r2, #64	; 0x40
 8000be4:	492f      	ldr	r1, [pc, #188]	; (8000ca4 <main+0xec>)
 8000be6:	482e      	ldr	r0, [pc, #184]	; (8000ca0 <main+0xe8>)
 8000be8:	f000 ff32 	bl	8001a50 <HAL_ADC_Start_DMA>
  printf("Voltmeter 3000\n");
 8000bec:	482e      	ldr	r0, [pc, #184]	; (8000ca8 <main+0xf0>)
 8000bee:	f005 fd2b 	bl	8006648 <puts>

  holed1.hi2cx = &hi2c1;
 8000bf2:	4b2e      	ldr	r3, [pc, #184]	; (8000cac <main+0xf4>)
 8000bf4:	4a2e      	ldr	r2, [pc, #184]	; (8000cb0 <main+0xf8>)
 8000bf6:	609a      	str	r2, [r3, #8]
  ssd1306_Init(&holed1);
 8000bf8:	482c      	ldr	r0, [pc, #176]	; (8000cac <main+0xf4>)
 8000bfa:	f004 fdfd 	bl	80057f8 <ssd1306_Init>
  ssd1306_Fill(&holed1, Black);
 8000bfe:	2100      	movs	r1, #0
 8000c00:	482a      	ldr	r0, [pc, #168]	; (8000cac <main+0xf4>)
 8000c02:	f004 fe8d 	bl	8005920 <ssd1306_Fill>
  ssd1306_SetCursor(&holed1, 2, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2102      	movs	r1, #2
 8000c0a:	4828      	ldr	r0, [pc, #160]	; (8000cac <main+0xf4>)
 8000c0c:	f004 ffee 	bl	8005bec <ssd1306_SetCursor>
  ssd1306_WriteString(&holed1, "Voltmeter", Font_7x10, White);
 8000c10:	4b28      	ldr	r3, [pc, #160]	; (8000cb4 <main+0xfc>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	9200      	str	r2, [sp, #0]
 8000c16:	cb0c      	ldmia	r3, {r2, r3}
 8000c18:	4927      	ldr	r1, [pc, #156]	; (8000cb8 <main+0x100>)
 8000c1a:	4824      	ldr	r0, [pc, #144]	; (8000cac <main+0xf4>)
 8000c1c:	f004 ffbe 	bl	8005b9c <ssd1306_WriteString>
  ssd1306_UpdateScreen(&holed1);
 8000c20:	4822      	ldr	r0, [pc, #136]	; (8000cac <main+0xf4>)
 8000c22:	f004 fe9f 	bl	8005964 <ssd1306_UpdateScreen>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  float volts = (float)adc_data[0] *3.3f / 4096.0f;
 8000c26:	4b1f      	ldr	r3, [pc, #124]	; (8000ca4 <main+0xec>)
 8000c28:	881b      	ldrh	r3, [r3, #0]
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	ee07 3a90 	vmov	s15, r3
 8000c30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c34:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8000cbc <main+0x104>
 8000c38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c3c:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000cc0 <main+0x108>
 8000c40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c44:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	  char lcd_string[32];
	  sprintf(lcd_string, "%.3f V", volts);
 8000c48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c4a:	f7ff fc85 	bl	8000558 <__aeabi_f2d>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	460c      	mov	r4, r1
 8000c52:	1d38      	adds	r0, r7, #4
 8000c54:	461a      	mov	r2, r3
 8000c56:	4623      	mov	r3, r4
 8000c58:	491a      	ldr	r1, [pc, #104]	; (8000cc4 <main+0x10c>)
 8000c5a:	f005 fcfd 	bl	8006658 <siprintf>
	  printf(lcd_string);
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4618      	mov	r0, r3
 8000c62:	f005 fc69 	bl	8006538 <iprintf>
	  printf("\n");
 8000c66:	200a      	movs	r0, #10
 8000c68:	f005 fc7e 	bl	8006568 <putchar>

	  ssd1306_SetCursor(&holed1, 2, 15);
 8000c6c:	220f      	movs	r2, #15
 8000c6e:	2102      	movs	r1, #2
 8000c70:	480e      	ldr	r0, [pc, #56]	; (8000cac <main+0xf4>)
 8000c72:	f004 ffbb 	bl	8005bec <ssd1306_SetCursor>
	  ssd1306_WriteString(&holed1, lcd_string, Font_16x26, White);
 8000c76:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <main+0x110>)
 8000c78:	1d39      	adds	r1, r7, #4
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	9200      	str	r2, [sp, #0]
 8000c7e:	cb0c      	ldmia	r3, {r2, r3}
 8000c80:	480a      	ldr	r0, [pc, #40]	; (8000cac <main+0xf4>)
 8000c82:	f004 ff8b 	bl	8005b9c <ssd1306_WriteString>
	  ssd1306_UpdateScreen(&holed1);
 8000c86:	4809      	ldr	r0, [pc, #36]	; (8000cac <main+0xf4>)
 8000c88:	f004 fe6c 	bl	8005964 <ssd1306_UpdateScreen>

	  HAL_Delay(500);
 8000c8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c90:	f000 fca4 	bl	80015dc <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000c94:	2120      	movs	r1, #32
 8000c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9a:	f002 f9c7 	bl	800302c <HAL_GPIO_TogglePin>
  {
 8000c9e:	e7c2      	b.n	8000c26 <main+0x6e>
 8000ca0:	20000a84 	.word	0x20000a84
 8000ca4:	20000b18 	.word	0x20000b18
 8000ca8:	080087b8 	.word	0x080087b8
 8000cac:	20000624 	.word	0x20000624
 8000cb0:	20000a34 	.word	0x20000a34
 8000cb4:	2000000c 	.word	0x2000000c
 8000cb8:	080087c8 	.word	0x080087c8
 8000cbc:	40533333 	.word	0x40533333
 8000cc0:	45800000 	.word	0x45800000
 8000cc4:	080087d4 	.word	0x080087d4
 8000cc8:	20000014 	.word	0x20000014

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b0a6      	sub	sp, #152	; 0x98
 8000cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000cd6:	2228      	movs	r2, #40	; 0x28
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 ffc8 	bl	8005c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2258      	movs	r2, #88	; 0x58
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f004 ffba 	bl	8005c70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d00:	2301      	movs	r3, #1
 8000d02:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d04:	2310      	movs	r3, #16
 8000d06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d10:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d18:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d26:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f002 fd9c 	bl	8003868 <HAL_RCC_OscConfig>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d36:	f000 f9a1 	bl	800107c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3a:	230f      	movs	r3, #15
 8000d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d4a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d50:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000d54:	2102      	movs	r1, #2
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 fc9c 	bl	8004694 <HAL_RCC_ClockConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d62:	f000 f98b 	bl	800107c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000d66:	2322      	movs	r3, #34	; 0x22
 8000d68:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f003 fec3 	bl	8004b00 <HAL_RCCEx_PeriphCLKConfig>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000d80:	f000 f97c 	bl	800107c <Error_Handler>
  }
}
 8000d84:	bf00      	nop
 8000d86:	3798      	adds	r7, #152	; 0x98
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08a      	sub	sp, #40	; 0x28
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
 8000dac:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dae:	4b2e      	ldr	r3, [pc, #184]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000db0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000db4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000db6:	4b2c      	ldr	r3, [pc, #176]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000db8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000dbc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dbe:	4b2a      	ldr	r3, [pc, #168]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dc4:	4b28      	ldr	r3, [pc, #160]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000dca:	4b27      	ldr	r3, [pc, #156]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd0:	4b25      	ldr	r3, [pc, #148]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dd8:	4b23      	ldr	r3, [pc, #140]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dde:	4b22      	ldr	r3, [pc, #136]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de4:	4b20      	ldr	r3, [pc, #128]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000dea:	4b1f      	ldr	r3, [pc, #124]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000df0:	4b1d      	ldr	r3, [pc, #116]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000df8:	4b1b      	ldr	r3, [pc, #108]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e0a:	4817      	ldr	r0, [pc, #92]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000e0c:	f000 fc26 	bl	800165c <HAL_ADC_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e16:	f000 f931 	bl	800107c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e1e:	f107 031c 	add.w	r3, r7, #28
 8000e22:	4619      	mov	r1, r3
 8000e24:	4810      	ldr	r0, [pc, #64]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000e26:	f001 fa85 	bl	8002334 <HAL_ADCEx_MultiModeConfigChannel>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000e30:	f000 f924 	bl	800107c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e34:	2307      	movs	r3, #7
 8000e36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e40:	2300      	movs	r3, #0
 8000e42:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	; (8000e68 <MX_ADC1_Init+0xdc>)
 8000e52:	f000 ff83 	bl	8001d5c <HAL_ADC_ConfigChannel>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000e5c:	f000 f90e 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	; 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000a84 	.word	0x20000a84

08000e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e72:	4a1c      	ldr	r2, [pc, #112]	; (8000ee4 <MX_I2C1_Init+0x78>)
 8000e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e78:	4a1b      	ldr	r2, [pc, #108]	; (8000ee8 <MX_I2C1_Init+0x7c>)
 8000e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e82:	4b17      	ldr	r3, [pc, #92]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e88:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ea6:	480e      	ldr	r0, [pc, #56]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea8:	f002 f8da 	bl	8003060 <HAL_I2C_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eb2:	f000 f8e3 	bl	800107c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4809      	ldr	r0, [pc, #36]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000eba:	f002 fc3d 	bl	8003738 <HAL_I2CEx_ConfigAnalogFilter>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ec4:	f000 f8da 	bl	800107c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ecc:	f002 fc7f 	bl	80037ce <HAL_I2CEx_ConfigDigitalFilter>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ed6:	f000 f8d1 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000a34 	.word	0x20000a34
 8000ee4:	40005400 	.word	0x40005400
 8000ee8:	2000090e 	.word	0x2000090e

08000eec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ef0:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000ef2:	4a15      	ldr	r2, [pc, #84]	; (8000f48 <MX_USART2_UART_Init+0x5c>)
 8000ef4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000ef8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000efc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000efe:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f04:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f12:	220c      	movs	r2, #12
 8000f14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f22:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f28:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2e:	4805      	ldr	r0, [pc, #20]	; (8000f44 <MX_USART2_UART_Init+0x58>)
 8000f30:	f004 f804 	bl	8004f3c <HAL_UART_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f3a:	f000 f89f 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000c18 	.word	0x20000c18
 8000f48:	40004400 	.word	0x40004400

08000f4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <MX_DMA_Init+0x38>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	4a0b      	ldr	r2, [pc, #44]	; (8000f84 <MX_DMA_Init+0x38>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6153      	str	r3, [r2, #20]
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <MX_DMA_Init+0x38>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	200b      	movs	r0, #11
 8000f70:	f001 fcd1 	bl	8002916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f74:	200b      	movs	r0, #11
 8000f76:	f001 fcea 	bl	800294e <HAL_NVIC_EnableIRQ>

}
 8000f7a:	bf00      	nop
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000

08000f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b2b      	ldr	r3, [pc, #172]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fa0:	695b      	ldr	r3, [r3, #20]
 8000fa2:	4a2a      	ldr	r2, [pc, #168]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fa4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000fa8:	6153      	str	r3, [r2, #20]
 8000faa:	4b28      	ldr	r3, [pc, #160]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fb6:	4b25      	ldr	r3, [pc, #148]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4a24      	ldr	r2, [pc, #144]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fc0:	6153      	str	r3, [r2, #20]
 8000fc2:	4b22      	ldr	r3, [pc, #136]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b1f      	ldr	r3, [pc, #124]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	4a1e      	ldr	r2, [pc, #120]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd8:	6153      	str	r3, [r2, #20]
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	4b19      	ldr	r3, [pc, #100]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	4a18      	ldr	r2, [pc, #96]	; (800104c <MX_GPIO_Init+0xc4>)
 8000fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ff0:	6153      	str	r3, [r2, #20]
 8000ff2:	4b16      	ldr	r3, [pc, #88]	; (800104c <MX_GPIO_Init+0xc4>)
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2120      	movs	r1, #32
 8001002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001006:	f001 fff9 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800100a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800100e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_GPIO_Init+0xc8>)
 8001012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	480d      	ldr	r0, [pc, #52]	; (8001054 <MX_GPIO_Init+0xcc>)
 8001020:	f001 fe62 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001024:	2320      	movs	r3, #32
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001028:	2301      	movs	r3, #1
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103e:	f001 fe53 	bl	8002ce8 <HAL_GPIO_Init>

}
 8001042:	bf00      	nop
 8001044:	3728      	adds	r7, #40	; 0x28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000
 8001050:	10210000 	.word	0x10210000
 8001054:	48000800 	.word	0x48000800

08001058 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 * @see    https://github.com/STMicroelectronics/STM32CubeF4/blob/master/Projects/STM32F401RE-Nucleo/Examples/UART/UART_Printf/Src/main.c
 */
PUTCHAR_PROTOTYPE {
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 1);
 8001060:	1d39      	adds	r1, r7, #4
 8001062:	2301      	movs	r3, #1
 8001064:	2201      	movs	r2, #1
 8001066:	4804      	ldr	r0, [pc, #16]	; (8001078 <__io_putchar+0x20>)
 8001068:	f003 ffb6 	bl	8004fd8 <HAL_UART_Transmit>

	return ch;
 800106c:	687b      	ldr	r3, [r7, #4]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000c18 	.word	0x20000c18

0800107c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001080:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001082:	e7fe      	b.n	8001082 <Error_Handler+0x6>

08001084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108a:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <HAL_MspInit+0x44>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <HAL_MspInit+0x44>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6193      	str	r3, [r2, #24]
 8001096:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <HAL_MspInit+0x44>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <HAL_MspInit+0x44>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a08      	ldr	r2, [pc, #32]	; (80010c8 <HAL_MspInit+0x44>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <HAL_MspInit+0x44>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010ba:	2007      	movs	r0, #7
 80010bc:	f001 fc20 	bl	8002900 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40021000 	.word	0x40021000

080010cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	; 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ec:	d14c      	bne.n	8001188 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80010ee:	4b28      	ldr	r3, [pc, #160]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	4a27      	ldr	r2, [pc, #156]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 80010f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f8:	6153      	str	r3, [r2, #20]
 80010fa:	4b25      	ldr	r3, [pc, #148]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001106:	4b22      	ldr	r3, [pc, #136]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	4a21      	ldr	r2, [pc, #132]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 800110c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001110:	6153      	str	r3, [r2, #20]
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_ADC_MspInit+0xc4>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800111e:	2302      	movs	r3, #2
 8001120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001122:	2303      	movs	r3, #3
 8001124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	4818      	ldr	r0, [pc, #96]	; (8001194 <HAL_ADC_MspInit+0xc8>)
 8001132:	f001 fdd9 	bl	8002ce8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001138:	4a18      	ldr	r2, [pc, #96]	; (800119c <HAL_ADC_MspInit+0xd0>)
 800113a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800113c:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 800113e:	2200      	movs	r2, #0
 8001140:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 800114a:	2280      	movs	r2, #128	; 0x80
 800114c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001150:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001154:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001158:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800115c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001160:	2220      	movs	r2, #32
 8001162:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800116a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800116c:	480a      	ldr	r0, [pc, #40]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 800116e:	f001 fc08 	bl	8002982 <HAL_DMA_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001178:	f7ff ff80 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
 8001182:	4a05      	ldr	r2, [pc, #20]	; (8001198 <HAL_ADC_MspInit+0xcc>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021000 	.word	0x40021000
 8001194:	48000800 	.word	0x48000800
 8001198:	20000ad4 	.word	0x20000ad4
 800119c:	40020008 	.word	0x40020008

080011a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a17      	ldr	r2, [pc, #92]	; (800121c <HAL_I2C_MspInit+0x7c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d128      	bne.n	8001214 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	4b17      	ldr	r3, [pc, #92]	; (8001220 <HAL_I2C_MspInit+0x80>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	4a16      	ldr	r2, [pc, #88]	; (8001220 <HAL_I2C_MspInit+0x80>)
 80011c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011cc:	6153      	str	r3, [r2, #20]
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <HAL_I2C_MspInit+0x80>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e0:	2312      	movs	r3, #18
 80011e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e8:	2303      	movs	r3, #3
 80011ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011ec:	2304      	movs	r3, #4
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	480b      	ldr	r0, [pc, #44]	; (8001224 <HAL_I2C_MspInit+0x84>)
 80011f8:	f001 fd76 	bl	8002ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <HAL_I2C_MspInit+0x80>)
 80011fe:	69db      	ldr	r3, [r3, #28]
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_I2C_MspInit+0x80>)
 8001202:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001206:	61d3      	str	r3, [r2, #28]
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <HAL_I2C_MspInit+0x80>)
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001214:	bf00      	nop
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40005400 	.word	0x40005400
 8001220:	40021000 	.word	0x40021000
 8001224:	48000400 	.word	0x48000400

08001228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	; 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a17      	ldr	r2, [pc, #92]	; (80012a4 <HAL_UART_MspInit+0x7c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d128      	bne.n	800129c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <HAL_UART_MspInit+0x80>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	4a16      	ldr	r2, [pc, #88]	; (80012a8 <HAL_UART_MspInit+0x80>)
 8001250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001254:	61d3      	str	r3, [r2, #28]
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <HAL_UART_MspInit+0x80>)
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <HAL_UART_MspInit+0x80>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	4a10      	ldr	r2, [pc, #64]	; (80012a8 <HAL_UART_MspInit+0x80>)
 8001268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126c:	6153      	str	r3, [r2, #20]
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <HAL_UART_MspInit+0x80>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800127a:	230c      	movs	r3, #12
 800127c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	2302      	movs	r3, #2
 8001280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001286:	2300      	movs	r3, #0
 8001288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800128a:	2307      	movs	r3, #7
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	4619      	mov	r1, r3
 8001294:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001298:	f001 fd26 	bl	8002ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800129c:	bf00      	nop
 800129e:	3728      	adds	r7, #40	; 0x28
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40004400 	.word	0x40004400
 80012a8:	40021000 	.word	0x40021000

080012ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012b0:	e7fe      	b.n	80012b0 <NMI_Handler+0x4>

080012b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b6:	e7fe      	b.n	80012b6 <HardFault_Handler+0x4>

080012b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012bc:	e7fe      	b.n	80012bc <MemManage_Handler+0x4>

080012be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c2:	e7fe      	b.n	80012c2 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	e7fe      	b.n	80012c8 <UsageFault_Handler+0x4>

080012ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ca:	b480      	push	{r7}
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f8:	f000 f950 	bl	800159c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}

08001300 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	dma_buffer_offset = (dma_buffer_offset+1) % 2;
 8001304:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <DMA1_Channel1_IRQHandler+0x40>)
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	b29b      	uxth	r3, r3
 800130a:	3301      	adds	r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	bfb8      	it	lt
 8001314:	425b      	neglt	r3, r3
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b09      	ldr	r3, [pc, #36]	; (8001340 <DMA1_Channel1_IRQHandler+0x40>)
 800131a:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data[ dma_buffer_offset * ADC_BUFFER_SIZE_HALF ], ADC_BUFFER_SIZE_HALF);
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <DMA1_Channel1_IRQHandler+0x40>)
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	b29b      	uxth	r3, r3
 8001322:	019b      	lsls	r3, r3, #6
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4a07      	ldr	r2, [pc, #28]	; (8001344 <DMA1_Channel1_IRQHandler+0x44>)
 8001328:	4413      	add	r3, r2
 800132a:	2240      	movs	r2, #64	; 0x40
 800132c:	4619      	mov	r1, r3
 800132e:	4806      	ldr	r0, [pc, #24]	; (8001348 <DMA1_Channel1_IRQHandler+0x48>)
 8001330:	f000 fb8e 	bl	8001a50 <HAL_ADC_Start_DMA>
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data[ 0 ], ADC_BUFFER_SIZE_HALF);

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001334:	4805      	ldr	r0, [pc, #20]	; (800134c <DMA1_Channel1_IRQHandler+0x4c>)
 8001336:	f001 fbca 	bl	8002ace <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000a80 	.word	0x20000a80
 8001344:	20000b18 	.word	0x20000b18
 8001348:	20000a84 	.word	0x20000a84
 800134c:	20000ad4 	.word	0x20000ad4

08001350 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	e00a      	b.n	8001378 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001362:	f3af 8000 	nop.w
 8001366:	4601      	mov	r1, r0
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	60ba      	str	r2, [r7, #8]
 800136e:	b2ca      	uxtb	r2, r1
 8001370:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	3301      	adds	r3, #1
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	429a      	cmp	r2, r3
 800137e:	dbf0      	blt.n	8001362 <_read+0x12>
	}

return len;
 8001380:	687b      	ldr	r3, [r7, #4]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3718      	adds	r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	e009      	b.n	80013b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	60ba      	str	r2, [r7, #8]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe57 	bl	8001058 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	3301      	adds	r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	dbf1      	blt.n	800139c <_write+0x12>
	}
	return len;
 80013b8:	687b      	ldr	r3, [r7, #4]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <_close>:

int _close(int file)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	return -1;
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ea:	605a      	str	r2, [r3, #4]
	return 0;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <_isatty>:

int _isatty(int file)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
	return 1;
 8001402:	2301      	movs	r3, #1
}
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
	return 0;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001434:	4a14      	ldr	r2, [pc, #80]	; (8001488 <_sbrk+0x5c>)
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <_sbrk+0x60>)
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001440:	4b13      	ldr	r3, [pc, #76]	; (8001490 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d102      	bne.n	800144e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001448:	4b11      	ldr	r3, [pc, #68]	; (8001490 <_sbrk+0x64>)
 800144a:	4a12      	ldr	r2, [pc, #72]	; (8001494 <_sbrk+0x68>)
 800144c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800144e:	4b10      	ldr	r3, [pc, #64]	; (8001490 <_sbrk+0x64>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	429a      	cmp	r2, r3
 800145a:	d207      	bcs.n	800146c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800145c:	f004 fbde 	bl	8005c1c <__errno>
 8001460:	4602      	mov	r2, r0
 8001462:	230c      	movs	r3, #12
 8001464:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	e009      	b.n	8001480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <_sbrk+0x64>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001472:	4b07      	ldr	r3, [pc, #28]	; (8001490 <_sbrk+0x64>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	4a05      	ldr	r2, [pc, #20]	; (8001490 <_sbrk+0x64>)
 800147c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800147e:	68fb      	ldr	r3, [r7, #12]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20010000 	.word	0x20010000
 800148c:	00000400 	.word	0x00000400
 8001490:	20000208 	.word	0x20000208
 8001494:	20000ca8 	.word	0x20000ca8

08001498 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <SystemInit+0x20>)
 800149e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014a2:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <SystemInit+0x20>)
 80014a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c0:	480d      	ldr	r0, [pc, #52]	; (80014f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80014c2:	490e      	ldr	r1, [pc, #56]	; (80014fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80014c4:	4a0e      	ldr	r2, [pc, #56]	; (8001500 <LoopForever+0xe>)
  movs r3, #0
 80014c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c8:	e002      	b.n	80014d0 <LoopCopyDataInit>

080014ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ce:	3304      	adds	r3, #4

080014d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d4:	d3f9      	bcc.n	80014ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014d6:	4a0b      	ldr	r2, [pc, #44]	; (8001504 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014d8:	4c0b      	ldr	r4, [pc, #44]	; (8001508 <LoopForever+0x16>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014dc:	e001      	b.n	80014e2 <LoopFillZerobss>

080014de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e0:	3204      	adds	r2, #4

080014e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e4:	d3fb      	bcc.n	80014de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014e6:	f7ff ffd7 	bl	8001498 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ea:	f004 fb9d 	bl	8005c28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014ee:	f7ff fb63 	bl	8000bb8 <main>

080014f2 <LoopForever>:

LoopForever:
    b LoopForever
 80014f2:	e7fe      	b.n	80014f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014f4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80014f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014fc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001500:	0800a598 	.word	0x0800a598
  ldr r2, =_sbss
 8001504:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001508:	20000ca4 	.word	0x20000ca4

0800150c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800150c:	e7fe      	b.n	800150c <ADC1_2_IRQHandler>
	...

08001510 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_Init+0x28>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a07      	ldr	r2, [pc, #28]	; (8001538 <HAL_Init+0x28>)
 800151a:	f043 0310 	orr.w	r3, r3, #16
 800151e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001520:	2003      	movs	r0, #3
 8001522:	f001 f9ed 	bl	8002900 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001526:	2000      	movs	r0, #0
 8001528:	f000 f808 	bl	800153c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800152c:	f7ff fdaa 	bl	8001084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40022000 	.word	0x40022000

0800153c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_InitTick+0x54>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_InitTick+0x58>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4619      	mov	r1, r3
 800154e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001552:	fbb3 f3f1 	udiv	r3, r3, r1
 8001556:	fbb2 f3f3 	udiv	r3, r2, r3
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fa05 	bl	800296a <HAL_SYSTICK_Config>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e00e      	b.n	8001588 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b0f      	cmp	r3, #15
 800156e:	d80a      	bhi.n	8001586 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001570:	2200      	movs	r2, #0
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f001 f9cd 	bl	8002916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800157c:	4a06      	ldr	r2, [pc, #24]	; (8001598 <HAL_InitTick+0x5c>)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001582:	2300      	movs	r3, #0
 8001584:	e000      	b.n	8001588 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
}
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000000 	.word	0x20000000
 8001594:	20000008 	.word	0x20000008
 8001598:	20000004 	.word	0x20000004

0800159c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_IncTick+0x20>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <HAL_IncTick+0x24>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4413      	add	r3, r2
 80015ac:	4a04      	ldr	r2, [pc, #16]	; (80015c0 <HAL_IncTick+0x24>)
 80015ae:	6013      	str	r3, [r2, #0]
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000008 	.word	0x20000008
 80015c0:	20000c9c 	.word	0x20000c9c

080015c4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return uwTick;  
 80015c8:	4b03      	ldr	r3, [pc, #12]	; (80015d8 <HAL_GetTick+0x14>)
 80015ca:	681b      	ldr	r3, [r3, #0]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000c9c 	.word	0x20000c9c

080015dc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e4:	f7ff ffee 	bl	80015c4 <HAL_GetTick>
 80015e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f4:	d005      	beq.n	8001602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_Delay+0x40>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4413      	add	r3, r2
 8001600:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001602:	bf00      	nop
 8001604:	f7ff ffde 	bl	80015c4 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	429a      	cmp	r2, r3
 8001612:	d8f7      	bhi.n	8001604 <HAL_Delay+0x28>
  {
  }
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000008 	.word	0x20000008

08001620 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b09a      	sub	sp, #104	; 0x68
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800166a:	2300      	movs	r3, #0
 800166c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e1e3      	b.n	8001a44 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	f003 0310 	and.w	r3, r3, #16
 800168a:	2b00      	cmp	r3, #0
 800168c:	d176      	bne.n	800177c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	2b00      	cmp	r3, #0
 8001694:	d152      	bne.n	800173c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff fd0b 	bl	80010cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d13b      	bne.n	800173c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f000 ffeb 	bl	80026a0 <ADC_Disable>
 80016ca:	4603      	mov	r3, r0
 80016cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d4:	f003 0310 	and.w	r3, r3, #16
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d12f      	bne.n	800173c <HAL_ADC_Init+0xe0>
 80016dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d12b      	bne.n	800173c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016ec:	f023 0302 	bic.w	r3, r3, #2
 80016f0:	f043 0202 	orr.w	r2, r3, #2
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001706:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001716:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001718:	4b92      	ldr	r3, [pc, #584]	; (8001964 <HAL_ADC_Init+0x308>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a92      	ldr	r2, [pc, #584]	; (8001968 <HAL_ADC_Init+0x30c>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	0c9a      	lsrs	r2, r3, #18
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800172e:	e002      	b.n	8001736 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	3b01      	subs	r3, #1
 8001734:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f9      	bne.n	8001730 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d007      	beq.n	800175a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001754:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001758:	d110      	bne.n	800177c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	f023 0312 	bic.w	r3, r3, #18
 8001762:	f043 0210 	orr.w	r2, r3, #16
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	f043 0201 	orr.w	r2, r3, #1
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	f003 0310 	and.w	r3, r3, #16
 8001784:	2b00      	cmp	r3, #0
 8001786:	f040 8150 	bne.w	8001a2a <HAL_ADC_Init+0x3ce>
 800178a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800178e:	2b00      	cmp	r3, #0
 8001790:	f040 814b 	bne.w	8001a2a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f040 8143 	bne.w	8001a2a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80017ac:	f043 0202 	orr.w	r2, r3, #2
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017bc:	d004      	beq.n	80017c8 <HAL_ADC_Init+0x16c>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a6a      	ldr	r2, [pc, #424]	; (800196c <HAL_ADC_Init+0x310>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d101      	bne.n	80017cc <HAL_ADC_Init+0x170>
 80017c8:	4b69      	ldr	r3, [pc, #420]	; (8001970 <HAL_ADC_Init+0x314>)
 80017ca:	e000      	b.n	80017ce <HAL_ADC_Init+0x172>
 80017cc:	4b69      	ldr	r3, [pc, #420]	; (8001974 <HAL_ADC_Init+0x318>)
 80017ce:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017d8:	d102      	bne.n	80017e0 <HAL_ADC_Init+0x184>
 80017da:	4b64      	ldr	r3, [pc, #400]	; (800196c <HAL_ADC_Init+0x310>)
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	e01a      	b.n	8001816 <HAL_ADC_Init+0x1ba>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a61      	ldr	r2, [pc, #388]	; (800196c <HAL_ADC_Init+0x310>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d103      	bne.n	80017f2 <HAL_ADC_Init+0x196>
 80017ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e011      	b.n	8001816 <HAL_ADC_Init+0x1ba>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a60      	ldr	r2, [pc, #384]	; (8001978 <HAL_ADC_Init+0x31c>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d102      	bne.n	8001802 <HAL_ADC_Init+0x1a6>
 80017fc:	4b5f      	ldr	r3, [pc, #380]	; (800197c <HAL_ADC_Init+0x320>)
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	e009      	b.n	8001816 <HAL_ADC_Init+0x1ba>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a5d      	ldr	r2, [pc, #372]	; (800197c <HAL_ADC_Init+0x320>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d102      	bne.n	8001812 <HAL_ADC_Init+0x1b6>
 800180c:	4b5a      	ldr	r3, [pc, #360]	; (8001978 <HAL_ADC_Init+0x31c>)
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	e001      	b.n	8001816 <HAL_ADC_Init+0x1ba>
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	2b01      	cmp	r3, #1
 8001822:	d108      	bne.n	8001836 <HAL_ADC_Init+0x1da>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b01      	cmp	r3, #1
 8001830:	d101      	bne.n	8001836 <HAL_ADC_Init+0x1da>
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <HAL_ADC_Init+0x1dc>
 8001836:	2300      	movs	r3, #0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d11c      	bne.n	8001876 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800183c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800183e:	2b00      	cmp	r3, #0
 8001840:	d010      	beq.n	8001864 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	2b01      	cmp	r3, #1
 800184c:	d107      	bne.n	800185e <HAL_ADC_Init+0x202>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b01      	cmp	r3, #1
 8001858:	d101      	bne.n	800185e <HAL_ADC_Init+0x202>
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <HAL_ADC_Init+0x204>
 800185e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001860:	2b00      	cmp	r3, #0
 8001862:	d108      	bne.n	8001876 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001864:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	431a      	orrs	r2, r3
 8001872:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001874:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7e5b      	ldrb	r3, [r3, #25]
 800187a:	035b      	lsls	r3, r3, #13
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001880:	2a01      	cmp	r2, #1
 8001882:	d002      	beq.n	800188a <HAL_ADC_Init+0x22e>
 8001884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001888:	e000      	b.n	800188c <HAL_ADC_Init+0x230>
 800188a:	2200      	movs	r2, #0
 800188c:	431a      	orrs	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	431a      	orrs	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4313      	orrs	r3, r2
 800189a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800189c:	4313      	orrs	r3, r2
 800189e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d11b      	bne.n	80018e2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	7e5b      	ldrb	r3, [r3, #25]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d109      	bne.n	80018c6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	3b01      	subs	r3, #1
 80018b8:	045a      	lsls	r2, r3, #17
 80018ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018bc:	4313      	orrs	r3, r2
 80018be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c2:	663b      	str	r3, [r7, #96]	; 0x60
 80018c4:	e00d      	b.n	80018e2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80018ce:	f043 0220 	orr.w	r2, r3, #32
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	f043 0201 	orr.w	r2, r3, #1
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d054      	beq.n	8001994 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a22      	ldr	r2, [pc, #136]	; (8001978 <HAL_ADC_Init+0x31c>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d004      	beq.n	80018fe <HAL_ADC_Init+0x2a2>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a20      	ldr	r2, [pc, #128]	; (800197c <HAL_ADC_Init+0x320>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d140      	bne.n	8001980 <HAL_ADC_Init+0x324>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001902:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001906:	d02a      	beq.n	800195e <HAL_ADC_Init+0x302>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800190c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001910:	d022      	beq.n	8001958 <HAL_ADC_Init+0x2fc>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001916:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800191a:	d01a      	beq.n	8001952 <HAL_ADC_Init+0x2f6>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001920:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001924:	d012      	beq.n	800194c <HAL_ADC_Init+0x2f0>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800192e:	d00a      	beq.n	8001946 <HAL_ADC_Init+0x2ea>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001934:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001938:	d002      	beq.n	8001940 <HAL_ADC_Init+0x2e4>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193e:	e023      	b.n	8001988 <HAL_ADC_Init+0x32c>
 8001940:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001944:	e020      	b.n	8001988 <HAL_ADC_Init+0x32c>
 8001946:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800194a:	e01d      	b.n	8001988 <HAL_ADC_Init+0x32c>
 800194c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001950:	e01a      	b.n	8001988 <HAL_ADC_Init+0x32c>
 8001952:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001956:	e017      	b.n	8001988 <HAL_ADC_Init+0x32c>
 8001958:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800195c:	e014      	b.n	8001988 <HAL_ADC_Init+0x32c>
 800195e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001962:	e011      	b.n	8001988 <HAL_ADC_Init+0x32c>
 8001964:	20000000 	.word	0x20000000
 8001968:	431bde83 	.word	0x431bde83
 800196c:	50000100 	.word	0x50000100
 8001970:	50000300 	.word	0x50000300
 8001974:	50000700 	.word	0x50000700
 8001978:	50000400 	.word	0x50000400
 800197c:	50000500 	.word	0x50000500
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800198c:	4313      	orrs	r3, r2
 800198e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001990:	4313      	orrs	r3, r2
 8001992:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d114      	bne.n	80019cc <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80019b0:	f023 0302 	bic.w	r3, r3, #2
 80019b4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	7e1b      	ldrb	r3, [r3, #24]
 80019ba:	039a      	lsls	r2, r3, #14
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	4313      	orrs	r3, r2
 80019c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80019c8:	4313      	orrs	r3, r2
 80019ca:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	68da      	ldr	r2, [r3, #12]
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <HAL_ADC_Init+0x3f0>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6812      	ldr	r2, [r2, #0]
 80019da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80019dc:	430b      	orrs	r3, r1
 80019de:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d10c      	bne.n	8001a02 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f023 010f 	bic.w	r1, r3, #15
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	1e5a      	subs	r2, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	631a      	str	r2, [r3, #48]	; 0x30
 8001a00:	e007      	b.n	8001a12 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 020f 	bic.w	r2, r2, #15
 8001a10:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1c:	f023 0303 	bic.w	r3, r3, #3
 8001a20:	f043 0201 	orr.w	r2, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	641a      	str	r2, [r3, #64]	; 0x40
 8001a28:	e00a      	b.n	8001a40 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f023 0312 	bic.w	r3, r3, #18
 8001a32:	f043 0210 	orr.w	r2, r3, #16
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001a40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3768      	adds	r7, #104	; 0x68
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	fff0c007 	.word	0xfff0c007

08001a50 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80f7 	bne.w	8001c5e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d101      	bne.n	8001a7e <HAL_ADC_Start_DMA+0x2e>
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	e0f2      	b.n	8001c64 <HAL_ADC_Start_DMA+0x214>
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2201      	movs	r2, #1
 8001a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a8e:	d004      	beq.n	8001a9a <HAL_ADC_Start_DMA+0x4a>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a75      	ldr	r2, [pc, #468]	; (8001c6c <HAL_ADC_Start_DMA+0x21c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d109      	bne.n	8001aae <HAL_ADC_Start_DMA+0x5e>
 8001a9a:	4b75      	ldr	r3, [pc, #468]	; (8001c70 <HAL_ADC_Start_DMA+0x220>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f003 031f 	and.w	r3, r3, #31
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	bf0c      	ite	eq
 8001aa6:	2301      	moveq	r3, #1
 8001aa8:	2300      	movne	r3, #0
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	e008      	b.n	8001ac0 <HAL_ADC_Start_DMA+0x70>
 8001aae:	4b71      	ldr	r3, [pc, #452]	; (8001c74 <HAL_ADC_Start_DMA+0x224>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 031f 	and.w	r3, r3, #31
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	bf0c      	ite	eq
 8001aba:	2301      	moveq	r3, #1
 8001abc:	2300      	movne	r3, #0
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f000 80c5 	beq.w	8001c50 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f000 fd8c 	bl	80025e4 <ADC_Enable>
 8001acc:	4603      	mov	r3, r0
 8001ace:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ad0:	7dfb      	ldrb	r3, [r7, #23]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f040 80b7 	bne.w	8001c46 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ae0:	f023 0301 	bic.w	r3, r3, #1
 8001ae4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001af4:	d004      	beq.n	8001b00 <HAL_ADC_Start_DMA+0xb0>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a5c      	ldr	r2, [pc, #368]	; (8001c6c <HAL_ADC_Start_DMA+0x21c>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d106      	bne.n	8001b0e <HAL_ADC_Start_DMA+0xbe>
 8001b00:	4b5b      	ldr	r3, [pc, #364]	; (8001c70 <HAL_ADC_Start_DMA+0x220>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 031f 	and.w	r3, r3, #31
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d010      	beq.n	8001b2e <HAL_ADC_Start_DMA+0xde>
 8001b0c:	e005      	b.n	8001b1a <HAL_ADC_Start_DMA+0xca>
 8001b0e:	4b59      	ldr	r3, [pc, #356]	; (8001c74 <HAL_ADC_Start_DMA+0x224>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d009      	beq.n	8001b2e <HAL_ADC_Start_DMA+0xde>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b22:	d004      	beq.n	8001b2e <HAL_ADC_Start_DMA+0xde>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a53      	ldr	r2, [pc, #332]	; (8001c78 <HAL_ADC_Start_DMA+0x228>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d115      	bne.n	8001b5a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d036      	beq.n	8001bb6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b50:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001b58:	e02d      	b.n	8001bb6 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b6e:	d004      	beq.n	8001b7a <HAL_ADC_Start_DMA+0x12a>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a3d      	ldr	r2, [pc, #244]	; (8001c6c <HAL_ADC_Start_DMA+0x21c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d10a      	bne.n	8001b90 <HAL_ADC_Start_DMA+0x140>
 8001b7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	bf14      	ite	ne
 8001b88:	2301      	movne	r3, #1
 8001b8a:	2300      	moveq	r3, #0
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	e008      	b.n	8001ba2 <HAL_ADC_Start_DMA+0x152>
 8001b90:	4b39      	ldr	r3, [pc, #228]	; (8001c78 <HAL_ADC_Start_DMA+0x228>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	bf14      	ite	ne
 8001b9c:	2301      	movne	r3, #1
 8001b9e:	2300      	moveq	r3, #0
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bc2:	d106      	bne.n	8001bd2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc8:	f023 0206 	bic.w	r2, r3, #6
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	645a      	str	r2, [r3, #68]	; 0x44
 8001bd0:	e002      	b.n	8001bd8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be4:	4a25      	ldr	r2, [pc, #148]	; (8001c7c <HAL_ADC_Start_DMA+0x22c>)
 8001be6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bec:	4a24      	ldr	r2, [pc, #144]	; (8001c80 <HAL_ADC_Start_DMA+0x230>)
 8001bee:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf4:	4a23      	ldr	r2, [pc, #140]	; (8001c84 <HAL_ADC_Start_DMA+0x234>)
 8001bf6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	221c      	movs	r2, #28
 8001bfe:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 0210 	orr.w	r2, r2, #16
 8001c0e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0201 	orr.w	r2, r2, #1
 8001c1e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	3340      	adds	r3, #64	; 0x40
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	68ba      	ldr	r2, [r7, #8]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f000 feee 	bl	8002a10 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0204 	orr.w	r2, r2, #4
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	e00d      	b.n	8001c62 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001c4e:	e008      	b.n	8001c62 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001c5c:	e001      	b.n	8001c62 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	50000100 	.word	0x50000100
 8001c70:	50000300 	.word	0x50000300
 8001c74:	50000700 	.word	0x50000700
 8001c78:	50000400 	.word	0x50000400
 8001c7c:	08002519 	.word	0x08002519
 8001c80:	08002593 	.word	0x08002593
 8001c84:	080025af 	.word	0x080025af

08001c88 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d101      	bne.n	8001ca4 <HAL_ADCEx_Calibration_Start+0x1c>
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	e057      	b.n	8001d54 <HAL_ADCEx_Calibration_Start+0xcc>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 fcf7 	bl	80026a0 <ADC_Disable>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d146      	bne.n	8001d4a <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001cd0:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d107      	bne.n	8001ce8 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ce6:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001cf6:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001cf8:	f7ff fc64 	bl	80015c4 <HAL_GetTick>
 8001cfc:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001cfe:	e014      	b.n	8001d2a <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001d00:	f7ff fc60 	bl	80015c4 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b0a      	cmp	r3, #10
 8001d0c:	d90d      	bls.n	8001d2a <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f023 0312 	bic.w	r3, r3, #18
 8001d16:	f043 0210 	orr.w	r2, r3, #16
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e014      	b.n	8001d54 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001d34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001d38:	d0e2      	beq.n	8001d00 <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f023 0303 	bic.w	r3, r3, #3
 8001d42:	f043 0201 	orr.w	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b09b      	sub	sp, #108	; 0x6c
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d66:	2300      	movs	r3, #0
 8001d68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x22>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e2cb      	b.n	8002316 <HAL_ADC_ConfigChannel+0x5ba>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f040 82af 	bne.w	80022f4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b04      	cmp	r3, #4
 8001d9c:	d81c      	bhi.n	8001dd8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4413      	add	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	461a      	mov	r2, r3
 8001db2:	231f      	movs	r3, #31
 8001db4:	4093      	lsls	r3, r2
 8001db6:	43db      	mvns	r3, r3
 8001db8:	4019      	ands	r1, r3
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	4413      	add	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	fa00 f203 	lsl.w	r2, r0, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	631a      	str	r2, [r3, #48]	; 0x30
 8001dd6:	e063      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b09      	cmp	r3, #9
 8001dde:	d81e      	bhi.n	8001e1e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	4613      	mov	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	4413      	add	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	3b1e      	subs	r3, #30
 8001df4:	221f      	movs	r2, #31
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	4019      	ands	r1, r3
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	6818      	ldr	r0, [r3, #0]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	3b1e      	subs	r3, #30
 8001e10:	fa00 f203 	lsl.w	r2, r0, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e1c:	e040      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b0e      	cmp	r3, #14
 8001e24:	d81e      	bhi.n	8001e64 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	4613      	mov	r3, r2
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4413      	add	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	3b3c      	subs	r3, #60	; 0x3c
 8001e3a:	221f      	movs	r2, #31
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	4019      	ands	r1, r3
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	3b3c      	subs	r3, #60	; 0x3c
 8001e56:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	639a      	str	r2, [r3, #56]	; 0x38
 8001e62:	e01d      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	4413      	add	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	3b5a      	subs	r3, #90	; 0x5a
 8001e78:	221f      	movs	r2, #31
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	4019      	ands	r1, r3
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6818      	ldr	r0, [r3, #0]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	3b5a      	subs	r3, #90	; 0x5a
 8001e94:	fa00 f203 	lsl.w	r2, r0, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f040 80e5 	bne.w	800207a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b09      	cmp	r3, #9
 8001eb6:	d91c      	bls.n	8001ef2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6999      	ldr	r1, [r3, #24]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3b1e      	subs	r3, #30
 8001eca:	2207      	movs	r2, #7
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	4019      	ands	r1, r3
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	6898      	ldr	r0, [r3, #8]
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4613      	mov	r3, r2
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b1e      	subs	r3, #30
 8001ee4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	619a      	str	r2, [r3, #24]
 8001ef0:	e019      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6959      	ldr	r1, [r3, #20]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4613      	mov	r3, r2
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	4413      	add	r3, r2
 8001f02:	2207      	movs	r2, #7
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	4019      	ands	r1, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	6898      	ldr	r0, [r3, #8]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4613      	mov	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695a      	ldr	r2, [r3, #20]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	08db      	lsrs	r3, r3, #3
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	2b03      	cmp	r3, #3
 8001f46:	d84f      	bhi.n	8001fe8 <HAL_ADC_ConfigChannel+0x28c>
 8001f48:	a201      	add	r2, pc, #4	; (adr r2, 8001f50 <HAL_ADC_ConfigChannel+0x1f4>)
 8001f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f4e:	bf00      	nop
 8001f50:	08001f61 	.word	0x08001f61
 8001f54:	08001f83 	.word	0x08001f83
 8001f58:	08001fa5 	.word	0x08001fa5
 8001f5c:	08001fc7 	.word	0x08001fc7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f66:	4b9f      	ldr	r3, [pc, #636]	; (80021e4 <HAL_ADC_ConfigChannel+0x488>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	0691      	lsls	r1, r2, #26
 8001f70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f72:	430a      	orrs	r2, r1
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001f7e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f80:	e07e      	b.n	8002080 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001f88:	4b96      	ldr	r3, [pc, #600]	; (80021e4 <HAL_ADC_ConfigChannel+0x488>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	0691      	lsls	r1, r2, #26
 8001f92:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f94:	430a      	orrs	r2, r1
 8001f96:	431a      	orrs	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001fa0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fa2:	e06d      	b.n	8002080 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001faa:	4b8e      	ldr	r3, [pc, #568]	; (80021e4 <HAL_ADC_ConfigChannel+0x488>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	6812      	ldr	r2, [r2, #0]
 8001fb2:	0691      	lsls	r1, r2, #26
 8001fb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001fc2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fc4:	e05c      	b.n	8002080 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001fcc:	4b85      	ldr	r3, [pc, #532]	; (80021e4 <HAL_ADC_ConfigChannel+0x488>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	0691      	lsls	r1, r2, #26
 8001fd6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001fe4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fe6:	e04b      	b.n	8002080 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	069b      	lsls	r3, r3, #26
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d107      	bne.n	800200c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800200a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002012:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	069b      	lsls	r3, r3, #26
 800201c:	429a      	cmp	r2, r3
 800201e:	d107      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800202e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002036:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	069b      	lsls	r3, r3, #26
 8002040:	429a      	cmp	r2, r3
 8002042:	d107      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002052:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800205a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	069b      	lsls	r3, r3, #26
 8002064:	429a      	cmp	r2, r3
 8002066:	d10a      	bne.n	800207e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002076:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002078:	e001      	b.n	800207e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800207a:	bf00      	nop
 800207c:	e000      	b.n	8002080 <HAL_ADC_ConfigChannel+0x324>
      break;
 800207e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	2b01      	cmp	r3, #1
 800208c:	d108      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x344>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x344>
 800209c:	2301      	movs	r3, #1
 800209e:	e000      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x346>
 80020a0:	2300      	movs	r3, #0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f040 8131 	bne.w	800230a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d00f      	beq.n	80020d0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2201      	movs	r2, #1
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	400a      	ands	r2, r1
 80020ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80020ce:	e049      	b.n	8002164 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2201      	movs	r2, #1
 80020de:	409a      	lsls	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b09      	cmp	r3, #9
 80020f0:	d91c      	bls.n	800212c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6999      	ldr	r1, [r3, #24]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	4613      	mov	r3, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4413      	add	r3, r2
 8002102:	3b1b      	subs	r3, #27
 8002104:	2207      	movs	r2, #7
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43db      	mvns	r3, r3
 800210c:	4019      	ands	r1, r3
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	6898      	ldr	r0, [r3, #8]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	3b1b      	subs	r3, #27
 800211e:	fa00 f203 	lsl.w	r2, r0, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	619a      	str	r2, [r3, #24]
 800212a:	e01b      	b.n	8002164 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6959      	ldr	r1, [r3, #20]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	4613      	mov	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4413      	add	r3, r2
 800213e:	2207      	movs	r2, #7
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	4019      	ands	r1, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	6898      	ldr	r0, [r3, #8]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1c5a      	adds	r2, r3, #1
 8002152:	4613      	mov	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4413      	add	r3, r2
 8002158:	fa00 f203 	lsl.w	r2, r0, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800216c:	d004      	beq.n	8002178 <HAL_ADC_ConfigChannel+0x41c>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a1d      	ldr	r2, [pc, #116]	; (80021e8 <HAL_ADC_ConfigChannel+0x48c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d101      	bne.n	800217c <HAL_ADC_ConfigChannel+0x420>
 8002178:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <HAL_ADC_ConfigChannel+0x490>)
 800217a:	e000      	b.n	800217e <HAL_ADC_ConfigChannel+0x422>
 800217c:	4b1c      	ldr	r3, [pc, #112]	; (80021f0 <HAL_ADC_ConfigChannel+0x494>)
 800217e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b10      	cmp	r3, #16
 8002186:	d105      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002188:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002190:	2b00      	cmp	r3, #0
 8002192:	d015      	beq.n	80021c0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002198:	2b11      	cmp	r3, #17
 800219a:	d105      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800219c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00b      	beq.n	80021c0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80021ac:	2b12      	cmp	r3, #18
 80021ae:	f040 80ac 	bne.w	800230a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80021b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f040 80a5 	bne.w	800230a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021c8:	d102      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x474>
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <HAL_ADC_ConfigChannel+0x48c>)
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	e023      	b.n	8002218 <HAL_ADC_ConfigChannel+0x4bc>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a04      	ldr	r2, [pc, #16]	; (80021e8 <HAL_ADC_ConfigChannel+0x48c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d10c      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x498>
 80021da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	e01a      	b.n	8002218 <HAL_ADC_ConfigChannel+0x4bc>
 80021e2:	bf00      	nop
 80021e4:	83fff000 	.word	0x83fff000
 80021e8:	50000100 	.word	0x50000100
 80021ec:	50000300 	.word	0x50000300
 80021f0:	50000700 	.word	0x50000700
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a4a      	ldr	r2, [pc, #296]	; (8002324 <HAL_ADC_ConfigChannel+0x5c8>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d102      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x4a8>
 80021fe:	4b4a      	ldr	r3, [pc, #296]	; (8002328 <HAL_ADC_ConfigChannel+0x5cc>)
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	e009      	b.n	8002218 <HAL_ADC_ConfigChannel+0x4bc>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a47      	ldr	r2, [pc, #284]	; (8002328 <HAL_ADC_ConfigChannel+0x5cc>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d102      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x4b8>
 800220e:	4b45      	ldr	r3, [pc, #276]	; (8002324 <HAL_ADC_ConfigChannel+0x5c8>)
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	e001      	b.n	8002218 <HAL_ADC_ConfigChannel+0x4bc>
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b01      	cmp	r3, #1
 8002224:	d108      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x4dc>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x4dc>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_ADC_ConfigChannel+0x4de>
 8002238:	2300      	movs	r3, #0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d150      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800223e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002240:	2b00      	cmp	r3, #0
 8002242:	d010      	beq.n	8002266 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b01      	cmp	r3, #1
 800224e:	d107      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x504>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x504>
 800225c:	2301      	movs	r3, #1
 800225e:	e000      	b.n	8002262 <HAL_ADC_ConfigChannel+0x506>
 8002260:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002262:	2b00      	cmp	r3, #0
 8002264:	d13c      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b10      	cmp	r3, #16
 800226c:	d11d      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x54e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002276:	d118      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002278:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002280:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002282:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002284:	4b29      	ldr	r3, [pc, #164]	; (800232c <HAL_ADC_ConfigChannel+0x5d0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a29      	ldr	r2, [pc, #164]	; (8002330 <HAL_ADC_ConfigChannel+0x5d4>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0c9a      	lsrs	r2, r3, #18
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800229a:	e002      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	3b01      	subs	r3, #1
 80022a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1f9      	bne.n	800229c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022a8:	e02e      	b.n	8002308 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b11      	cmp	r3, #17
 80022b0:	d10b      	bne.n	80022ca <HAL_ADC_ConfigChannel+0x56e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022ba:	d106      	bne.n	80022ca <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80022bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80022c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022c6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022c8:	e01e      	b.n	8002308 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b12      	cmp	r3, #18
 80022d0:	d11a      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80022d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022dc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022de:	e013      	b.n	8002308 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	f043 0220 	orr.w	r2, r3, #32
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80022f2:	e00a      	b.n	800230a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f043 0220 	orr.w	r2, r3, #32
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002306:	e000      	b.n	800230a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002308:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002312:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002316:	4618      	mov	r0, r3
 8002318:	376c      	adds	r7, #108	; 0x6c
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	50000400 	.word	0x50000400
 8002328:	50000500 	.word	0x50000500
 800232c:	20000000 	.word	0x20000000
 8002330:	431bde83 	.word	0x431bde83

08002334 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002334:	b480      	push	{r7}
 8002336:	b099      	sub	sp, #100	; 0x64
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800234c:	d102      	bne.n	8002354 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800234e:	4b6d      	ldr	r3, [pc, #436]	; (8002504 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	e01a      	b.n	800238a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a6a      	ldr	r2, [pc, #424]	; (8002504 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d103      	bne.n	8002366 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800235e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	e011      	b.n	800238a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a67      	ldr	r2, [pc, #412]	; (8002508 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d102      	bne.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002370:	4b66      	ldr	r3, [pc, #408]	; (800250c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002372:	60bb      	str	r3, [r7, #8]
 8002374:	e009      	b.n	800238a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a64      	ldr	r2, [pc, #400]	; (800250c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d102      	bne.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002380:	4b61      	ldr	r3, [pc, #388]	; (8002508 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	e001      	b.n	800238a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002386:	2300      	movs	r3, #0
 8002388:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0b0      	b.n	80024f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800239a:	2b01      	cmp	r3, #1
 800239c:	d101      	bne.n	80023a2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800239e:	2302      	movs	r3, #2
 80023a0:	e0a9      	b.n	80024f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f040 808d 	bne.w	80024d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f040 8086 	bne.w	80024d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d0:	d004      	beq.n	80023dc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a4b      	ldr	r2, [pc, #300]	; (8002504 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d101      	bne.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80023dc:	4b4c      	ldr	r3, [pc, #304]	; (8002510 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80023de:	e000      	b.n	80023e2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80023e0:	4b4c      	ldr	r3, [pc, #304]	; (8002514 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80023e2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d040      	beq.n	800246e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80023ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	6859      	ldr	r1, [r3, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023fe:	035b      	lsls	r3, r3, #13
 8002400:	430b      	orrs	r3, r1
 8002402:	431a      	orrs	r2, r3
 8002404:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002406:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	2b01      	cmp	r3, #1
 8002414:	d108      	bne.n	8002428 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	d101      	bne.n	8002428 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002428:	2300      	movs	r3, #0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d15c      	bne.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b01      	cmp	r3, #1
 8002438:	d107      	bne.n	800244a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800244a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800244c:	2b00      	cmp	r3, #0
 800244e:	d14b      	bne.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002450:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002458:	f023 030f 	bic.w	r3, r3, #15
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	6811      	ldr	r1, [r2, #0]
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	6892      	ldr	r2, [r2, #8]
 8002464:	430a      	orrs	r2, r1
 8002466:	431a      	orrs	r2, r3
 8002468:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800246a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800246c:	e03c      	b.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800246e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002476:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002478:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	2b01      	cmp	r3, #1
 8002486:	d108      	bne.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800249a:	2300      	movs	r3, #0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d123      	bne.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d107      	bne.n	80024bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80024b8:	2301      	movs	r3, #1
 80024ba:	e000      	b.n	80024be <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80024bc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d112      	bne.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80024c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024ca:	f023 030f 	bic.w	r3, r3, #15
 80024ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024d0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80024d2:	e009      	b.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f043 0220 	orr.w	r2, r3, #32
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80024e6:	e000      	b.n	80024ea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80024e8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80024f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80024f6:	4618      	mov	r0, r3
 80024f8:	3764      	adds	r7, #100	; 0x64
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	50000100 	.word	0x50000100
 8002508:	50000400 	.word	0x50000400
 800250c:	50000500 	.word	0x50000500
 8002510:	50000300 	.word	0x50000300
 8002514:	50000700 	.word	0x50000700

08002518 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800252e:	2b00      	cmp	r3, #0
 8002530:	d126      	bne.n	8002580 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002548:	2b00      	cmp	r3, #0
 800254a:	d115      	bne.n	8002578 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002550:	2b00      	cmp	r3, #0
 8002552:	d111      	bne.n	8002578 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d105      	bne.n	8002578 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f7ff f851 	bl	8001620 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800257e:	e004      	b.n	800258a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	4798      	blx	r3
}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b084      	sub	sp, #16
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f7ff f847 	bl	8001634 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80025a6:	bf00      	nop
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b084      	sub	sp, #16
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025cc:	f043 0204 	orr.w	r2, r3, #4
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7ff f837 	bl	8001648 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025da:	bf00      	nop
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d108      	bne.n	8002610 <ADC_Enable+0x2c>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <ADC_Enable+0x2c>
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <ADC_Enable+0x2e>
 8002610:	2300      	movs	r3, #0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d13c      	bne.n	8002690 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <ADC_Enable+0xb8>)
 800261e:	4013      	ands	r3, r2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d00d      	beq.n	8002640 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002628:	f043 0210 	orr.w	r2, r3, #16
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002634:	f043 0201 	orr.w	r2, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e028      	b.n	8002692 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002650:	f7fe ffb8 	bl	80015c4 <HAL_GetTick>
 8002654:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002656:	e014      	b.n	8002682 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002658:	f7fe ffb4 	bl	80015c4 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d90d      	bls.n	8002682 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f043 0210 	orr.w	r2, r3, #16
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002676:	f043 0201 	orr.w	r2, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e007      	b.n	8002692 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b01      	cmp	r3, #1
 800268e:	d1e3      	bne.n	8002658 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	8000003f 	.word	0x8000003f

080026a0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0303 	and.w	r3, r3, #3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d108      	bne.n	80026cc <ADC_Disable+0x2c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <ADC_Disable+0x2c>
 80026c8:	2301      	movs	r3, #1
 80026ca:	e000      	b.n	80026ce <ADC_Disable+0x2e>
 80026cc:	2300      	movs	r3, #0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d040      	beq.n	8002754 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 030d 	and.w	r3, r3, #13
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d10f      	bne.n	8002700 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0202 	orr.w	r2, r2, #2
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2203      	movs	r2, #3
 80026f6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80026f8:	f7fe ff64 	bl	80015c4 <HAL_GetTick>
 80026fc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026fe:	e022      	b.n	8002746 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002704:	f043 0210 	orr.w	r2, r3, #16
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002710:	f043 0201 	orr.w	r2, r3, #1
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e01c      	b.n	8002756 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800271c:	f7fe ff52 	bl	80015c4 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d90d      	bls.n	8002746 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f043 0210 	orr.w	r2, r3, #16
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	f043 0201 	orr.w	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e007      	b.n	8002756 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b01      	cmp	r3, #1
 8002752:	d0e3      	beq.n	800271c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002770:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800277c:	4013      	ands	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800278c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002792:	4a04      	ldr	r2, [pc, #16]	; (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	60d3      	str	r3, [r2, #12]
}
 8002798:	bf00      	nop
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <__NVIC_GetPriorityGrouping+0x18>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	0a1b      	lsrs	r3, r3, #8
 80027b2:	f003 0307 	and.w	r3, r3, #7
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	db0b      	blt.n	80027ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	f003 021f 	and.w	r2, r3, #31
 80027dc:	4907      	ldr	r1, [pc, #28]	; (80027fc <__NVIC_EnableIRQ+0x38>)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	095b      	lsrs	r3, r3, #5
 80027e4:	2001      	movs	r0, #1
 80027e6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	e000e100 	.word	0xe000e100

08002800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	6039      	str	r1, [r7, #0]
 800280a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800280c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	db0a      	blt.n	800282a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	b2da      	uxtb	r2, r3
 8002818:	490c      	ldr	r1, [pc, #48]	; (800284c <__NVIC_SetPriority+0x4c>)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	0112      	lsls	r2, r2, #4
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	440b      	add	r3, r1
 8002824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002828:	e00a      	b.n	8002840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	b2da      	uxtb	r2, r3
 800282e:	4908      	ldr	r1, [pc, #32]	; (8002850 <__NVIC_SetPriority+0x50>)
 8002830:	79fb      	ldrb	r3, [r7, #7]
 8002832:	f003 030f 	and.w	r3, r3, #15
 8002836:	3b04      	subs	r3, #4
 8002838:	0112      	lsls	r2, r2, #4
 800283a:	b2d2      	uxtb	r2, r2
 800283c:	440b      	add	r3, r1
 800283e:	761a      	strb	r2, [r3, #24]
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	e000e100 	.word	0xe000e100
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002854:	b480      	push	{r7}
 8002856:	b089      	sub	sp, #36	; 0x24
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f1c3 0307 	rsb	r3, r3, #7
 800286e:	2b04      	cmp	r3, #4
 8002870:	bf28      	it	cs
 8002872:	2304      	movcs	r3, #4
 8002874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	3304      	adds	r3, #4
 800287a:	2b06      	cmp	r3, #6
 800287c:	d902      	bls.n	8002884 <NVIC_EncodePriority+0x30>
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3b03      	subs	r3, #3
 8002882:	e000      	b.n	8002886 <NVIC_EncodePriority+0x32>
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002888:	f04f 32ff 	mov.w	r2, #4294967295
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43da      	mvns	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	401a      	ands	r2, r3
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800289c:	f04f 31ff 	mov.w	r1, #4294967295
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	fa01 f303 	lsl.w	r3, r1, r3
 80028a6:	43d9      	mvns	r1, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ac:	4313      	orrs	r3, r2
         );
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3724      	adds	r7, #36	; 0x24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
	...

080028bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028cc:	d301      	bcc.n	80028d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028ce:	2301      	movs	r3, #1
 80028d0:	e00f      	b.n	80028f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028d2:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <SysTick_Config+0x40>)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028da:	210f      	movs	r1, #15
 80028dc:	f04f 30ff 	mov.w	r0, #4294967295
 80028e0:	f7ff ff8e 	bl	8002800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <SysTick_Config+0x40>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ea:	4b04      	ldr	r3, [pc, #16]	; (80028fc <SysTick_Config+0x40>)
 80028ec:	2207      	movs	r2, #7
 80028ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	e000e010 	.word	0xe000e010

08002900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff ff29 	bl	8002760 <__NVIC_SetPriorityGrouping>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	4603      	mov	r3, r0
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
 8002922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002928:	f7ff ff3e 	bl	80027a8 <__NVIC_GetPriorityGrouping>
 800292c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68b9      	ldr	r1, [r7, #8]
 8002932:	6978      	ldr	r0, [r7, #20]
 8002934:	f7ff ff8e 	bl	8002854 <NVIC_EncodePriority>
 8002938:	4602      	mov	r2, r0
 800293a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800293e:	4611      	mov	r1, r2
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff ff5d 	bl	8002800 <__NVIC_SetPriority>
}
 8002946:	bf00      	nop
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b082      	sub	sp, #8
 8002952:	af00      	add	r7, sp, #0
 8002954:	4603      	mov	r3, r0
 8002956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ff31 	bl	80027c4 <__NVIC_EnableIRQ>
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff ffa2 	bl	80028bc <SysTick_Config>
 8002978:	4603      	mov	r3, r0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002982:	b580      	push	{r7, lr}
 8002984:	b084      	sub	sp, #16
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e037      	b.n	8002a08 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80029ae:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80029b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80029bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4313      	orrs	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f940 	bl	8002c70 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}  
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_DMA_Start_IT+0x20>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e04a      	b.n	8002ac6 <HAL_DMA_Start_IT+0xb6>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d13a      	bne.n	8002ab8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2202      	movs	r2, #2
 8002a46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0201 	bic.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 f8d4 	bl	8002c14 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 020e 	orr.w	r2, r2, #14
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	e00f      	b.n	8002aa6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 020a 	orr.w	r2, r2, #10
 8002a94:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0204 	bic.w	r2, r2, #4
 8002aa4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	e005      	b.n	8002ac4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002ac4:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	2204      	movs	r2, #4
 8002aec:	409a      	lsls	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d024      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x72>
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d01f      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0320 	and.w	r3, r3, #32
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d107      	bne.n	8002b1e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 0204 	bic.w	r2, r2, #4
 8002b1c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b26:	2104      	movs	r1, #4
 8002b28:	fa01 f202 	lsl.w	r2, r1, r2
 8002b2c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d06a      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002b3e:	e065      	b.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	2202      	movs	r2, #2
 8002b46:	409a      	lsls	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d02c      	beq.n	8002baa <HAL_DMA_IRQHandler+0xdc>
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d027      	beq.n	8002baa <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0320 	and.w	r3, r3, #32
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10b      	bne.n	8002b80 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 020a 	bic.w	r2, r2, #10
 8002b76:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b88:	2102      	movs	r1, #2
 8002b8a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b8e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d035      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002ba8:	e030      	b.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	2208      	movs	r2, #8
 8002bb0:	409a      	lsls	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d028      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d023      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 020e 	bic.w	r2, r2, #14
 8002bd2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bdc:	2101      	movs	r1, #1
 8002bde:	fa01 f202 	lsl.w	r2, r1, r2
 8002be2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d004      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	4798      	blx	r3
    }
  }
}  
 8002c0a:	e7ff      	b.n	8002c0c <HAL_DMA_IRQHandler+0x13e>
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c30:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b10      	cmp	r3, #16
 8002c40:	d108      	bne.n	8002c54 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c52:	e007      	b.n	8002c64 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	60da      	str	r2, [r3, #12]
}
 8002c64:	bf00      	nop
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b14      	ldr	r3, [pc, #80]	; (8002cd0 <DMA_CalcBaseAndBitshift+0x60>)
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d80f      	bhi.n	8002ca4 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b12      	ldr	r3, [pc, #72]	; (8002cd4 <DMA_CalcBaseAndBitshift+0x64>)
 8002c8c:	4413      	add	r3, r2
 8002c8e:	4a12      	ldr	r2, [pc, #72]	; (8002cd8 <DMA_CalcBaseAndBitshift+0x68>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	009a      	lsls	r2, r3, #2
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a0f      	ldr	r2, [pc, #60]	; (8002cdc <DMA_CalcBaseAndBitshift+0x6c>)
 8002ca0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002ca2:	e00e      	b.n	8002cc2 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <DMA_CalcBaseAndBitshift+0x70>)
 8002cac:	4413      	add	r3, r2
 8002cae:	4a0a      	ldr	r2, [pc, #40]	; (8002cd8 <DMA_CalcBaseAndBitshift+0x68>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	091b      	lsrs	r3, r3, #4
 8002cb6:	009a      	lsls	r2, r3, #2
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a09      	ldr	r2, [pc, #36]	; (8002ce4 <DMA_CalcBaseAndBitshift+0x74>)
 8002cc0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40020407 	.word	0x40020407
 8002cd4:	bffdfff8 	.word	0xbffdfff8
 8002cd8:	cccccccd 	.word	0xcccccccd
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	bffdfbf8 	.word	0xbffdfbf8
 8002ce4:	40020400 	.word	0x40020400

08002ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b087      	sub	sp, #28
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cf6:	e160      	b.n	8002fba <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	fa01 f303 	lsl.w	r3, r1, r3
 8002d04:	4013      	ands	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 8152 	beq.w	8002fb4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d00b      	beq.n	8002d30 <HAL_GPIO_Init+0x48>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d007      	beq.n	8002d30 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d24:	2b11      	cmp	r3, #17
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b12      	cmp	r3, #18
 8002d2e:	d130      	bne.n	8002d92 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4013      	ands	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d66:	2201      	movs	r2, #1
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4013      	ands	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	091b      	lsrs	r3, r3, #4
 8002d7c:	f003 0201 	and.w	r2, r3, #1
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4013      	ands	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_Init+0xea>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b12      	cmp	r3, #18
 8002dd0:	d123      	bne.n	8002e1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	08da      	lsrs	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3208      	adds	r2, #8
 8002dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	220f      	movs	r2, #15
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4013      	ands	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	691a      	ldr	r2, [r3, #16]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	08da      	lsrs	r2, r3, #3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	3208      	adds	r2, #8
 8002e14:	6939      	ldr	r1, [r7, #16]
 8002e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	2203      	movs	r2, #3
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f003 0203 	and.w	r2, r3, #3
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 80ac 	beq.w	8002fb4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e5c:	4b5e      	ldr	r3, [pc, #376]	; (8002fd8 <HAL_GPIO_Init+0x2f0>)
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	4a5d      	ldr	r2, [pc, #372]	; (8002fd8 <HAL_GPIO_Init+0x2f0>)
 8002e62:	f043 0301 	orr.w	r3, r3, #1
 8002e66:	6193      	str	r3, [r2, #24]
 8002e68:	4b5b      	ldr	r3, [pc, #364]	; (8002fd8 <HAL_GPIO_Init+0x2f0>)
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e74:	4a59      	ldr	r2, [pc, #356]	; (8002fdc <HAL_GPIO_Init+0x2f4>)
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	089b      	lsrs	r3, r3, #2
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	220f      	movs	r2, #15
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	43db      	mvns	r3, r3
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e9e:	d025      	beq.n	8002eec <HAL_GPIO_Init+0x204>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a4f      	ldr	r2, [pc, #316]	; (8002fe0 <HAL_GPIO_Init+0x2f8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d01f      	beq.n	8002ee8 <HAL_GPIO_Init+0x200>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a4e      	ldr	r2, [pc, #312]	; (8002fe4 <HAL_GPIO_Init+0x2fc>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d019      	beq.n	8002ee4 <HAL_GPIO_Init+0x1fc>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a4d      	ldr	r2, [pc, #308]	; (8002fe8 <HAL_GPIO_Init+0x300>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d013      	beq.n	8002ee0 <HAL_GPIO_Init+0x1f8>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a4c      	ldr	r2, [pc, #304]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d00d      	beq.n	8002edc <HAL_GPIO_Init+0x1f4>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a4b      	ldr	r2, [pc, #300]	; (8002ff0 <HAL_GPIO_Init+0x308>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d007      	beq.n	8002ed8 <HAL_GPIO_Init+0x1f0>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a4a      	ldr	r2, [pc, #296]	; (8002ff4 <HAL_GPIO_Init+0x30c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d101      	bne.n	8002ed4 <HAL_GPIO_Init+0x1ec>
 8002ed0:	2306      	movs	r3, #6
 8002ed2:	e00c      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002ed4:	2307      	movs	r3, #7
 8002ed6:	e00a      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002ed8:	2305      	movs	r3, #5
 8002eda:	e008      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002edc:	2304      	movs	r3, #4
 8002ede:	e006      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e004      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e002      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <HAL_GPIO_Init+0x206>
 8002eec:	2300      	movs	r3, #0
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	f002 0203 	and.w	r2, r2, #3
 8002ef4:	0092      	lsls	r2, r2, #2
 8002ef6:	4093      	lsls	r3, r2
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002efe:	4937      	ldr	r1, [pc, #220]	; (8002fdc <HAL_GPIO_Init+0x2f4>)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	089b      	lsrs	r3, r3, #2
 8002f04:	3302      	adds	r3, #2
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f0c:	4b3a      	ldr	r3, [pc, #232]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002f30:	4a31      	ldr	r2, [pc, #196]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f36:	4b30      	ldr	r3, [pc, #192]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4013      	ands	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002f5a:	4a27      	ldr	r2, [pc, #156]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f60:	4b25      	ldr	r3, [pc, #148]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f84:	4a1c      	ldr	r2, [pc, #112]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f8a:	4b1b      	ldr	r3, [pc, #108]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	43db      	mvns	r3, r3
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4013      	ands	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002fae:	4a12      	ldr	r2, [pc, #72]	; (8002ff8 <HAL_GPIO_Init+0x310>)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f47f ae97 	bne.w	8002cf8 <HAL_GPIO_Init+0x10>
  }
}
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	40010000 	.word	0x40010000
 8002fe0:	48000400 	.word	0x48000400
 8002fe4:	48000800 	.word	0x48000800
 8002fe8:	48000c00 	.word	0x48000c00
 8002fec:	48001000 	.word	0x48001000
 8002ff0:	48001400 	.word	0x48001400
 8002ff4:	48001800 	.word	0x48001800
 8002ff8:	40010400 	.word	0x40010400

08002ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003012:	887a      	ldrh	r2, [r7, #2]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003018:	e002      	b.n	8003020 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800301a:	887a      	ldrh	r2, [r7, #2]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800303e:	887a      	ldrh	r2, [r7, #2]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4013      	ands	r3, r2
 8003044:	041a      	lsls	r2, r3, #16
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	43d9      	mvns	r1, r3
 800304a:	887b      	ldrh	r3, [r7, #2]
 800304c:	400b      	ands	r3, r1
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	619a      	str	r2, [r3, #24]
}
 8003054:	bf00      	nop
 8003056:	3714      	adds	r7, #20
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e081      	b.n	8003176 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fe f88a 	bl	80011a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2224      	movs	r2, #36	; 0x24
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0201 	bic.w	r2, r2, #1
 80030a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d107      	bne.n	80030da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030d6:	609a      	str	r2, [r3, #8]
 80030d8:	e006      	b.n	80030e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80030e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d104      	bne.n	80030fa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6812      	ldr	r2, [r2, #0]
 8003104:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003108:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800310c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800311c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	ea42 0103 	orr.w	r1, r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	021a      	lsls	r2, r3, #8
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69d9      	ldr	r1, [r3, #28]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1a      	ldr	r2, [r3, #32]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0201 	orr.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af02      	add	r7, sp, #8
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	4608      	mov	r0, r1
 800318a:	4611      	mov	r1, r2
 800318c:	461a      	mov	r2, r3
 800318e:	4603      	mov	r3, r0
 8003190:	817b      	strh	r3, [r7, #10]
 8003192:	460b      	mov	r3, r1
 8003194:	813b      	strh	r3, [r7, #8]
 8003196:	4613      	mov	r3, r2
 8003198:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	f040 80f9 	bne.w	800339a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <HAL_I2C_Mem_Write+0x34>
 80031ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d105      	bne.n	80031c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0ed      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_I2C_Mem_Write+0x4e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0e6      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031d6:	f7fe f9f5 	bl	80015c4 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2319      	movs	r3, #25
 80031e2:	2201      	movs	r2, #1
 80031e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 f955 	bl	8003498 <I2C_WaitOnFlagUntilTimeout>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0d1      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2221      	movs	r2, #33	; 0x21
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2240      	movs	r2, #64	; 0x40
 8003204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a3a      	ldr	r2, [r7, #32]
 8003212:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003218:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003220:	88f8      	ldrh	r0, [r7, #6]
 8003222:	893a      	ldrh	r2, [r7, #8]
 8003224:	8979      	ldrh	r1, [r7, #10]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4603      	mov	r3, r0
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f8b9 	bl	80033a8 <I2C_RequestMemoryWrite>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0a9      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800324c:	b29b      	uxth	r3, r3
 800324e:	2bff      	cmp	r3, #255	; 0xff
 8003250:	d90e      	bls.n	8003270 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	22ff      	movs	r2, #255	; 0xff
 8003256:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325c:	b2da      	uxtb	r2, r3
 800325e:	8979      	ldrh	r1, [r7, #10]
 8003260:	2300      	movs	r3, #0
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fa37 	bl	80036dc <I2C_TransferConfig>
 800326e:	e00f      	b.n	8003290 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327e:	b2da      	uxtb	r2, r3
 8003280:	8979      	ldrh	r1, [r7, #10]
 8003282:	2300      	movs	r3, #0
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fa26 	bl	80036dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f93f 	bl	8003518 <I2C_WaitOnTXISFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e07b      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a8:	781a      	ldrb	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d034      	beq.n	8003348 <HAL_I2C_Mem_Write+0x1c8>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d130      	bne.n	8003348 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ec:	2200      	movs	r2, #0
 80032ee:	2180      	movs	r1, #128	; 0x80
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f8d1 	bl	8003498 <I2C_WaitOnFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e04d      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003304:	b29b      	uxth	r3, r3
 8003306:	2bff      	cmp	r3, #255	; 0xff
 8003308:	d90e      	bls.n	8003328 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003314:	b2da      	uxtb	r2, r3
 8003316:	8979      	ldrh	r1, [r7, #10]
 8003318:	2300      	movs	r3, #0
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 f9db 	bl	80036dc <I2C_TransferConfig>
 8003326:	e00f      	b.n	8003348 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003336:	b2da      	uxtb	r2, r3
 8003338:	8979      	ldrh	r1, [r7, #10]
 800333a:	2300      	movs	r3, #0
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 f9ca 	bl	80036dc <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d19e      	bne.n	8003290 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 f91e 	bl	8003598 <I2C_WaitOnSTOPFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e01a      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2220      	movs	r2, #32
 800336c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6859      	ldr	r1, [r3, #4]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <HAL_I2C_Mem_Write+0x224>)
 800337a:	400b      	ands	r3, r1
 800337c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	e000      	b.n	800339c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800339a:	2302      	movs	r3, #2
  }
}
 800339c:	4618      	mov	r0, r3
 800339e:	3718      	adds	r7, #24
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	fe00e800 	.word	0xfe00e800

080033a8 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	4608      	mov	r0, r1
 80033b2:	4611      	mov	r1, r2
 80033b4:	461a      	mov	r2, r3
 80033b6:	4603      	mov	r3, r0
 80033b8:	817b      	strh	r3, [r7, #10]
 80033ba:	460b      	mov	r3, r1
 80033bc:	813b      	strh	r3, [r7, #8]
 80033be:	4613      	mov	r3, r2
 80033c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	8979      	ldrh	r1, [r7, #10]
 80033c8:	4b20      	ldr	r3, [pc, #128]	; (800344c <I2C_RequestMemoryWrite+0xa4>)
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 f983 	bl	80036dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033d6:	69fa      	ldr	r2, [r7, #28]
 80033d8:	69b9      	ldr	r1, [r7, #24]
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f89c 	bl	8003518 <I2C_WaitOnTXISFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e02c      	b.n	8003444 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d105      	bne.n	80033fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033f0:	893b      	ldrh	r3, [r7, #8]
 80033f2:	b2da      	uxtb	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	629a      	str	r2, [r3, #40]	; 0x28
 80033fa:	e015      	b.n	8003428 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80033fc:	893b      	ldrh	r3, [r7, #8]
 80033fe:	0a1b      	lsrs	r3, r3, #8
 8003400:	b29b      	uxth	r3, r3
 8003402:	b2da      	uxtb	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800340a:	69fa      	ldr	r2, [r7, #28]
 800340c:	69b9      	ldr	r1, [r7, #24]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f882 	bl	8003518 <I2C_WaitOnTXISFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e012      	b.n	8003444 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800341e:	893b      	ldrh	r3, [r7, #8]
 8003420:	b2da      	uxtb	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	2200      	movs	r2, #0
 8003430:	2180      	movs	r1, #128	; 0x80
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 f830 	bl	8003498 <I2C_WaitOnFlagUntilTimeout>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	80002000 	.word	0x80002000

08003450 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b02      	cmp	r3, #2
 8003464:	d103      	bne.n	800346e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2200      	movs	r2, #0
 800346c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d007      	beq.n	800348c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	619a      	str	r2, [r3, #24]
  }
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	4613      	mov	r3, r2
 80034a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034a8:	e022      	b.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b0:	d01e      	beq.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b2:	f7fe f887 	bl	80015c4 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d302      	bcc.n	80034c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d113      	bne.n	80034f0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034cc:	f043 0220 	orr.w	r2, r3, #32
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e00f      	b.n	8003510 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699a      	ldr	r2, [r3, #24]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4013      	ands	r3, r2
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	429a      	cmp	r2, r3
 800350c:	d0cd      	beq.n	80034aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003524:	e02c      	b.n	8003580 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f870 	bl	8003610 <I2C_IsAcknowledgeFailed>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e02a      	b.n	8003590 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003540:	d01e      	beq.n	8003580 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003542:	f7fe f83f 	bl	80015c4 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	429a      	cmp	r2, r3
 8003550:	d302      	bcc.n	8003558 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d113      	bne.n	8003580 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355c:	f043 0220 	orr.w	r2, r3, #32
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2220      	movs	r2, #32
 8003568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e007      	b.n	8003590 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b02      	cmp	r3, #2
 800358c:	d1cb      	bne.n	8003526 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035a4:	e028      	b.n	80035f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	68b9      	ldr	r1, [r7, #8]
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f830 	bl	8003610 <I2C_IsAcknowledgeFailed>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e026      	b.n	8003608 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ba:	f7fe f803 	bl	80015c4 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d302      	bcc.n	80035d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d113      	bne.n	80035f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e007      	b.n	8003608 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b20      	cmp	r3, #32
 8003604:	d1cf      	bne.n	80035a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0310 	and.w	r3, r3, #16
 8003626:	2b10      	cmp	r3, #16
 8003628:	d151      	bne.n	80036ce <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800362a:	e022      	b.n	8003672 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003632:	d01e      	beq.n	8003672 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003634:	f7fd ffc6 	bl	80015c4 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	429a      	cmp	r2, r3
 8003642:	d302      	bcc.n	800364a <I2C_IsAcknowledgeFailed+0x3a>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d113      	bne.n	8003672 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	f043 0220 	orr.w	r2, r3, #32
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2220      	movs	r2, #32
 800365a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e02e      	b.n	80036d0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	f003 0320 	and.w	r3, r3, #32
 800367c:	2b20      	cmp	r3, #32
 800367e:	d1d5      	bne.n	800362c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2210      	movs	r2, #16
 8003686:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2220      	movs	r2, #32
 800368e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f7ff fedd 	bl	8003450 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b0d      	ldr	r3, [pc, #52]	; (80036d8 <I2C_IsAcknowledgeFailed+0xc8>)
 80036a2:	400b      	ands	r3, r1
 80036a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	f043 0204 	orr.w	r2, r3, #4
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2220      	movs	r2, #32
 80036b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	fe00e800 	.word	0xfe00e800

080036dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	607b      	str	r3, [r7, #4]
 80036e6:	460b      	mov	r3, r1
 80036e8:	817b      	strh	r3, [r7, #10]
 80036ea:	4613      	mov	r3, r2
 80036ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	0d5b      	lsrs	r3, r3, #21
 80036f8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80036fc:	4b0d      	ldr	r3, [pc, #52]	; (8003734 <I2C_TransferConfig+0x58>)
 80036fe:	430b      	orrs	r3, r1
 8003700:	43db      	mvns	r3, r3
 8003702:	ea02 0103 	and.w	r1, r2, r3
 8003706:	897b      	ldrh	r3, [r7, #10]
 8003708:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800370c:	7a7b      	ldrb	r3, [r7, #9]
 800370e:	041b      	lsls	r3, r3, #16
 8003710:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003714:	431a      	orrs	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	431a      	orrs	r2, r3
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	431a      	orrs	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003726:	bf00      	nop
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	03ff63ff 	.word	0x03ff63ff

08003738 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b20      	cmp	r3, #32
 800374c:	d138      	bne.n	80037c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003758:	2302      	movs	r3, #2
 800375a:	e032      	b.n	80037c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2224      	movs	r2, #36	; 0x24
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800378a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6819      	ldr	r1, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037bc:	2300      	movs	r3, #0
 80037be:	e000      	b.n	80037c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80037c0:	2302      	movs	r3, #2
  }
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr

080037ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b085      	sub	sp, #20
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b20      	cmp	r3, #32
 80037e2:	d139      	bne.n	8003858 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d101      	bne.n	80037f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037ee:	2302      	movs	r3, #2
 80037f0:	e033      	b.n	800385a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2224      	movs	r2, #36	; 0x24
 80037fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0201 	bic.w	r2, r2, #1
 8003810:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003820:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	4313      	orrs	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	e000      	b.n	800385a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003858:	2302      	movs	r3, #2
  }
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
	...

08003868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800386e:	af00      	add	r7, sp, #0
 8003870:	1d3b      	adds	r3, r7, #4
 8003872:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003874:	1d3b      	adds	r3, r7, #4
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	f000 bf01 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003882:	1d3b      	adds	r3, r7, #4
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 8160 	beq.w	8003b52 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003892:	4bae      	ldr	r3, [pc, #696]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	2b04      	cmp	r3, #4
 800389c:	d00c      	beq.n	80038b8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800389e:	4bab      	ldr	r3, [pc, #684]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 030c 	and.w	r3, r3, #12
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d159      	bne.n	800395e <HAL_RCC_OscConfig+0xf6>
 80038aa:	4ba8      	ldr	r3, [pc, #672]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80038b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b6:	d152      	bne.n	800395e <HAL_RCC_OscConfig+0xf6>
 80038b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038bc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80038c4:	fa93 f3a3 	rbit	r3, r3
 80038c8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80038cc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d0:	fab3 f383 	clz	r3, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	f043 0301 	orr.w	r3, r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d102      	bne.n	80038ea <HAL_RCC_OscConfig+0x82>
 80038e4:	4b99      	ldr	r3, [pc, #612]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	e015      	b.n	8003916 <HAL_RCC_OscConfig+0xae>
 80038ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038ee:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80038f6:	fa93 f3a3 	rbit	r3, r3
 80038fa:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80038fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003902:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003906:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800390a:	fa93 f3a3 	rbit	r3, r3
 800390e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003912:	4b8e      	ldr	r3, [pc, #568]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800391a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800391e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003922:	fa92 f2a2 	rbit	r2, r2
 8003926:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800392a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800392e:	fab2 f282 	clz	r2, r2
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	f042 0220 	orr.w	r2, r2, #32
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	f002 021f 	and.w	r2, r2, #31
 800393e:	2101      	movs	r1, #1
 8003940:	fa01 f202 	lsl.w	r2, r1, r2
 8003944:	4013      	ands	r3, r2
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 8102 	beq.w	8003b50 <HAL_RCC_OscConfig+0x2e8>
 800394c:	1d3b      	adds	r3, r7, #4
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	f040 80fc 	bne.w	8003b50 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f000 be93 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800395e:	1d3b      	adds	r3, r7, #4
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003968:	d106      	bne.n	8003978 <HAL_RCC_OscConfig+0x110>
 800396a:	4b78      	ldr	r3, [pc, #480]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a77      	ldr	r2, [pc, #476]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	e030      	b.n	80039da <HAL_RCC_OscConfig+0x172>
 8003978:	1d3b      	adds	r3, r7, #4
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x134>
 8003982:	4b72      	ldr	r3, [pc, #456]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a71      	ldr	r2, [pc, #452]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b6f      	ldr	r3, [pc, #444]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a6e      	ldr	r2, [pc, #440]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e01e      	b.n	80039da <HAL_RCC_OscConfig+0x172>
 800399c:	1d3b      	adds	r3, r7, #4
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039a6:	d10c      	bne.n	80039c2 <HAL_RCC_OscConfig+0x15a>
 80039a8:	4b68      	ldr	r3, [pc, #416]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a67      	ldr	r2, [pc, #412]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	4b65      	ldr	r3, [pc, #404]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a64      	ldr	r2, [pc, #400]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	e00b      	b.n	80039da <HAL_RCC_OscConfig+0x172>
 80039c2:	4b62      	ldr	r3, [pc, #392]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a61      	ldr	r2, [pc, #388]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	4b5f      	ldr	r3, [pc, #380]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a5e      	ldr	r2, [pc, #376]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 80039d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039da:	1d3b      	adds	r3, r7, #4
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d059      	beq.n	8003a98 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fd fdee 	bl	80015c4 <HAL_GetTick>
 80039e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039ee:	f7fd fde9 	bl	80015c4 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b64      	cmp	r3, #100	; 0x64
 80039fc:	d902      	bls.n	8003a04 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	f000 be40 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a08:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003a10:	fa93 f3a3 	rbit	r3, r3
 8003a14:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003a18:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1c:	fab3 f383 	clz	r3, r3
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d102      	bne.n	8003a36 <HAL_RCC_OscConfig+0x1ce>
 8003a30:	4b46      	ldr	r3, [pc, #280]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	e015      	b.n	8003a62 <HAL_RCC_OscConfig+0x1fa>
 8003a36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a3a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003a4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a4e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003a52:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003a56:	fa93 f3a3 	rbit	r3, r3
 8003a5a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003a5e:	4b3b      	ldr	r3, [pc, #236]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a66:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003a6a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003a6e:	fa92 f2a2 	rbit	r2, r2
 8003a72:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003a76:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003a7a:	fab2 f282 	clz	r2, r2
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	f042 0220 	orr.w	r2, r2, #32
 8003a84:	b2d2      	uxtb	r2, r2
 8003a86:	f002 021f 	and.w	r2, r2, #31
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0ab      	beq.n	80039ee <HAL_RCC_OscConfig+0x186>
 8003a96:	e05c      	b.n	8003b52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a98:	f7fd fd94 	bl	80015c4 <HAL_GetTick>
 8003a9c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa0:	e00a      	b.n	8003ab8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aa2:	f7fd fd8f 	bl	80015c4 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b64      	cmp	r3, #100	; 0x64
 8003ab0:	d902      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	f000 bde6 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003ab8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003abc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003ac4:	fa93 f3a3 	rbit	r3, r3
 8003ac8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003acc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad0:	fab3 f383 	clz	r3, r3
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d102      	bne.n	8003aea <HAL_RCC_OscConfig+0x282>
 8003ae4:	4b19      	ldr	r3, [pc, #100]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	e015      	b.n	8003b16 <HAL_RCC_OscConfig+0x2ae>
 8003aea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003aee:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003af6:	fa93 f3a3 	rbit	r3, r3
 8003afa:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003afe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b02:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003b06:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003b12:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <HAL_RCC_OscConfig+0x2e4>)
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b1a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003b1e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003b22:	fa92 f2a2 	rbit	r2, r2
 8003b26:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003b2a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003b2e:	fab2 f282 	clz	r2, r2
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	f042 0220 	orr.w	r2, r2, #32
 8003b38:	b2d2      	uxtb	r2, r2
 8003b3a:	f002 021f 	and.w	r2, r2, #31
 8003b3e:	2101      	movs	r1, #1
 8003b40:	fa01 f202 	lsl.w	r2, r1, r2
 8003b44:	4013      	ands	r3, r2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1ab      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x23a>
 8003b4a:	e002      	b.n	8003b52 <HAL_RCC_OscConfig+0x2ea>
 8003b4c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b52:	1d3b      	adds	r3, r7, #4
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8170 	beq.w	8003e42 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b62:	4bd0      	ldr	r3, [pc, #832]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00c      	beq.n	8003b88 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b6e:	4bcd      	ldr	r3, [pc, #820]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f003 030c 	and.w	r3, r3, #12
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d16d      	bne.n	8003c56 <HAL_RCC_OscConfig+0x3ee>
 8003b7a:	4bca      	ldr	r3, [pc, #808]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b86:	d166      	bne.n	8003c56 <HAL_RCC_OscConfig+0x3ee>
 8003b88:	2302      	movs	r3, #2
 8003b8a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003b92:	fa93 f3a3 	rbit	r3, r3
 8003b96:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003b9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9e:	fab3 f383 	clz	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	095b      	lsrs	r3, r3, #5
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d102      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x350>
 8003bb2:	4bbc      	ldr	r3, [pc, #752]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	e013      	b.n	8003be0 <HAL_RCC_OscConfig+0x378>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003bc2:	fa93 f3a3 	rbit	r3, r3
 8003bc6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003bca:	2302      	movs	r3, #2
 8003bcc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003bd0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003bd4:	fa93 f3a3 	rbit	r3, r3
 8003bd8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003bdc:	4bb1      	ldr	r3, [pc, #708]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	2202      	movs	r2, #2
 8003be2:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003be6:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003bea:	fa92 f2a2 	rbit	r2, r2
 8003bee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003bf2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003bf6:	fab2 f282 	clz	r2, r2
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	f042 0220 	orr.w	r2, r2, #32
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	f002 021f 	and.w	r2, r2, #31
 8003c06:	2101      	movs	r1, #1
 8003c08:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <HAL_RCC_OscConfig+0x3ba>
 8003c12:	1d3b      	adds	r3, r7, #4
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d002      	beq.n	8003c22 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	f000 bd31 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c22:	4ba0      	ldr	r3, [pc, #640]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	21f8      	movs	r1, #248	; 0xf8
 8003c32:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c36:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003c3a:	fa91 f1a1 	rbit	r1, r1
 8003c3e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003c42:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003c46:	fab1 f181 	clz	r1, r1
 8003c4a:	b2c9      	uxtb	r1, r1
 8003c4c:	408b      	lsls	r3, r1
 8003c4e:	4995      	ldr	r1, [pc, #596]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c54:	e0f5      	b.n	8003e42 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c56:	1d3b      	adds	r3, r7, #4
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 8085 	beq.w	8003d6c <HAL_RCC_OscConfig+0x504>
 8003c62:	2301      	movs	r3, #1
 8003c64:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c68:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003c6c:	fa93 f3a3 	rbit	r3, r3
 8003c70:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003c74:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c78:	fab3 f383 	clz	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c82:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	461a      	mov	r2, r3
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7fd fc99 	bl	80015c4 <HAL_GetTick>
 8003c92:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c98:	f7fd fc94 	bl	80015c4 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d902      	bls.n	8003cae <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	f000 bceb 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003cb8:	fa93 f3a3 	rbit	r3, r3
 8003cbc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003cc0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc4:	fab3 f383 	clz	r3, r3
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	095b      	lsrs	r3, r3, #5
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d102      	bne.n	8003cde <HAL_RCC_OscConfig+0x476>
 8003cd8:	4b72      	ldr	r3, [pc, #456]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	e013      	b.n	8003d06 <HAL_RCC_OscConfig+0x49e>
 8003cde:	2302      	movs	r3, #2
 8003ce0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003ce8:	fa93 f3a3 	rbit	r3, r3
 8003cec:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003cf6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003cfa:	fa93 f3a3 	rbit	r3, r3
 8003cfe:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003d02:	4b68      	ldr	r3, [pc, #416]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	2202      	movs	r2, #2
 8003d08:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003d0c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003d10:	fa92 f2a2 	rbit	r2, r2
 8003d14:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003d18:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003d1c:	fab2 f282 	clz	r2, r2
 8003d20:	b2d2      	uxtb	r2, r2
 8003d22:	f042 0220 	orr.w	r2, r2, #32
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	f002 021f 	and.w	r2, r2, #31
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0af      	beq.n	8003c98 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d38:	4b5a      	ldr	r3, [pc, #360]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d40:	1d3b      	adds	r3, r7, #4
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	21f8      	movs	r1, #248	; 0xf8
 8003d48:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003d50:	fa91 f1a1 	rbit	r1, r1
 8003d54:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003d58:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003d5c:	fab1 f181 	clz	r1, r1
 8003d60:	b2c9      	uxtb	r1, r1
 8003d62:	408b      	lsls	r3, r1
 8003d64:	494f      	ldr	r1, [pc, #316]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]
 8003d6a:	e06a      	b.n	8003e42 <HAL_RCC_OscConfig+0x5da>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d72:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003d76:	fa93 f3a3 	rbit	r3, r3
 8003d7a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003d7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	461a      	mov	r2, r3
 8003d94:	2300      	movs	r3, #0
 8003d96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fd fc14 	bl	80015c4 <HAL_GetTick>
 8003d9c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003da0:	e00a      	b.n	8003db8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003da2:	f7fd fc0f 	bl	80015c4 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d902      	bls.n	8003db8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	f000 bc66 	b.w	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003db8:	2302      	movs	r3, #2
 8003dba:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003dc2:	fa93 f3a3 	rbit	r3, r3
 8003dc6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003dca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	095b      	lsrs	r3, r3, #5
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d102      	bne.n	8003de8 <HAL_RCC_OscConfig+0x580>
 8003de2:	4b30      	ldr	r3, [pc, #192]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	e013      	b.n	8003e10 <HAL_RCC_OscConfig+0x5a8>
 8003de8:	2302      	movs	r3, #2
 8003dea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003df2:	fa93 f3a3 	rbit	r3, r3
 8003df6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003e00:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003e04:	fa93 f3a3 	rbit	r3, r3
 8003e08:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003e0c:	4b25      	ldr	r3, [pc, #148]	; (8003ea4 <HAL_RCC_OscConfig+0x63c>)
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	2202      	movs	r2, #2
 8003e12:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003e16:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003e1a:	fa92 f2a2 	rbit	r2, r2
 8003e1e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003e22:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003e26:	fab2 f282 	clz	r2, r2
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	f042 0220 	orr.w	r2, r2, #32
 8003e30:	b2d2      	uxtb	r2, r2
 8003e32:	f002 021f 	and.w	r2, r2, #31
 8003e36:	2101      	movs	r1, #1
 8003e38:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1af      	bne.n	8003da2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e42:	1d3b      	adds	r3, r7, #4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80da 	beq.w	8004006 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e52:	1d3b      	adds	r3, r7, #4
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d069      	beq.n	8003f30 <HAL_RCC_OscConfig+0x6c8>
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e66:	fa93 f3a3 	rbit	r3, r3
 8003e6a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003e6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e72:	fab3 f383 	clz	r3, r3
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	461a      	mov	r2, r3
 8003e7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ea8 <HAL_RCC_OscConfig+0x640>)
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	461a      	mov	r2, r3
 8003e82:	2301      	movs	r3, #1
 8003e84:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e86:	f7fd fb9d 	bl	80015c4 <HAL_GetTick>
 8003e8a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e8e:	e00d      	b.n	8003eac <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e90:	f7fd fb98 	bl	80015c4 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d905      	bls.n	8003eac <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e3ef      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	10908120 	.word	0x10908120
 8003eac:	2302      	movs	r3, #2
 8003eae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003eb6:	fa93 f2a3 	rbit	r2, r3
 8003eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	fa93 f2a3 	rbit	r2, r3
 8003ed2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003edc:	2202      	movs	r2, #2
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	fa93 f2a3 	rbit	r2, r3
 8003eea:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003eee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef0:	4ba4      	ldr	r3, [pc, #656]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 8003ef2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ef4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003ef8:	2102      	movs	r1, #2
 8003efa:	6019      	str	r1, [r3, #0]
 8003efc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	fa93 f1a3 	rbit	r1, r3
 8003f06:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003f0a:	6019      	str	r1, [r3, #0]
  return result;
 8003f0c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	fab3 f383 	clz	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	f003 031f 	and.w	r3, r3, #31
 8003f22:	2101      	movs	r1, #1
 8003f24:	fa01 f303 	lsl.w	r3, r1, r3
 8003f28:	4013      	ands	r3, r2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0b0      	beq.n	8003e90 <HAL_RCC_OscConfig+0x628>
 8003f2e:	e06a      	b.n	8004006 <HAL_RCC_OscConfig+0x79e>
 8003f30:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f38:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	fa93 f2a3 	rbit	r2, r3
 8003f42:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003f46:	601a      	str	r2, [r3, #0]
  return result;
 8003f48:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003f4c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b8c      	ldr	r3, [pc, #560]	; (8004188 <HAL_RCC_OscConfig+0x920>)
 8003f58:	4413      	add	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f62:	f7fd fb2f 	bl	80015c4 <HAL_GetTick>
 8003f66:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6a:	e009      	b.n	8003f80 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f6c:	f7fd fb2a 	bl	80015c4 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e381      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 8003f80:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003f84:	2202      	movs	r2, #2
 8003f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f88:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	fa93 f2a3 	rbit	r2, r3
 8003f92:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	fa93 f2a3 	rbit	r2, r3
 8003faa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	fa93 f2a3 	rbit	r2, r3
 8003fc2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003fc6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc8:	4b6e      	ldr	r3, [pc, #440]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 8003fca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fcc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003fd0:	2102      	movs	r1, #2
 8003fd2:	6019      	str	r1, [r3, #0]
 8003fd4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	fa93 f1a3 	rbit	r1, r3
 8003fde:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003fe2:	6019      	str	r1, [r3, #0]
  return result;
 8003fe4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	fab3 f383 	clz	r3, r3
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	f003 031f 	and.w	r3, r3, #31
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8004000:	4013      	ands	r3, r2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1b2      	bne.n	8003f6c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004006:	1d3b      	adds	r3, r7, #4
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 8157 	beq.w	80042c4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004016:	2300      	movs	r3, #0
 8004018:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800401c:	4b59      	ldr	r3, [pc, #356]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d112      	bne.n	800404e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004028:	4b56      	ldr	r3, [pc, #344]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	4a55      	ldr	r2, [pc, #340]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 800402e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004032:	61d3      	str	r3, [r2, #28]
 8004034:	4b53      	ldr	r3, [pc, #332]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 8004036:	69db      	ldr	r3, [r3, #28]
 8004038:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	f107 030c 	add.w	r3, r7, #12
 8004046:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004048:	2301      	movs	r3, #1
 800404a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404e:	4b4f      	ldr	r3, [pc, #316]	; (800418c <HAL_RCC_OscConfig+0x924>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d11a      	bne.n	8004090 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800405a:	4b4c      	ldr	r3, [pc, #304]	; (800418c <HAL_RCC_OscConfig+0x924>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a4b      	ldr	r2, [pc, #300]	; (800418c <HAL_RCC_OscConfig+0x924>)
 8004060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004064:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004066:	f7fd faad 	bl	80015c4 <HAL_GetTick>
 800406a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406e:	e009      	b.n	8004084 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fd faa8 	bl	80015c4 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b64      	cmp	r3, #100	; 0x64
 800407e:	d901      	bls.n	8004084 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e2ff      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004084:	4b41      	ldr	r3, [pc, #260]	; (800418c <HAL_RCC_OscConfig+0x924>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ef      	beq.n	8004070 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004090:	1d3b      	adds	r3, r7, #4
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d106      	bne.n	80040a8 <HAL_RCC_OscConfig+0x840>
 800409a:	4b3a      	ldr	r3, [pc, #232]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	4a39      	ldr	r2, [pc, #228]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040a0:	f043 0301 	orr.w	r3, r3, #1
 80040a4:	6213      	str	r3, [r2, #32]
 80040a6:	e02f      	b.n	8004108 <HAL_RCC_OscConfig+0x8a0>
 80040a8:	1d3b      	adds	r3, r7, #4
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10c      	bne.n	80040cc <HAL_RCC_OscConfig+0x864>
 80040b2:	4b34      	ldr	r3, [pc, #208]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	4a33      	ldr	r2, [pc, #204]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	6213      	str	r3, [r2, #32]
 80040be:	4b31      	ldr	r3, [pc, #196]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	4a30      	ldr	r2, [pc, #192]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040c4:	f023 0304 	bic.w	r3, r3, #4
 80040c8:	6213      	str	r3, [r2, #32]
 80040ca:	e01d      	b.n	8004108 <HAL_RCC_OscConfig+0x8a0>
 80040cc:	1d3b      	adds	r3, r7, #4
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	2b05      	cmp	r3, #5
 80040d4:	d10c      	bne.n	80040f0 <HAL_RCC_OscConfig+0x888>
 80040d6:	4b2b      	ldr	r3, [pc, #172]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	4a2a      	ldr	r2, [pc, #168]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040dc:	f043 0304 	orr.w	r3, r3, #4
 80040e0:	6213      	str	r3, [r2, #32]
 80040e2:	4b28      	ldr	r3, [pc, #160]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	4a27      	ldr	r2, [pc, #156]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	6213      	str	r3, [r2, #32]
 80040ee:	e00b      	b.n	8004108 <HAL_RCC_OscConfig+0x8a0>
 80040f0:	4b24      	ldr	r3, [pc, #144]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	4a23      	ldr	r2, [pc, #140]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040f6:	f023 0301 	bic.w	r3, r3, #1
 80040fa:	6213      	str	r3, [r2, #32]
 80040fc:	4b21      	ldr	r3, [pc, #132]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	4a20      	ldr	r2, [pc, #128]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 8004102:	f023 0304 	bic.w	r3, r3, #4
 8004106:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004108:	1d3b      	adds	r3, r7, #4
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d06a      	beq.n	80041e8 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004112:	f7fd fa57 	bl	80015c4 <HAL_GetTick>
 8004116:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411a:	e00b      	b.n	8004134 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800411c:	f7fd fa52 	bl	80015c4 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	; 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e2a7      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 8004134:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004138:	2202      	movs	r2, #2
 800413a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	fa93 f2a3 	rbit	r2, r3
 8004146:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004150:	2202      	movs	r2, #2
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	fa93 f2a3 	rbit	r2, r3
 800415e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004162:	601a      	str	r2, [r3, #0]
  return result;
 8004164:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004168:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416a:	fab3 f383 	clz	r3, r3
 800416e:	b2db      	uxtb	r3, r3
 8004170:	095b      	lsrs	r3, r3, #5
 8004172:	b2db      	uxtb	r3, r3
 8004174:	f043 0302 	orr.w	r3, r3, #2
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d108      	bne.n	8004190 <HAL_RCC_OscConfig+0x928>
 800417e:	4b01      	ldr	r3, [pc, #4]	; (8004184 <HAL_RCC_OscConfig+0x91c>)
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	e013      	b.n	80041ac <HAL_RCC_OscConfig+0x944>
 8004184:	40021000 	.word	0x40021000
 8004188:	10908120 	.word	0x10908120
 800418c:	40007000 	.word	0x40007000
 8004190:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004194:	2202      	movs	r2, #2
 8004196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004198:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	fa93 f2a3 	rbit	r2, r3
 80041a2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	4bc0      	ldr	r3, [pc, #768]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80041b0:	2102      	movs	r1, #2
 80041b2:	6011      	str	r1, [r2, #0]
 80041b4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80041b8:	6812      	ldr	r2, [r2, #0]
 80041ba:	fa92 f1a2 	rbit	r1, r2
 80041be:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80041c2:	6011      	str	r1, [r2, #0]
  return result;
 80041c4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80041c8:	6812      	ldr	r2, [r2, #0]
 80041ca:	fab2 f282 	clz	r2, r2
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	f002 021f 	and.w	r2, r2, #31
 80041da:	2101      	movs	r1, #1
 80041dc:	fa01 f202 	lsl.w	r2, r1, r2
 80041e0:	4013      	ands	r3, r2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d09a      	beq.n	800411c <HAL_RCC_OscConfig+0x8b4>
 80041e6:	e063      	b.n	80042b0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e8:	f7fd f9ec 	bl	80015c4 <HAL_GetTick>
 80041ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f0:	e00b      	b.n	800420a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041f2:	f7fd f9e7 	bl	80015c4 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004202:	4293      	cmp	r3, r2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e23c      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 800420a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800420e:	2202      	movs	r2, #2
 8004210:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004212:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	fa93 f2a3 	rbit	r2, r3
 800421c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004226:	2202      	movs	r2, #2
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	fa93 f2a3 	rbit	r2, r3
 8004234:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004238:	601a      	str	r2, [r3, #0]
  return result;
 800423a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800423e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004240:	fab3 f383 	clz	r3, r3
 8004244:	b2db      	uxtb	r3, r3
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	b2db      	uxtb	r3, r3
 800424a:	f043 0302 	orr.w	r3, r3, #2
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d102      	bne.n	800425a <HAL_RCC_OscConfig+0x9f2>
 8004254:	4b95      	ldr	r3, [pc, #596]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	e00d      	b.n	8004276 <HAL_RCC_OscConfig+0xa0e>
 800425a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800425e:	2202      	movs	r2, #2
 8004260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004262:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	fa93 f2a3 	rbit	r2, r3
 800426c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	4b8e      	ldr	r3, [pc, #568]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 8004274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004276:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800427a:	2102      	movs	r1, #2
 800427c:	6011      	str	r1, [r2, #0]
 800427e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	fa92 f1a2 	rbit	r1, r2
 8004288:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800428c:	6011      	str	r1, [r2, #0]
  return result;
 800428e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	fab2 f282 	clz	r2, r2
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800429e:	b2d2      	uxtb	r2, r2
 80042a0:	f002 021f 	and.w	r2, r2, #31
 80042a4:	2101      	movs	r1, #1
 80042a6:	fa01 f202 	lsl.w	r2, r1, r2
 80042aa:	4013      	ands	r3, r2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1a0      	bne.n	80041f2 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042b0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d105      	bne.n	80042c4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042b8:	4b7c      	ldr	r3, [pc, #496]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	4a7b      	ldr	r2, [pc, #492]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80042be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042c2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c4:	1d3b      	adds	r3, r7, #4
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 81d9 	beq.w	8004682 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042d0:	4b76      	ldr	r3, [pc, #472]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 030c 	and.w	r3, r3, #12
 80042d8:	2b08      	cmp	r3, #8
 80042da:	f000 81a6 	beq.w	800462a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042de:	1d3b      	adds	r3, r7, #4
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	f040 811e 	bne.w	8004526 <HAL_RCC_OscConfig+0xcbe>
 80042ea:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80042ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80042f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	fa93 f2a3 	rbit	r2, r3
 80042fe:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004302:	601a      	str	r2, [r3, #0]
  return result;
 8004304:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004308:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004314:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	461a      	mov	r2, r3
 800431c:	2300      	movs	r3, #0
 800431e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004320:	f7fd f950 	bl	80015c4 <HAL_GetTick>
 8004324:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004328:	e009      	b.n	800433e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432a:	f7fd f94b 	bl	80015c4 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e1a2      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 800433e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004342:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	fa93 f2a3 	rbit	r2, r3
 8004352:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004356:	601a      	str	r2, [r3, #0]
  return result;
 8004358:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800435c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435e:	fab3 f383 	clz	r3, r3
 8004362:	b2db      	uxtb	r3, r3
 8004364:	095b      	lsrs	r3, r3, #5
 8004366:	b2db      	uxtb	r3, r3
 8004368:	f043 0301 	orr.w	r3, r3, #1
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b01      	cmp	r3, #1
 8004370:	d102      	bne.n	8004378 <HAL_RCC_OscConfig+0xb10>
 8004372:	4b4e      	ldr	r3, [pc, #312]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	e01b      	b.n	80043b0 <HAL_RCC_OscConfig+0xb48>
 8004378:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800437c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004382:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	fa93 f2a3 	rbit	r2, r3
 800438c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004396:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	fa93 f2a3 	rbit	r2, r3
 80043a6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80043aa:	601a      	str	r2, [r3, #0]
 80043ac:	4b3f      	ldr	r3, [pc, #252]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80043b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80043b8:	6011      	str	r1, [r2, #0]
 80043ba:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80043be:	6812      	ldr	r2, [r2, #0]
 80043c0:	fa92 f1a2 	rbit	r1, r2
 80043c4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80043c8:	6011      	str	r1, [r2, #0]
  return result;
 80043ca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80043ce:	6812      	ldr	r2, [r2, #0]
 80043d0:	fab2 f282 	clz	r2, r2
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	f042 0220 	orr.w	r2, r2, #32
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	f002 021f 	and.w	r2, r2, #31
 80043e0:	2101      	movs	r1, #1
 80043e2:	fa01 f202 	lsl.w	r2, r1, r2
 80043e6:	4013      	ands	r3, r2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d19e      	bne.n	800432a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043ec:	4b2f      	ldr	r3, [pc, #188]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	f023 020f 	bic.w	r2, r3, #15
 80043f4:	1d3b      	adds	r3, r7, #4
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	492c      	ldr	r1, [pc, #176]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004400:	4b2a      	ldr	r3, [pc, #168]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004408:	1d3b      	adds	r3, r7, #4
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6a19      	ldr	r1, [r3, #32]
 800440e:	1d3b      	adds	r3, r7, #4
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	430b      	orrs	r3, r1
 8004416:	4925      	ldr	r1, [pc, #148]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 8004418:	4313      	orrs	r3, r2
 800441a:	604b      	str	r3, [r1, #4]
 800441c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004420:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004424:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004426:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	fa93 f2a3 	rbit	r2, r3
 8004430:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004434:	601a      	str	r2, [r3, #0]
  return result;
 8004436:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800443a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800443c:	fab3 f383 	clz	r3, r3
 8004440:	b2db      	uxtb	r3, r3
 8004442:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004446:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	461a      	mov	r2, r3
 800444e:	2301      	movs	r3, #1
 8004450:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004452:	f7fd f8b7 	bl	80015c4 <HAL_GetTick>
 8004456:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800445a:	e009      	b.n	8004470 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800445c:	f7fd f8b2 	bl	80015c4 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e109      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 8004470:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004474:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004478:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	fa93 f2a3 	rbit	r2, r3
 8004484:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004488:	601a      	str	r2, [r3, #0]
  return result;
 800448a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800448e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004490:	fab3 f383 	clz	r3, r3
 8004494:	b2db      	uxtb	r3, r3
 8004496:	095b      	lsrs	r3, r3, #5
 8004498:	b2db      	uxtb	r3, r3
 800449a:	f043 0301 	orr.w	r3, r3, #1
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d105      	bne.n	80044b0 <HAL_RCC_OscConfig+0xc48>
 80044a4:	4b01      	ldr	r3, [pc, #4]	; (80044ac <HAL_RCC_OscConfig+0xc44>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	e01e      	b.n	80044e8 <HAL_RCC_OscConfig+0xc80>
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000
 80044b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80044b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	fa93 f2a3 	rbit	r2, r3
 80044c4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80044c8:	601a      	str	r2, [r3, #0]
 80044ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80044ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	fa93 f2a3 	rbit	r2, r3
 80044de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	4b6a      	ldr	r3, [pc, #424]	; (8004690 <HAL_RCC_OscConfig+0xe28>)
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80044ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80044f0:	6011      	str	r1, [r2, #0]
 80044f2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80044f6:	6812      	ldr	r2, [r2, #0]
 80044f8:	fa92 f1a2 	rbit	r1, r2
 80044fc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004500:	6011      	str	r1, [r2, #0]
  return result;
 8004502:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	fab2 f282 	clz	r2, r2
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	f042 0220 	orr.w	r2, r2, #32
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	f002 021f 	and.w	r2, r2, #31
 8004518:	2101      	movs	r1, #1
 800451a:	fa01 f202 	lsl.w	r2, r1, r2
 800451e:	4013      	ands	r3, r2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d09b      	beq.n	800445c <HAL_RCC_OscConfig+0xbf4>
 8004524:	e0ad      	b.n	8004682 <HAL_RCC_OscConfig+0xe1a>
 8004526:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800452a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800452e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004530:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	fa93 f2a3 	rbit	r2, r3
 800453a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800453e:	601a      	str	r2, [r3, #0]
  return result;
 8004540:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004544:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004546:	fab3 f383 	clz	r3, r3
 800454a:	b2db      	uxtb	r3, r3
 800454c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004550:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	461a      	mov	r2, r3
 8004558:	2300      	movs	r3, #0
 800455a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fd f832 	bl	80015c4 <HAL_GetTick>
 8004560:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004564:	e009      	b.n	800457a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004566:	f7fd f82d 	bl	80015c4 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e084      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
 800457a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800457e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004582:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004584:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	fa93 f2a3 	rbit	r2, r3
 800458e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004592:	601a      	str	r2, [r3, #0]
  return result;
 8004594:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004598:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459a:	fab3 f383 	clz	r3, r3
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	095b      	lsrs	r3, r3, #5
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d102      	bne.n	80045b4 <HAL_RCC_OscConfig+0xd4c>
 80045ae:	4b38      	ldr	r3, [pc, #224]	; (8004690 <HAL_RCC_OscConfig+0xe28>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	e01b      	b.n	80045ec <HAL_RCC_OscConfig+0xd84>
 80045b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	fa93 f2a3 	rbit	r2, r3
 80045c8:	f107 0320 	add.w	r3, r7, #32
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	f107 031c 	add.w	r3, r7, #28
 80045d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	f107 031c 	add.w	r3, r7, #28
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	fa93 f2a3 	rbit	r2, r3
 80045e2:	f107 0318 	add.w	r3, r7, #24
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	4b29      	ldr	r3, [pc, #164]	; (8004690 <HAL_RCC_OscConfig+0xe28>)
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	f107 0214 	add.w	r2, r7, #20
 80045f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045f4:	6011      	str	r1, [r2, #0]
 80045f6:	f107 0214 	add.w	r2, r7, #20
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	fa92 f1a2 	rbit	r1, r2
 8004600:	f107 0210 	add.w	r2, r7, #16
 8004604:	6011      	str	r1, [r2, #0]
  return result;
 8004606:	f107 0210 	add.w	r2, r7, #16
 800460a:	6812      	ldr	r2, [r2, #0]
 800460c:	fab2 f282 	clz	r2, r2
 8004610:	b2d2      	uxtb	r2, r2
 8004612:	f042 0220 	orr.w	r2, r2, #32
 8004616:	b2d2      	uxtb	r2, r2
 8004618:	f002 021f 	and.w	r2, r2, #31
 800461c:	2101      	movs	r1, #1
 800461e:	fa01 f202 	lsl.w	r2, r1, r2
 8004622:	4013      	ands	r3, r2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d19e      	bne.n	8004566 <HAL_RCC_OscConfig+0xcfe>
 8004628:	e02b      	b.n	8004682 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800462a:	1d3b      	adds	r3, r7, #4
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e025      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004638:	4b15      	ldr	r3, [pc, #84]	; (8004690 <HAL_RCC_OscConfig+0xe28>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004640:	4b13      	ldr	r3, [pc, #76]	; (8004690 <HAL_RCC_OscConfig+0xe28>)
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004648:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800464c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004650:	1d3b      	adds	r3, r7, #4
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	429a      	cmp	r2, r3
 8004658:	d111      	bne.n	800467e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800465a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800465e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004662:	1d3b      	adds	r3, r7, #4
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004668:	429a      	cmp	r2, r3
 800466a:	d108      	bne.n	800467e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800466c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004670:	f003 020f 	and.w	r2, r3, #15
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800467a:	429a      	cmp	r2, r3
 800467c:	d001      	beq.n	8004682 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000

08004694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b09e      	sub	sp, #120	; 0x78
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800469e:	2300      	movs	r3, #0
 80046a0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e162      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046ac:	4b90      	ldr	r3, [pc, #576]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d910      	bls.n	80046dc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b8d      	ldr	r3, [pc, #564]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 0207 	bic.w	r2, r3, #7
 80046c2:	498b      	ldr	r1, [pc, #556]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b89      	ldr	r3, [pc, #548]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e14a      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e8:	4b82      	ldr	r3, [pc, #520]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	497f      	ldr	r1, [pc, #508]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 80dc 	beq.w	80048c0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	2b01      	cmp	r3, #1
 800470e:	d13c      	bne.n	800478a <HAL_RCC_ClockConfig+0xf6>
 8004710:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004714:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004716:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004718:	fa93 f3a3 	rbit	r3, r3
 800471c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800471e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004720:	fab3 f383 	clz	r3, r3
 8004724:	b2db      	uxtb	r3, r3
 8004726:	095b      	lsrs	r3, r3, #5
 8004728:	b2db      	uxtb	r3, r3
 800472a:	f043 0301 	orr.w	r3, r3, #1
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b01      	cmp	r3, #1
 8004732:	d102      	bne.n	800473a <HAL_RCC_ClockConfig+0xa6>
 8004734:	4b6f      	ldr	r3, [pc, #444]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	e00f      	b.n	800475a <HAL_RCC_ClockConfig+0xc6>
 800473a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800473e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004740:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004742:	fa93 f3a3 	rbit	r3, r3
 8004746:	667b      	str	r3, [r7, #100]	; 0x64
 8004748:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800474c:	663b      	str	r3, [r7, #96]	; 0x60
 800474e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004756:	4b67      	ldr	r3, [pc, #412]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800475e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004760:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004762:	fa92 f2a2 	rbit	r2, r2
 8004766:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004768:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800476a:	fab2 f282 	clz	r2, r2
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	f042 0220 	orr.w	r2, r2, #32
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	f002 021f 	and.w	r2, r2, #31
 800477a:	2101      	movs	r1, #1
 800477c:	fa01 f202 	lsl.w	r2, r1, r2
 8004780:	4013      	ands	r3, r2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d17b      	bne.n	800487e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e0f3      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b02      	cmp	r3, #2
 8004790:	d13c      	bne.n	800480c <HAL_RCC_ClockConfig+0x178>
 8004792:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004796:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80047a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047a2:	fab3 f383 	clz	r3, r3
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	095b      	lsrs	r3, r3, #5
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d102      	bne.n	80047bc <HAL_RCC_ClockConfig+0x128>
 80047b6:	4b4f      	ldr	r3, [pc, #316]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	e00f      	b.n	80047dc <HAL_RCC_ClockConfig+0x148>
 80047bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047c0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047c4:	fa93 f3a3 	rbit	r3, r3
 80047c8:	647b      	str	r3, [r7, #68]	; 0x44
 80047ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ce:	643b      	str	r3, [r7, #64]	; 0x40
 80047d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d2:	fa93 f3a3 	rbit	r3, r3
 80047d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047d8:	4b46      	ldr	r3, [pc, #280]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047e0:	63ba      	str	r2, [r7, #56]	; 0x38
 80047e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047e4:	fa92 f2a2 	rbit	r2, r2
 80047e8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80047ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047ec:	fab2 f282 	clz	r2, r2
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	f042 0220 	orr.w	r2, r2, #32
 80047f6:	b2d2      	uxtb	r2, r2
 80047f8:	f002 021f 	and.w	r2, r2, #31
 80047fc:	2101      	movs	r1, #1
 80047fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004802:	4013      	ands	r3, r2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d13a      	bne.n	800487e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0b2      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
 800480c:	2302      	movs	r3, #2
 800480e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004812:	fa93 f3a3 	rbit	r3, r3
 8004816:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800481a:	fab3 f383 	clz	r3, r3
 800481e:	b2db      	uxtb	r3, r3
 8004820:	095b      	lsrs	r3, r3, #5
 8004822:	b2db      	uxtb	r3, r3
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b01      	cmp	r3, #1
 800482c:	d102      	bne.n	8004834 <HAL_RCC_ClockConfig+0x1a0>
 800482e:	4b31      	ldr	r3, [pc, #196]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	e00d      	b.n	8004850 <HAL_RCC_ClockConfig+0x1bc>
 8004834:	2302      	movs	r3, #2
 8004836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483a:	fa93 f3a3 	rbit	r3, r3
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
 8004840:	2302      	movs	r3, #2
 8004842:	623b      	str	r3, [r7, #32]
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	fa93 f3a3 	rbit	r3, r3
 800484a:	61fb      	str	r3, [r7, #28]
 800484c:	4b29      	ldr	r3, [pc, #164]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	2202      	movs	r2, #2
 8004852:	61ba      	str	r2, [r7, #24]
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	fa92 f2a2 	rbit	r2, r2
 800485a:	617a      	str	r2, [r7, #20]
  return result;
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	fab2 f282 	clz	r2, r2
 8004862:	b2d2      	uxtb	r2, r2
 8004864:	f042 0220 	orr.w	r2, r2, #32
 8004868:	b2d2      	uxtb	r2, r2
 800486a:	f002 021f 	and.w	r2, r2, #31
 800486e:	2101      	movs	r1, #1
 8004870:	fa01 f202 	lsl.w	r2, r1, r2
 8004874:	4013      	ands	r3, r2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e079      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800487e:	4b1d      	ldr	r3, [pc, #116]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f023 0203 	bic.w	r2, r3, #3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	491a      	ldr	r1, [pc, #104]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 800488c:	4313      	orrs	r3, r2
 800488e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004890:	f7fc fe98 	bl	80015c4 <HAL_GetTick>
 8004894:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004896:	e00a      	b.n	80048ae <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004898:	f7fc fe94 	bl	80015c4 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e061      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ae:	4b11      	ldr	r3, [pc, #68]	; (80048f4 <HAL_RCC_ClockConfig+0x260>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f003 020c 	and.w	r2, r3, #12
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	429a      	cmp	r2, r3
 80048be:	d1eb      	bne.n	8004898 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048c0:	4b0b      	ldr	r3, [pc, #44]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d214      	bcs.n	80048f8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ce:	4b08      	ldr	r3, [pc, #32]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 0207 	bic.w	r2, r3, #7
 80048d6:	4906      	ldr	r1, [pc, #24]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	4313      	orrs	r3, r2
 80048dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	4b04      	ldr	r3, [pc, #16]	; (80048f0 <HAL_RCC_ClockConfig+0x25c>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d005      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e040      	b.n	8004972 <HAL_RCC_ClockConfig+0x2de>
 80048f0:	40022000 	.word	0x40022000
 80048f4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004904:	4b1d      	ldr	r3, [pc, #116]	; (800497c <HAL_RCC_ClockConfig+0x2e8>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	491a      	ldr	r1, [pc, #104]	; (800497c <HAL_RCC_ClockConfig+0x2e8>)
 8004912:	4313      	orrs	r3, r2
 8004914:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d009      	beq.n	8004936 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004922:	4b16      	ldr	r3, [pc, #88]	; (800497c <HAL_RCC_ClockConfig+0x2e8>)
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	00db      	lsls	r3, r3, #3
 8004930:	4912      	ldr	r1, [pc, #72]	; (800497c <HAL_RCC_ClockConfig+0x2e8>)
 8004932:	4313      	orrs	r3, r2
 8004934:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004936:	f000 f829 	bl	800498c <HAL_RCC_GetSysClockFreq>
 800493a:	4601      	mov	r1, r0
 800493c:	4b0f      	ldr	r3, [pc, #60]	; (800497c <HAL_RCC_ClockConfig+0x2e8>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004944:	22f0      	movs	r2, #240	; 0xf0
 8004946:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	fa92 f2a2 	rbit	r2, r2
 800494e:	60fa      	str	r2, [r7, #12]
  return result;
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	fab2 f282 	clz	r2, r2
 8004956:	b2d2      	uxtb	r2, r2
 8004958:	40d3      	lsrs	r3, r2
 800495a:	4a09      	ldr	r2, [pc, #36]	; (8004980 <HAL_RCC_ClockConfig+0x2ec>)
 800495c:	5cd3      	ldrb	r3, [r2, r3]
 800495e:	fa21 f303 	lsr.w	r3, r1, r3
 8004962:	4a08      	ldr	r2, [pc, #32]	; (8004984 <HAL_RCC_ClockConfig+0x2f0>)
 8004964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004966:	4b08      	ldr	r3, [pc, #32]	; (8004988 <HAL_RCC_ClockConfig+0x2f4>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f7fc fde6 	bl	800153c <HAL_InitTick>
  
  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3778      	adds	r7, #120	; 0x78
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	40021000 	.word	0x40021000
 8004980:	080087dc 	.word	0x080087dc
 8004984:	20000000 	.word	0x20000000
 8004988:	20000004 	.word	0x20000004

0800498c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800498c:	b480      	push	{r7}
 800498e:	b08b      	sub	sp, #44	; 0x2c
 8004990:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
 8004996:	2300      	movs	r3, #0
 8004998:	61bb      	str	r3, [r7, #24]
 800499a:	2300      	movs	r3, #0
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
 800499e:	2300      	movs	r3, #0
 80049a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80049a6:	4b2a      	ldr	r3, [pc, #168]	; (8004a50 <HAL_RCC_GetSysClockFreq+0xc4>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f003 030c 	and.w	r3, r3, #12
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	d002      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0x30>
 80049b6:	2b08      	cmp	r3, #8
 80049b8:	d003      	beq.n	80049c2 <HAL_RCC_GetSysClockFreq+0x36>
 80049ba:	e03f      	b.n	8004a3c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049bc:	4b25      	ldr	r3, [pc, #148]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xc8>)
 80049be:	623b      	str	r3, [r7, #32]
      break;
 80049c0:	e03f      	b.n	8004a42 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80049c8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80049cc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	fa92 f2a2 	rbit	r2, r2
 80049d4:	607a      	str	r2, [r7, #4]
  return result;
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	fab2 f282 	clz	r2, r2
 80049dc:	b2d2      	uxtb	r2, r2
 80049de:	40d3      	lsrs	r3, r2
 80049e0:	4a1d      	ldr	r2, [pc, #116]	; (8004a58 <HAL_RCC_GetSysClockFreq+0xcc>)
 80049e2:	5cd3      	ldrb	r3, [r2, r3]
 80049e4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80049e6:	4b1a      	ldr	r3, [pc, #104]	; (8004a50 <HAL_RCC_GetSysClockFreq+0xc4>)
 80049e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	220f      	movs	r2, #15
 80049f0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	fa92 f2a2 	rbit	r2, r2
 80049f8:	60fa      	str	r2, [r7, #12]
  return result;
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	fab2 f282 	clz	r2, r2
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	40d3      	lsrs	r3, r2
 8004a04:	4a15      	ldr	r2, [pc, #84]	; (8004a5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004a06:	5cd3      	ldrb	r3, [r2, r3]
 8004a08:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a14:	4a0f      	ldr	r2, [pc, #60]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	fb02 f303 	mul.w	r3, r2, r3
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
 8004a24:	e007      	b.n	8004a36 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a26:	4a0b      	ldr	r2, [pc, #44]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fb02 f303 	mul.w	r3, r2, r3
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a38:	623b      	str	r3, [r7, #32]
      break;
 8004a3a:	e002      	b.n	8004a42 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a3c:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004a3e:	623b      	str	r3, [r7, #32]
      break;
 8004a40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a42:	6a3b      	ldr	r3, [r7, #32]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	372c      	adds	r7, #44	; 0x2c
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	40021000 	.word	0x40021000
 8004a54:	007a1200 	.word	0x007a1200
 8004a58:	080087f4 	.word	0x080087f4
 8004a5c:	08008804 	.word	0x08008804

08004a60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a64:	4b03      	ldr	r3, [pc, #12]	; (8004a74 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a66:	681b      	ldr	r3, [r3, #0]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	20000000 	.word	0x20000000

08004a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004a7e:	f7ff ffef 	bl	8004a60 <HAL_RCC_GetHCLKFreq>
 8004a82:	4601      	mov	r1, r0
 8004a84:	4b0b      	ldr	r3, [pc, #44]	; (8004ab4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a8c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004a90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	fa92 f2a2 	rbit	r2, r2
 8004a98:	603a      	str	r2, [r7, #0]
  return result;
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	fab2 f282 	clz	r2, r2
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	40d3      	lsrs	r3, r2
 8004aa4:	4a04      	ldr	r2, [pc, #16]	; (8004ab8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004aa6:	5cd3      	ldrb	r3, [r2, r3]
 8004aa8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004aac:	4618      	mov	r0, r3
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	080087ec 	.word	0x080087ec

08004abc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004ac2:	f7ff ffcd 	bl	8004a60 <HAL_RCC_GetHCLKFreq>
 8004ac6:	4601      	mov	r1, r0
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004ad0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004ad4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	fa92 f2a2 	rbit	r2, r2
 8004adc:	603a      	str	r2, [r7, #0]
  return result;
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	fab2 f282 	clz	r2, r2
 8004ae4:	b2d2      	uxtb	r2, r2
 8004ae6:	40d3      	lsrs	r3, r2
 8004ae8:	4a04      	ldr	r2, [pc, #16]	; (8004afc <HAL_RCC_GetPCLK2Freq+0x40>)
 8004aea:	5cd3      	ldrb	r3, [r2, r3]
 8004aec:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004af0:	4618      	mov	r0, r3
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40021000 	.word	0x40021000
 8004afc:	080087ec 	.word	0x080087ec

08004b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b092      	sub	sp, #72	; 0x48
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004b10:	2300      	movs	r3, #0
 8004b12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 80d4 	beq.w	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b24:	4b4e      	ldr	r3, [pc, #312]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b26:	69db      	ldr	r3, [r3, #28]
 8004b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10e      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b30:	4b4b      	ldr	r3, [pc, #300]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	4a4a      	ldr	r2, [pc, #296]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b3a:	61d3      	str	r3, [r2, #28]
 8004b3c:	4b48      	ldr	r3, [pc, #288]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b44:	60bb      	str	r3, [r7, #8]
 8004b46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4e:	4b45      	ldr	r3, [pc, #276]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d118      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b5a:	4b42      	ldr	r3, [pc, #264]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a41      	ldr	r2, [pc, #260]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b64:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b66:	f7fc fd2d 	bl	80015c4 <HAL_GetTick>
 8004b6a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6c:	e008      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b6e:	f7fc fd29 	bl	80015c4 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b64      	cmp	r3, #100	; 0x64
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e1d6      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b80:	4b38      	ldr	r3, [pc, #224]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0f0      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b8c:	4b34      	ldr	r3, [pc, #208]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b94:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 8084 	beq.w	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ba6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d07c      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bac:	4b2c      	ldr	r3, [pc, #176]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004bba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bbe:	fa93 f3a3 	rbit	r3, r3
 8004bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bc6:	fab3 f383 	clz	r3, r3
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4b26      	ldr	r3, [pc, #152]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bd0:	4413      	add	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004bde:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be2:	fa93 f3a3 	rbit	r3, r3
 8004be6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bea:	fab3 f383 	clz	r3, r3
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	4b1d      	ldr	r3, [pc, #116]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bf4:	4413      	add	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bfe:	4a18      	ldr	r2, [pc, #96]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c02:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d04b      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fc fcd9 	bl	80015c4 <HAL_GetTick>
 8004c12:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c14:	e00a      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c16:	f7fc fcd5 	bl	80015c4 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e180      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c32:	fa93 f3a3 	rbit	r3, r3
 8004c36:	627b      	str	r3, [r7, #36]	; 0x24
 8004c38:	2302      	movs	r3, #2
 8004c3a:	623b      	str	r3, [r7, #32]
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	fa93 f3a3 	rbit	r3, r3
 8004c42:	61fb      	str	r3, [r7, #28]
  return result;
 8004c44:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	095b      	lsrs	r3, r3, #5
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f043 0302 	orr.w	r3, r3, #2
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d108      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004c5a:	4b01      	ldr	r3, [pc, #4]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	e00d      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004c60:	40021000 	.word	0x40021000
 8004c64:	40007000 	.word	0x40007000
 8004c68:	10908100 	.word	0x10908100
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	fa93 f3a3 	rbit	r3, r3
 8004c76:	617b      	str	r3, [r7, #20]
 8004c78:	4ba0      	ldr	r3, [pc, #640]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	613a      	str	r2, [r7, #16]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	fa92 f2a2 	rbit	r2, r2
 8004c86:	60fa      	str	r2, [r7, #12]
  return result;
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	fab2 f282 	clz	r2, r2
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	f002 021f 	and.w	r2, r2, #31
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0b7      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004ca6:	4b95      	ldr	r3, [pc, #596]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	4992      	ldr	r1, [pc, #584]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cb8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc0:	4b8e      	ldr	r3, [pc, #568]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	4a8d      	ldr	r2, [pc, #564]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d008      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cd8:	4b88      	ldr	r3, [pc, #544]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cdc:	f023 0203 	bic.w	r2, r3, #3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	4985      	ldr	r1, [pc, #532]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d008      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cf6:	4b81      	ldr	r3, [pc, #516]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	497e      	ldr	r1, [pc, #504]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0304 	and.w	r3, r3, #4
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d14:	4b79      	ldr	r3, [pc, #484]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	4976      	ldr	r1, [pc, #472]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0320 	and.w	r3, r3, #32
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d32:	4b72      	ldr	r3, [pc, #456]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	f023 0210 	bic.w	r2, r3, #16
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	496f      	ldr	r1, [pc, #444]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d008      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004d50:	4b6a      	ldr	r3, [pc, #424]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5c:	4967      	ldr	r1, [pc, #412]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d6e:	4b63      	ldr	r3, [pc, #396]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	f023 0220 	bic.w	r2, r3, #32
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	4960      	ldr	r1, [pc, #384]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d8c:	4b5b      	ldr	r3, [pc, #364]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d90:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	4958      	ldr	r1, [pc, #352]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d008      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004daa:	4b54      	ldr	r3, [pc, #336]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	4951      	ldr	r1, [pc, #324]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004dc8:	4b4c      	ldr	r3, [pc, #304]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dcc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	4949      	ldr	r1, [pc, #292]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004de6:	4b45      	ldr	r3, [pc, #276]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	4942      	ldr	r1, [pc, #264]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e04:	4b3d      	ldr	r3, [pc, #244]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e10:	493a      	ldr	r1, [pc, #232]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d008      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004e22:	4b36      	ldr	r3, [pc, #216]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2e:	4933      	ldr	r1, [pc, #204]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e40:	4b2e      	ldr	r3, [pc, #184]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e4c:	492b      	ldr	r1, [pc, #172]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d008      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004e5e:	4b27      	ldr	r3, [pc, #156]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	4924      	ldr	r1, [pc, #144]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d008      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004e7c:	4b1f      	ldr	r3, [pc, #124]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e80:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e88:	491c      	ldr	r1, [pc, #112]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d008      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004e9a:	4b18      	ldr	r3, [pc, #96]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea6:	4915      	ldr	r1, [pc, #84]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d008      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004eb8:	4b10      	ldr	r3, [pc, #64]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec4:	490d      	ldr	r1, [pc, #52]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d008      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004ed6:	4b09      	ldr	r3, [pc, #36]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee2:	4906      	ldr	r1, [pc, #24]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00c      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004ef4:	4b01      	ldr	r3, [pc, #4]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef8:	e002      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004efa:	bf00      	nop
 8004efc:	40021000 	.word	0x40021000
 8004f00:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f08:	490b      	ldr	r1, [pc, #44]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004f1a:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f26:	4904      	ldr	r1, [pc, #16]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3748      	adds	r7, #72	; 0x48
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40021000 	.word	0x40021000

08004f3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e040      	b.n	8004fd0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d106      	bne.n	8004f64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7fc f962 	bl	8001228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2224      	movs	r2, #36	; 0x24
 8004f68:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0201 	bic.w	r2, r2, #1
 8004f78:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f8c0 	bl	8005100 <UART_SetConfig>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e022      	b.n	8004fd0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fa88 	bl	80054a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689a      	ldr	r2, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 fb0f 	bl	80055ec <UART_CheckIdleState>
 8004fce:	4603      	mov	r3, r0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b08a      	sub	sp, #40	; 0x28
 8004fdc:	af02      	add	r7, sp, #8
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	f040 8082 	bne.w	80050f6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <HAL_UART_Transmit+0x26>
 8004ff8:	88fb      	ldrh	r3, [r7, #6]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e07a      	b.n	80050f8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005008:	2b01      	cmp	r3, #1
 800500a:	d101      	bne.n	8005010 <HAL_UART_Transmit+0x38>
 800500c:	2302      	movs	r3, #2
 800500e:	e073      	b.n	80050f8 <HAL_UART_Transmit+0x120>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2221      	movs	r2, #33	; 0x21
 8005024:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005026:	f7fc facd 	bl	80015c4 <HAL_GetTick>
 800502a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	88fa      	ldrh	r2, [r7, #6]
 8005030:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	88fa      	ldrh	r2, [r7, #6]
 8005038:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005044:	d108      	bne.n	8005058 <HAL_UART_Transmit+0x80>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d104      	bne.n	8005058 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800504e:	2300      	movs	r3, #0
 8005050:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	61bb      	str	r3, [r7, #24]
 8005056:	e003      	b.n	8005060 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800505c:	2300      	movs	r3, #0
 800505e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005068:	e02d      	b.n	80050c6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2200      	movs	r2, #0
 8005072:	2180      	movs	r1, #128	; 0x80
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fb02 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e039      	b.n	80050f8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10b      	bne.n	80050a2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	881a      	ldrh	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005096:	b292      	uxth	r2, r2
 8005098:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	3302      	adds	r3, #2
 800509e:	61bb      	str	r3, [r7, #24]
 80050a0:	e008      	b.n	80050b4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	781a      	ldrb	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	b292      	uxth	r2, r2
 80050ac:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	3301      	adds	r3, #1
 80050b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	3b01      	subs	r3, #1
 80050be:	b29a      	uxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1cb      	bne.n	800506a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2200      	movs	r2, #0
 80050da:	2140      	movs	r1, #64	; 0x40
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 face 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e005      	b.n	80050f8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2220      	movs	r2, #32
 80050f0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e000      	b.n	80050f8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80050f6:	2302      	movs	r3, #2
  }
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3720      	adds	r7, #32
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005108:	2300      	movs	r3, #0
 800510a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	4313      	orrs	r3, r2
 8005122:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4baa      	ldr	r3, [pc, #680]	; (80053d4 <UART_SetConfig+0x2d4>)
 800512c:	4013      	ands	r3, r2
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6812      	ldr	r2, [r2, #0]
 8005132:	6979      	ldr	r1, [r7, #20]
 8005134:	430b      	orrs	r3, r1
 8005136:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a1b      	ldr	r3, [r3, #32]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	4313      	orrs	r3, r2
 800515c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	430a      	orrs	r2, r1
 8005170:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a98      	ldr	r2, [pc, #608]	; (80053d8 <UART_SetConfig+0x2d8>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d121      	bne.n	80051c0 <UART_SetConfig+0xc0>
 800517c:	4b97      	ldr	r3, [pc, #604]	; (80053dc <UART_SetConfig+0x2dc>)
 800517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005180:	f003 0303 	and.w	r3, r3, #3
 8005184:	2b03      	cmp	r3, #3
 8005186:	d817      	bhi.n	80051b8 <UART_SetConfig+0xb8>
 8005188:	a201      	add	r2, pc, #4	; (adr r2, 8005190 <UART_SetConfig+0x90>)
 800518a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518e:	bf00      	nop
 8005190:	080051a1 	.word	0x080051a1
 8005194:	080051ad 	.word	0x080051ad
 8005198:	080051b3 	.word	0x080051b3
 800519c:	080051a7 	.word	0x080051a7
 80051a0:	2301      	movs	r3, #1
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e0b2      	b.n	800530c <UART_SetConfig+0x20c>
 80051a6:	2302      	movs	r3, #2
 80051a8:	77fb      	strb	r3, [r7, #31]
 80051aa:	e0af      	b.n	800530c <UART_SetConfig+0x20c>
 80051ac:	2304      	movs	r3, #4
 80051ae:	77fb      	strb	r3, [r7, #31]
 80051b0:	e0ac      	b.n	800530c <UART_SetConfig+0x20c>
 80051b2:	2308      	movs	r3, #8
 80051b4:	77fb      	strb	r3, [r7, #31]
 80051b6:	e0a9      	b.n	800530c <UART_SetConfig+0x20c>
 80051b8:	2310      	movs	r3, #16
 80051ba:	77fb      	strb	r3, [r7, #31]
 80051bc:	bf00      	nop
 80051be:	e0a5      	b.n	800530c <UART_SetConfig+0x20c>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a86      	ldr	r2, [pc, #536]	; (80053e0 <UART_SetConfig+0x2e0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d123      	bne.n	8005212 <UART_SetConfig+0x112>
 80051ca:	4b84      	ldr	r3, [pc, #528]	; (80053dc <UART_SetConfig+0x2dc>)
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80051d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d6:	d012      	beq.n	80051fe <UART_SetConfig+0xfe>
 80051d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051dc:	d802      	bhi.n	80051e4 <UART_SetConfig+0xe4>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d007      	beq.n	80051f2 <UART_SetConfig+0xf2>
 80051e2:	e012      	b.n	800520a <UART_SetConfig+0x10a>
 80051e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051e8:	d00c      	beq.n	8005204 <UART_SetConfig+0x104>
 80051ea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80051ee:	d003      	beq.n	80051f8 <UART_SetConfig+0xf8>
 80051f0:	e00b      	b.n	800520a <UART_SetConfig+0x10a>
 80051f2:	2300      	movs	r3, #0
 80051f4:	77fb      	strb	r3, [r7, #31]
 80051f6:	e089      	b.n	800530c <UART_SetConfig+0x20c>
 80051f8:	2302      	movs	r3, #2
 80051fa:	77fb      	strb	r3, [r7, #31]
 80051fc:	e086      	b.n	800530c <UART_SetConfig+0x20c>
 80051fe:	2304      	movs	r3, #4
 8005200:	77fb      	strb	r3, [r7, #31]
 8005202:	e083      	b.n	800530c <UART_SetConfig+0x20c>
 8005204:	2308      	movs	r3, #8
 8005206:	77fb      	strb	r3, [r7, #31]
 8005208:	e080      	b.n	800530c <UART_SetConfig+0x20c>
 800520a:	2310      	movs	r3, #16
 800520c:	77fb      	strb	r3, [r7, #31]
 800520e:	bf00      	nop
 8005210:	e07c      	b.n	800530c <UART_SetConfig+0x20c>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a73      	ldr	r2, [pc, #460]	; (80053e4 <UART_SetConfig+0x2e4>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d123      	bne.n	8005264 <UART_SetConfig+0x164>
 800521c:	4b6f      	ldr	r3, [pc, #444]	; (80053dc <UART_SetConfig+0x2dc>)
 800521e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005220:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005224:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005228:	d012      	beq.n	8005250 <UART_SetConfig+0x150>
 800522a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800522e:	d802      	bhi.n	8005236 <UART_SetConfig+0x136>
 8005230:	2b00      	cmp	r3, #0
 8005232:	d007      	beq.n	8005244 <UART_SetConfig+0x144>
 8005234:	e012      	b.n	800525c <UART_SetConfig+0x15c>
 8005236:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800523a:	d00c      	beq.n	8005256 <UART_SetConfig+0x156>
 800523c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005240:	d003      	beq.n	800524a <UART_SetConfig+0x14a>
 8005242:	e00b      	b.n	800525c <UART_SetConfig+0x15c>
 8005244:	2300      	movs	r3, #0
 8005246:	77fb      	strb	r3, [r7, #31]
 8005248:	e060      	b.n	800530c <UART_SetConfig+0x20c>
 800524a:	2302      	movs	r3, #2
 800524c:	77fb      	strb	r3, [r7, #31]
 800524e:	e05d      	b.n	800530c <UART_SetConfig+0x20c>
 8005250:	2304      	movs	r3, #4
 8005252:	77fb      	strb	r3, [r7, #31]
 8005254:	e05a      	b.n	800530c <UART_SetConfig+0x20c>
 8005256:	2308      	movs	r3, #8
 8005258:	77fb      	strb	r3, [r7, #31]
 800525a:	e057      	b.n	800530c <UART_SetConfig+0x20c>
 800525c:	2310      	movs	r3, #16
 800525e:	77fb      	strb	r3, [r7, #31]
 8005260:	bf00      	nop
 8005262:	e053      	b.n	800530c <UART_SetConfig+0x20c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a5f      	ldr	r2, [pc, #380]	; (80053e8 <UART_SetConfig+0x2e8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d123      	bne.n	80052b6 <UART_SetConfig+0x1b6>
 800526e:	4b5b      	ldr	r3, [pc, #364]	; (80053dc <UART_SetConfig+0x2dc>)
 8005270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005272:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005276:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800527a:	d012      	beq.n	80052a2 <UART_SetConfig+0x1a2>
 800527c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005280:	d802      	bhi.n	8005288 <UART_SetConfig+0x188>
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <UART_SetConfig+0x196>
 8005286:	e012      	b.n	80052ae <UART_SetConfig+0x1ae>
 8005288:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800528c:	d00c      	beq.n	80052a8 <UART_SetConfig+0x1a8>
 800528e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005292:	d003      	beq.n	800529c <UART_SetConfig+0x19c>
 8005294:	e00b      	b.n	80052ae <UART_SetConfig+0x1ae>
 8005296:	2300      	movs	r3, #0
 8005298:	77fb      	strb	r3, [r7, #31]
 800529a:	e037      	b.n	800530c <UART_SetConfig+0x20c>
 800529c:	2302      	movs	r3, #2
 800529e:	77fb      	strb	r3, [r7, #31]
 80052a0:	e034      	b.n	800530c <UART_SetConfig+0x20c>
 80052a2:	2304      	movs	r3, #4
 80052a4:	77fb      	strb	r3, [r7, #31]
 80052a6:	e031      	b.n	800530c <UART_SetConfig+0x20c>
 80052a8:	2308      	movs	r3, #8
 80052aa:	77fb      	strb	r3, [r7, #31]
 80052ac:	e02e      	b.n	800530c <UART_SetConfig+0x20c>
 80052ae:	2310      	movs	r3, #16
 80052b0:	77fb      	strb	r3, [r7, #31]
 80052b2:	bf00      	nop
 80052b4:	e02a      	b.n	800530c <UART_SetConfig+0x20c>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a4c      	ldr	r2, [pc, #304]	; (80053ec <UART_SetConfig+0x2ec>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d123      	bne.n	8005308 <UART_SetConfig+0x208>
 80052c0:	4b46      	ldr	r3, [pc, #280]	; (80053dc <UART_SetConfig+0x2dc>)
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80052c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052cc:	d012      	beq.n	80052f4 <UART_SetConfig+0x1f4>
 80052ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052d2:	d802      	bhi.n	80052da <UART_SetConfig+0x1da>
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d007      	beq.n	80052e8 <UART_SetConfig+0x1e8>
 80052d8:	e012      	b.n	8005300 <UART_SetConfig+0x200>
 80052da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052de:	d00c      	beq.n	80052fa <UART_SetConfig+0x1fa>
 80052e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80052e4:	d003      	beq.n	80052ee <UART_SetConfig+0x1ee>
 80052e6:	e00b      	b.n	8005300 <UART_SetConfig+0x200>
 80052e8:	2300      	movs	r3, #0
 80052ea:	77fb      	strb	r3, [r7, #31]
 80052ec:	e00e      	b.n	800530c <UART_SetConfig+0x20c>
 80052ee:	2302      	movs	r3, #2
 80052f0:	77fb      	strb	r3, [r7, #31]
 80052f2:	e00b      	b.n	800530c <UART_SetConfig+0x20c>
 80052f4:	2304      	movs	r3, #4
 80052f6:	77fb      	strb	r3, [r7, #31]
 80052f8:	e008      	b.n	800530c <UART_SetConfig+0x20c>
 80052fa:	2308      	movs	r3, #8
 80052fc:	77fb      	strb	r3, [r7, #31]
 80052fe:	e005      	b.n	800530c <UART_SetConfig+0x20c>
 8005300:	2310      	movs	r3, #16
 8005302:	77fb      	strb	r3, [r7, #31]
 8005304:	bf00      	nop
 8005306:	e001      	b.n	800530c <UART_SetConfig+0x20c>
 8005308:	2310      	movs	r3, #16
 800530a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	69db      	ldr	r3, [r3, #28]
 8005310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005314:	d16e      	bne.n	80053f4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005316:	7ffb      	ldrb	r3, [r7, #31]
 8005318:	2b08      	cmp	r3, #8
 800531a:	d828      	bhi.n	800536e <UART_SetConfig+0x26e>
 800531c:	a201      	add	r2, pc, #4	; (adr r2, 8005324 <UART_SetConfig+0x224>)
 800531e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005322:	bf00      	nop
 8005324:	08005349 	.word	0x08005349
 8005328:	08005351 	.word	0x08005351
 800532c:	08005359 	.word	0x08005359
 8005330:	0800536f 	.word	0x0800536f
 8005334:	0800535f 	.word	0x0800535f
 8005338:	0800536f 	.word	0x0800536f
 800533c:	0800536f 	.word	0x0800536f
 8005340:	0800536f 	.word	0x0800536f
 8005344:	08005367 	.word	0x08005367
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005348:	f7ff fb96 	bl	8004a78 <HAL_RCC_GetPCLK1Freq>
 800534c:	61b8      	str	r0, [r7, #24]
        break;
 800534e:	e013      	b.n	8005378 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005350:	f7ff fbb4 	bl	8004abc <HAL_RCC_GetPCLK2Freq>
 8005354:	61b8      	str	r0, [r7, #24]
        break;
 8005356:	e00f      	b.n	8005378 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005358:	4b25      	ldr	r3, [pc, #148]	; (80053f0 <UART_SetConfig+0x2f0>)
 800535a:	61bb      	str	r3, [r7, #24]
        break;
 800535c:	e00c      	b.n	8005378 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800535e:	f7ff fb15 	bl	800498c <HAL_RCC_GetSysClockFreq>
 8005362:	61b8      	str	r0, [r7, #24]
        break;
 8005364:	e008      	b.n	8005378 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005366:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800536a:	61bb      	str	r3, [r7, #24]
        break;
 800536c:	e004      	b.n	8005378 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	77bb      	strb	r3, [r7, #30]
        break;
 8005376:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 8086 	beq.w	800548c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	005a      	lsls	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	085b      	lsrs	r3, r3, #1
 800538a:	441a      	add	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	fbb2 f3f3 	udiv	r3, r2, r3
 8005394:	b29b      	uxth	r3, r3
 8005396:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	2b0f      	cmp	r3, #15
 800539c:	d916      	bls.n	80053cc <UART_SetConfig+0x2cc>
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a4:	d212      	bcs.n	80053cc <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	f023 030f 	bic.w	r3, r3, #15
 80053ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	085b      	lsrs	r3, r3, #1
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	f003 0307 	and.w	r3, r3, #7
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	89fb      	ldrh	r3, [r7, #14]
 80053be:	4313      	orrs	r3, r2
 80053c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	89fa      	ldrh	r2, [r7, #14]
 80053c8:	60da      	str	r2, [r3, #12]
 80053ca:	e05f      	b.n	800548c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	77bb      	strb	r3, [r7, #30]
 80053d0:	e05c      	b.n	800548c <UART_SetConfig+0x38c>
 80053d2:	bf00      	nop
 80053d4:	efff69f3 	.word	0xefff69f3
 80053d8:	40013800 	.word	0x40013800
 80053dc:	40021000 	.word	0x40021000
 80053e0:	40004400 	.word	0x40004400
 80053e4:	40004800 	.word	0x40004800
 80053e8:	40004c00 	.word	0x40004c00
 80053ec:	40005000 	.word	0x40005000
 80053f0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80053f4:	7ffb      	ldrb	r3, [r7, #31]
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d827      	bhi.n	800544a <UART_SetConfig+0x34a>
 80053fa:	a201      	add	r2, pc, #4	; (adr r2, 8005400 <UART_SetConfig+0x300>)
 80053fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005400:	08005425 	.word	0x08005425
 8005404:	0800542d 	.word	0x0800542d
 8005408:	08005435 	.word	0x08005435
 800540c:	0800544b 	.word	0x0800544b
 8005410:	0800543b 	.word	0x0800543b
 8005414:	0800544b 	.word	0x0800544b
 8005418:	0800544b 	.word	0x0800544b
 800541c:	0800544b 	.word	0x0800544b
 8005420:	08005443 	.word	0x08005443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005424:	f7ff fb28 	bl	8004a78 <HAL_RCC_GetPCLK1Freq>
 8005428:	61b8      	str	r0, [r7, #24]
        break;
 800542a:	e013      	b.n	8005454 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800542c:	f7ff fb46 	bl	8004abc <HAL_RCC_GetPCLK2Freq>
 8005430:	61b8      	str	r0, [r7, #24]
        break;
 8005432:	e00f      	b.n	8005454 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005434:	4b1b      	ldr	r3, [pc, #108]	; (80054a4 <UART_SetConfig+0x3a4>)
 8005436:	61bb      	str	r3, [r7, #24]
        break;
 8005438:	e00c      	b.n	8005454 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800543a:	f7ff faa7 	bl	800498c <HAL_RCC_GetSysClockFreq>
 800543e:	61b8      	str	r0, [r7, #24]
        break;
 8005440:	e008      	b.n	8005454 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005446:	61bb      	str	r3, [r7, #24]
        break;
 8005448:	e004      	b.n	8005454 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	77bb      	strb	r3, [r7, #30]
        break;
 8005452:	bf00      	nop
    }

    if (pclk != 0U)
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d018      	beq.n	800548c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	085a      	lsrs	r2, r3, #1
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	441a      	add	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	fbb2 f3f3 	udiv	r3, r2, r3
 800546c:	b29b      	uxth	r3, r3
 800546e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	2b0f      	cmp	r3, #15
 8005474:	d908      	bls.n	8005488 <UART_SetConfig+0x388>
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800547c:	d204      	bcs.n	8005488 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	60da      	str	r2, [r3, #12]
 8005486:	e001      	b.n	800548c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005498:	7fbb      	ldrb	r3, [r7, #30]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	007a1200 	.word	0x007a1200

080054a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005584:	2b00      	cmp	r3, #0
 8005586:	d01a      	beq.n	80055be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055a6:	d10a      	bne.n	80055be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	430a      	orrs	r2, r1
 80055de:	605a      	str	r2, [r3, #4]
  }
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af02      	add	r7, sp, #8
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055fc:	f7fb ffe2 	bl	80015c4 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b08      	cmp	r3, #8
 800560e:	d10e      	bne.n	800562e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005610:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f82d 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e023      	b.n	8005676 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b04      	cmp	r3, #4
 800563a:	d10e      	bne.n	800565a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800563c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f817 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d001      	beq.n	800565a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e00d      	b.n	8005676 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2220      	movs	r2, #32
 8005664:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	603b      	str	r3, [r7, #0]
 800568a:	4613      	mov	r3, r2
 800568c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568e:	e05e      	b.n	800574e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005696:	d05a      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005698:	f7fb ff94 	bl	80015c4 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d302      	bcc.n	80056ae <UART_WaitOnFlagUntilTimeout+0x30>
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d11b      	bne.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056bc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0201 	bic.w	r2, r2, #1
 80056cc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2220      	movs	r2, #32
 80056d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e043      	b.n	800576e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d02c      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005702:	d124      	bne.n	800574e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800570c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800571c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689a      	ldr	r2, [r3, #8]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0201 	bic.w	r2, r2, #1
 800572c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2220      	movs	r2, #32
 8005738:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2220      	movs	r2, #32
 800573e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e00f      	b.n	800576e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69da      	ldr	r2, [r3, #28]
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4013      	ands	r3, r2
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	429a      	cmp	r2, r3
 800575c:	bf0c      	ite	eq
 800575e:	2301      	moveq	r3, #1
 8005760:	2300      	movne	r3, #0
 8005762:	b2db      	uxtb	r3, r3
 8005764:	461a      	mov	r2, r3
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	429a      	cmp	r2, r3
 800576a:	d091      	beq.n	8005690 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <ssd1306_Reset>:

#if defined(SSD1306_USE_I2C)

extern SSD1306_t holed1;

void ssd1306_Reset(SSD1306_t *ssd) {
 8005776:	b480      	push	{r7}
 8005778:	b083      	sub	sp, #12
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
	/* for I2C - do nothing */
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(SSD1306_t *ssd, uint8_t byte) {
 800578a:	b580      	push	{r7, lr}
 800578c:	b086      	sub	sp, #24
 800578e:	af04      	add	r7, sp, #16
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	460b      	mov	r3, r1
 8005794:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(ssd->hi2cx, ssd->address, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6898      	ldr	r0, [r3, #8]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 80057a0:	b299      	uxth	r1, r3
 80057a2:	f04f 33ff 	mov.w	r3, #4294967295
 80057a6:	9302      	str	r3, [sp, #8]
 80057a8:	2301      	movs	r3, #1
 80057aa:	9301      	str	r3, [sp, #4]
 80057ac:	1cfb      	adds	r3, r7, #3
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	2301      	movs	r3, #1
 80057b2:	2200      	movs	r2, #0
 80057b4:	f7fd fce4 	bl	8003180 <HAL_I2C_Mem_Write>
}
 80057b8:	bf00      	nop
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(SSD1306_t *ssd, uint8_t* buffer, size_t buff_size) {
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b088      	sub	sp, #32
 80057c4:	af04      	add	r7, sp, #16
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
	HAL_I2C_Mem_Write(ssd->hi2cx, ssd->address, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6898      	ldr	r0, [r3, #8]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 80057d6:	b299      	uxth	r1, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	b29b      	uxth	r3, r3
 80057dc:	f04f 32ff 	mov.w	r2, #4294967295
 80057e0:	9202      	str	r2, [sp, #8]
 80057e2:	9301      	str	r3, [sp, #4]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	2301      	movs	r3, #1
 80057ea:	2240      	movs	r2, #64	; 0x40
 80057ec:	f7fd fcc8 	bl	8003180 <HAL_I2C_Mem_Write>
}
 80057f0:	bf00      	nop
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(SSD1306_t *ssd) {
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
    // Reset OLED
    ssd1306_Reset(ssd);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f7ff ffb8 	bl	8005776 <ssd1306_Reset>
	  ssd->address = SSD1306_I2C_ADDR;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2278      	movs	r2, #120	; 0x78
 800580a:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

    // Wait for the screen to boot
    HAL_Delay(100);
 800580e:	2064      	movs	r0, #100	; 0x64
 8005810:	f7fb fee4 	bl	80015dc <HAL_Delay>
    
    // Init OLED
    ssd1306_WriteCommand(ssd, 0xAE); //display off
 8005814:	21ae      	movs	r1, #174	; 0xae
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff ffb7 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0x20); //Set Memory Addressing Mode   
 800581c:	2120      	movs	r1, #32
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7ff ffb3 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x10); // 00,Horizontal Addressing Mode; 01,Vertical Addressing Mode;
 8005824:	2110      	movs	r1, #16
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7ff ffaf 	bl	800578a <ssd1306_WriteCommand>
                                // 10,Page Addressing Mode (RESET); 11,Invalid

    ssd1306_WriteCommand(ssd, 0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800582c:	21b0      	movs	r1, #176	; 0xb0
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7ff ffab 	bl	800578a <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(ssd, 0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(ssd, 0xC8); //Set COM Output Scan Direction
 8005834:	21c8      	movs	r1, #200	; 0xc8
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff ffa7 	bl	800578a <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(ssd, 0x00); //---set low column address
 800583c:	2100      	movs	r1, #0
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7ff ffa3 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x10); //---set high column address
 8005844:	2110      	movs	r1, #16
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7ff ff9f 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0x40); //--set start line address - CHECK
 800584c:	2140      	movs	r1, #64	; 0x40
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7ff ff9b 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0x81); //--set contrast control register - CHECK
 8005854:	2181      	movs	r1, #129	; 0x81
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7ff ff97 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0xFF);
 800585c:	21ff      	movs	r1, #255	; 0xff
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7ff ff93 	bl	800578a <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(ssd, 0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(ssd, 0xA1); //--set segment re-map 0 to 127 - CHECK
 8005864:	21a1      	movs	r1, #161	; 0xa1
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7ff ff8f 	bl	800578a <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(ssd, 0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(ssd, 0xA6); //--set normal color
 800586c:	21a6      	movs	r1, #166	; 0xa6
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7ff ff8b 	bl	800578a <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(ssd, 0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005874:	21a8      	movs	r1, #168	; 0xa8
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7ff ff87 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x3F); //
 800587c:	213f      	movs	r1, #63	; 0x3f
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7ff ff83 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005884:	21a4      	movs	r1, #164	; 0xa4
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7ff ff7f 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xD3); //-set display offset - CHECK
 800588c:	21d3      	movs	r1, #211	; 0xd3
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7ff ff7b 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x00); //-not offset
 8005894:	2100      	movs	r1, #0
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff ff77 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xD5); //--set display clock divide ratio/oscillator frequency
 800589c:	21d5      	movs	r1, #213	; 0xd5
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7ff ff73 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0xF0); //--set divide ratio
 80058a4:	21f0      	movs	r1, #240	; 0xf0
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7ff ff6f 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xD9); //--set pre-charge period
 80058ac:	21d9      	movs	r1, #217	; 0xd9
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7ff ff6b 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x22); //
 80058b4:	2122      	movs	r1, #34	; 0x22
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7ff ff67 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xDA); //--set com pins hardware configuration - CHECK
 80058bc:	21da      	movs	r1, #218	; 0xda
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff ff63 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x12);
 80058c4:	2112      	movs	r1, #18
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff ff5f 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0xDB); //--set vcomh
 80058cc:	21db      	movs	r1, #219	; 0xdb
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7ff ff5b 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x20); //0x20,0.77xVcc
 80058d4:	2120      	movs	r1, #32
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7ff ff57 	bl	800578a <ssd1306_WriteCommand>

    ssd1306_WriteCommand(ssd, 0x8D); //--set DC-DC enable
 80058dc:	218d      	movs	r1, #141	; 0x8d
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7ff ff53 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0x14); //
 80058e4:	2114      	movs	r1, #20
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff ff4f 	bl	800578a <ssd1306_WriteCommand>
    ssd1306_WriteCommand(ssd, 0xAF); //--turn on SSD1306 panel
 80058ec:	21af      	movs	r1, #175	; 0xaf
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f7ff ff4b 	bl	800578a <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(ssd, Black);
 80058f4:	2100      	movs	r1, #0
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f812 	bl	8005920 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen(ssd);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f831 	bl	8005964 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8005902:	4b06      	ldr	r3, [pc, #24]	; (800591c <ssd1306_Init+0x124>)
 8005904:	2200      	movs	r2, #0
 8005906:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005908:	4b04      	ldr	r3, [pc, #16]	; (800591c <ssd1306_Init+0x124>)
 800590a:	2200      	movs	r2, #0
 800590c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800590e:	4b03      	ldr	r3, [pc, #12]	; (800591c <ssd1306_Init+0x124>)
 8005910:	2201      	movs	r2, #1
 8005912:	715a      	strb	r2, [r3, #5]
}
 8005914:	bf00      	nop
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	2000020c 	.word	0x2000020c

08005920 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_t *ssd, SSD1306_COLOR color) {
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	70fb      	strb	r3, [r7, #3]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(ssd->pixels); i++) {
 800592c:	2300      	movs	r3, #0
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	e00e      	b.n	8005950 <ssd1306_Fill+0x30>
        ssd->pixels[i] = (color == Black) ? 0x00 : 0xFF;
 8005932:	78fb      	ldrb	r3, [r7, #3]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <ssd1306_Fill+0x1c>
 8005938:	2100      	movs	r1, #0
 800593a:	e000      	b.n	800593e <ssd1306_Fill+0x1e>
 800593c:	21ff      	movs	r1, #255	; 0xff
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4413      	add	r3, r2
 8005944:	330c      	adds	r3, #12
 8005946:	460a      	mov	r2, r1
 8005948:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(ssd->pixels); i++) {
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	3301      	adds	r3, #1
 800594e:	60fb      	str	r3, [r7, #12]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005956:	d3ec      	bcc.n	8005932 <ssd1306_Fill+0x12>
    }
}
 8005958:	bf00      	nop
 800595a:	3714      	adds	r7, #20
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(SSD1306_t *ssd) {
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
    uint8_t i;
    for(i = 0; i < 8; i++) {
 800596c:	2300      	movs	r3, #0
 800596e:	73fb      	strb	r3, [r7, #15]
 8005970:	e01c      	b.n	80059ac <ssd1306_UpdateScreen+0x48>
        ssd1306_WriteCommand(ssd, 0xB0 + i);
 8005972:	7bfb      	ldrb	r3, [r7, #15]
 8005974:	3b50      	subs	r3, #80	; 0x50
 8005976:	b2db      	uxtb	r3, r3
 8005978:	4619      	mov	r1, r3
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f7ff ff05 	bl	800578a <ssd1306_WriteCommand>
        ssd1306_WriteCommand(ssd, 0x00);
 8005980:	2100      	movs	r1, #0
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7ff ff01 	bl	800578a <ssd1306_WriteCommand>
        ssd1306_WriteCommand(ssd, 0x10);
 8005988:	2110      	movs	r1, #16
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7ff fefd 	bl	800578a <ssd1306_WriteCommand>
        ssd1306_WriteData(ssd, &ssd->pixels[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005990:	7bfb      	ldrb	r3, [r7, #15]
 8005992:	01db      	lsls	r3, r3, #7
 8005994:	3308      	adds	r3, #8
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	4413      	add	r3, r2
 800599a:	3304      	adds	r3, #4
 800599c:	2280      	movs	r2, #128	; 0x80
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f7ff ff0d 	bl	80057c0 <ssd1306_WriteData>
    for(i = 0; i < 8; i++) {
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
 80059a8:	3301      	adds	r3, #1
 80059aa:	73fb      	strb	r3, [r7, #15]
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
 80059ae:	2b07      	cmp	r3, #7
 80059b0:	d9df      	bls.n	8005972 <ssd1306_UpdateScreen+0xe>
    }
}
 80059b2:	bf00      	nop
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(SSD1306_t *ssd, uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	4608      	mov	r0, r1
 80059c6:	4611      	mov	r1, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4603      	mov	r3, r0
 80059cc:	70fb      	strb	r3, [r7, #3]
 80059ce:	460b      	mov	r3, r1
 80059d0:	70bb      	strb	r3, [r7, #2]
 80059d2:	4613      	mov	r3, r2
 80059d4:	707b      	strb	r3, [r7, #1]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80059d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	db4e      	blt.n	8005a7c <ssd1306_DrawPixel+0xc0>
 80059de:	78bb      	ldrb	r3, [r7, #2]
 80059e0:	2b3f      	cmp	r3, #63	; 0x3f
 80059e2:	d84b      	bhi.n	8005a7c <ssd1306_DrawPixel+0xc0>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80059e4:	4b28      	ldr	r3, [pc, #160]	; (8005a88 <ssd1306_DrawPixel+0xcc>)
 80059e6:	791b      	ldrb	r3, [r3, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d006      	beq.n	80059fa <ssd1306_DrawPixel+0x3e>
        color = (SSD1306_COLOR)!color;
 80059ec:	787b      	ldrb	r3, [r7, #1]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	bf0c      	ite	eq
 80059f2:	2301      	moveq	r3, #1
 80059f4:	2300      	movne	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	707b      	strb	r3, [r7, #1]
    }
    
    // Draw in the right color
    if(color == White) {
 80059fa:	787b      	ldrb	r3, [r7, #1]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d11d      	bne.n	8005a3c <ssd1306_DrawPixel+0x80>
        ssd->pixels[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005a00:	78fa      	ldrb	r2, [r7, #3]
 8005a02:	78bb      	ldrb	r3, [r7, #2]
 8005a04:	08db      	lsrs	r3, r3, #3
 8005a06:	b2d8      	uxtb	r0, r3
 8005a08:	4603      	mov	r3, r0
 8005a0a:	01db      	lsls	r3, r3, #7
 8005a0c:	4413      	add	r3, r2
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	4413      	add	r3, r2
 8005a12:	7b1b      	ldrb	r3, [r3, #12]
 8005a14:	b25a      	sxtb	r2, r3
 8005a16:	78bb      	ldrb	r3, [r7, #2]
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a22:	b25b      	sxtb	r3, r3
 8005a24:	4313      	orrs	r3, r2
 8005a26:	b259      	sxtb	r1, r3
 8005a28:	78fa      	ldrb	r2, [r7, #3]
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	01db      	lsls	r3, r3, #7
 8005a2e:	4413      	add	r3, r2
 8005a30:	b2c9      	uxtb	r1, r1
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	4413      	add	r3, r2
 8005a36:	460a      	mov	r2, r1
 8005a38:	731a      	strb	r2, [r3, #12]
 8005a3a:	e020      	b.n	8005a7e <ssd1306_DrawPixel+0xc2>
    } else { 
        ssd->pixels[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	78bb      	ldrb	r3, [r7, #2]
 8005a40:	08db      	lsrs	r3, r3, #3
 8005a42:	b2d8      	uxtb	r0, r3
 8005a44:	4603      	mov	r3, r0
 8005a46:	01db      	lsls	r3, r3, #7
 8005a48:	4413      	add	r3, r2
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	7b1b      	ldrb	r3, [r3, #12]
 8005a50:	b25a      	sxtb	r2, r3
 8005a52:	78bb      	ldrb	r3, [r7, #2]
 8005a54:	f003 0307 	and.w	r3, r3, #7
 8005a58:	2101      	movs	r1, #1
 8005a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5e:	b25b      	sxtb	r3, r3
 8005a60:	43db      	mvns	r3, r3
 8005a62:	b25b      	sxtb	r3, r3
 8005a64:	4013      	ands	r3, r2
 8005a66:	b259      	sxtb	r1, r3
 8005a68:	78fa      	ldrb	r2, [r7, #3]
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	01db      	lsls	r3, r3, #7
 8005a6e:	4413      	add	r3, r2
 8005a70:	b2c9      	uxtb	r1, r1
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	4413      	add	r3, r2
 8005a76:	460a      	mov	r2, r1
 8005a78:	731a      	strb	r2, [r3, #12]
 8005a7a:	e000      	b.n	8005a7e <ssd1306_DrawPixel+0xc2>
        return;
 8005a7c:	bf00      	nop
    }
}
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr
 8005a88:	2000020c 	.word	0x2000020c

08005a8c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch         => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color     => Black or White
char ssd1306_WriteChar(SSD1306_t *ssd, char ch, FontDef Font, SSD1306_COLOR color) {
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	4608      	mov	r0, r1
 8005a96:	4639      	mov	r1, r7
 8005a98:	e881 000c 	stmia.w	r1, {r2, r3}
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	72fb      	strb	r3, [r7, #11]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005aa0:	7afb      	ldrb	r3, [r7, #11]
 8005aa2:	2b1f      	cmp	r3, #31
 8005aa4:	d902      	bls.n	8005aac <ssd1306_WriteChar+0x20>
 8005aa6:	7afb      	ldrb	r3, [r7, #11]
 8005aa8:	2b7e      	cmp	r3, #126	; 0x7e
 8005aaa:	d901      	bls.n	8005ab0 <ssd1306_WriteChar+0x24>
        return 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	e06f      	b.n	8005b90 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8005ab0:	4b39      	ldr	r3, [pc, #228]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	783b      	ldrb	r3, [r7, #0]
 8005ab8:	4413      	add	r3, r2
 8005aba:	2b7f      	cmp	r3, #127	; 0x7f
 8005abc:	dc06      	bgt.n	8005acc <ssd1306_WriteChar+0x40>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8005abe:	4b36      	ldr	r3, [pc, #216]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005ac0:	885b      	ldrh	r3, [r3, #2]
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	787b      	ldrb	r3, [r7, #1]
 8005ac6:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8005ac8:	2b3f      	cmp	r3, #63	; 0x3f
 8005aca:	dd01      	ble.n	8005ad0 <ssd1306_WriteChar+0x44>
    {
        // Not enough space on current line
        return 0;
 8005acc:	2300      	movs	r3, #0
 8005ace:	e05f      	b.n	8005b90 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61fb      	str	r3, [r7, #28]
 8005ad4:	e04e      	b.n	8005b74 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	7afb      	ldrb	r3, [r7, #11]
 8005ada:	3b20      	subs	r3, #32
 8005adc:	7879      	ldrb	r1, [r7, #1]
 8005ade:	fb01 f303 	mul.w	r3, r1, r3
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	440b      	add	r3, r1
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	4413      	add	r3, r2
 8005aec:	881b      	ldrh	r3, [r3, #0]
 8005aee:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8005af0:	2300      	movs	r3, #0
 8005af2:	61bb      	str	r3, [r7, #24]
 8005af4:	e036      	b.n	8005b64 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	fa02 f303 	lsl.w	r3, r2, r3
 8005afe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d013      	beq.n	8005b2e <ssd1306_WriteChar+0xa2>
                ssd1306_DrawPixel(ssd, SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005b06:	4b24      	ldr	r3, [pc, #144]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b08:	881b      	ldrh	r3, [r3, #0]
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	4413      	add	r3, r2
 8005b12:	b2d9      	uxtb	r1, r3
 8005b14:	4b20      	ldr	r3, [pc, #128]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b16:	885b      	ldrh	r3, [r3, #2]
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	4413      	add	r3, r2
 8005b20:	b2da      	uxtb	r2, r3
 8005b22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f7ff ff48 	bl	80059bc <ssd1306_DrawPixel>
 8005b2c:	e017      	b.n	8005b5e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(ssd, SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005b2e:	4b1a      	ldr	r3, [pc, #104]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	4413      	add	r3, r2
 8005b3a:	b2d9      	uxtb	r1, r3
 8005b3c:	4b16      	ldr	r3, [pc, #88]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b3e:	885b      	ldrh	r3, [r3, #2]
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	4413      	add	r3, r2
 8005b48:	b2da      	uxtb	r2, r3
 8005b4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	bf0c      	ite	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	2300      	movne	r3, #0
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f7ff ff2f 	bl	80059bc <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	3301      	adds	r3, #1
 8005b62:	61bb      	str	r3, [r7, #24]
 8005b64:	783b      	ldrb	r3, [r7, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d3c3      	bcc.n	8005af6 <ssd1306_WriteChar+0x6a>
    for(i = 0; i < Font.FontHeight; i++) {
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	3301      	adds	r3, #1
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	787b      	ldrb	r3, [r7, #1]
 8005b76:	461a      	mov	r2, r3
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d3ab      	bcc.n	8005ad6 <ssd1306_WriteChar+0x4a>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8005b7e:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b80:	881a      	ldrh	r2, [r3, #0]
 8005b82:	783b      	ldrb	r3, [r7, #0]
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	4413      	add	r3, r2
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <ssd1306_WriteChar+0x10c>)
 8005b8c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8005b8e:	7afb      	ldrb	r3, [r7, #11]
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3720      	adds	r7, #32
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	2000020c 	.word	0x2000020c

08005b9c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(SSD1306_t *ssd, char* str, FontDef Font, SSD1306_COLOR color) {
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b086      	sub	sp, #24
 8005ba0:	af02      	add	r7, sp, #8
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	4639      	mov	r1, r7
 8005ba8:	e881 000c 	stmia.w	r1, {r2, r3}
    // Write until null-byte
    while (*str) {
 8005bac:	e014      	b.n	8005bd8 <ssd1306_WriteString+0x3c>
        if (ssd1306_WriteChar(ssd, *str, Font, color) != *str) {
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	7819      	ldrb	r1, [r3, #0]
 8005bb2:	7e3b      	ldrb	r3, [r7, #24]
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	463b      	mov	r3, r7
 8005bb8:	cb0c      	ldmia	r3, {r2, r3}
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f7ff ff66 	bl	8005a8c <ssd1306_WriteChar>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d002      	beq.n	8005bd2 <ssd1306_WriteString+0x36>
            // Char could not be written
            return *str;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	e008      	b.n	8005be4 <ssd1306_WriteString+0x48>
        }
        
        // Next char
        str++;
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1e6      	bne.n	8005bae <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	781b      	ldrb	r3, [r3, #0]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(SSD1306_t *ssd, uint8_t x, uint8_t y) {
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	70fb      	strb	r3, [r7, #3]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	70bb      	strb	r3, [r7, #2]
    SSD1306.CurrentX = x;
 8005bfc:	78fb      	ldrb	r3, [r7, #3]
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <ssd1306_SetCursor+0x2c>)
 8005c02:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8005c04:	78bb      	ldrb	r3, [r7, #2]
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	4b03      	ldr	r3, [pc, #12]	; (8005c18 <ssd1306_SetCursor+0x2c>)
 8005c0a:	805a      	strh	r2, [r3, #2]
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr
 8005c18:	2000020c 	.word	0x2000020c

08005c1c <__errno>:
 8005c1c:	4b01      	ldr	r3, [pc, #4]	; (8005c24 <__errno+0x8>)
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	2000001c 	.word	0x2000001c

08005c28 <__libc_init_array>:
 8005c28:	b570      	push	{r4, r5, r6, lr}
 8005c2a:	4e0d      	ldr	r6, [pc, #52]	; (8005c60 <__libc_init_array+0x38>)
 8005c2c:	4c0d      	ldr	r4, [pc, #52]	; (8005c64 <__libc_init_array+0x3c>)
 8005c2e:	1ba4      	subs	r4, r4, r6
 8005c30:	10a4      	asrs	r4, r4, #2
 8005c32:	2500      	movs	r5, #0
 8005c34:	42a5      	cmp	r5, r4
 8005c36:	d109      	bne.n	8005c4c <__libc_init_array+0x24>
 8005c38:	4e0b      	ldr	r6, [pc, #44]	; (8005c68 <__libc_init_array+0x40>)
 8005c3a:	4c0c      	ldr	r4, [pc, #48]	; (8005c6c <__libc_init_array+0x44>)
 8005c3c:	f002 fdae 	bl	800879c <_init>
 8005c40:	1ba4      	subs	r4, r4, r6
 8005c42:	10a4      	asrs	r4, r4, #2
 8005c44:	2500      	movs	r5, #0
 8005c46:	42a5      	cmp	r5, r4
 8005c48:	d105      	bne.n	8005c56 <__libc_init_array+0x2e>
 8005c4a:	bd70      	pop	{r4, r5, r6, pc}
 8005c4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c50:	4798      	blx	r3
 8005c52:	3501      	adds	r5, #1
 8005c54:	e7ee      	b.n	8005c34 <__libc_init_array+0xc>
 8005c56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c5a:	4798      	blx	r3
 8005c5c:	3501      	adds	r5, #1
 8005c5e:	e7f2      	b.n	8005c46 <__libc_init_array+0x1e>
 8005c60:	0800a590 	.word	0x0800a590
 8005c64:	0800a590 	.word	0x0800a590
 8005c68:	0800a590 	.word	0x0800a590
 8005c6c:	0800a594 	.word	0x0800a594

08005c70 <memset>:
 8005c70:	4402      	add	r2, r0
 8005c72:	4603      	mov	r3, r0
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d100      	bne.n	8005c7a <memset+0xa>
 8005c78:	4770      	bx	lr
 8005c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c7e:	e7f9      	b.n	8005c74 <memset+0x4>

08005c80 <__cvt>:
 8005c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	ec55 4b10 	vmov	r4, r5, d0
 8005c88:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005c8a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c8e:	2d00      	cmp	r5, #0
 8005c90:	460e      	mov	r6, r1
 8005c92:	4691      	mov	r9, r2
 8005c94:	4619      	mov	r1, r3
 8005c96:	bfb8      	it	lt
 8005c98:	4622      	movlt	r2, r4
 8005c9a:	462b      	mov	r3, r5
 8005c9c:	f027 0720 	bic.w	r7, r7, #32
 8005ca0:	bfbb      	ittet	lt
 8005ca2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ca6:	461d      	movlt	r5, r3
 8005ca8:	2300      	movge	r3, #0
 8005caa:	232d      	movlt	r3, #45	; 0x2d
 8005cac:	bfb8      	it	lt
 8005cae:	4614      	movlt	r4, r2
 8005cb0:	2f46      	cmp	r7, #70	; 0x46
 8005cb2:	700b      	strb	r3, [r1, #0]
 8005cb4:	d004      	beq.n	8005cc0 <__cvt+0x40>
 8005cb6:	2f45      	cmp	r7, #69	; 0x45
 8005cb8:	d100      	bne.n	8005cbc <__cvt+0x3c>
 8005cba:	3601      	adds	r6, #1
 8005cbc:	2102      	movs	r1, #2
 8005cbe:	e000      	b.n	8005cc2 <__cvt+0x42>
 8005cc0:	2103      	movs	r1, #3
 8005cc2:	ab03      	add	r3, sp, #12
 8005cc4:	9301      	str	r3, [sp, #4]
 8005cc6:	ab02      	add	r3, sp, #8
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	4632      	mov	r2, r6
 8005ccc:	4653      	mov	r3, sl
 8005cce:	ec45 4b10 	vmov	d0, r4, r5
 8005cd2:	f000 fe2d 	bl	8006930 <_dtoa_r>
 8005cd6:	2f47      	cmp	r7, #71	; 0x47
 8005cd8:	4680      	mov	r8, r0
 8005cda:	d102      	bne.n	8005ce2 <__cvt+0x62>
 8005cdc:	f019 0f01 	tst.w	r9, #1
 8005ce0:	d026      	beq.n	8005d30 <__cvt+0xb0>
 8005ce2:	2f46      	cmp	r7, #70	; 0x46
 8005ce4:	eb08 0906 	add.w	r9, r8, r6
 8005ce8:	d111      	bne.n	8005d0e <__cvt+0x8e>
 8005cea:	f898 3000 	ldrb.w	r3, [r8]
 8005cee:	2b30      	cmp	r3, #48	; 0x30
 8005cf0:	d10a      	bne.n	8005d08 <__cvt+0x88>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa feed 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cfe:	b918      	cbnz	r0, 8005d08 <__cvt+0x88>
 8005d00:	f1c6 0601 	rsb	r6, r6, #1
 8005d04:	f8ca 6000 	str.w	r6, [sl]
 8005d08:	f8da 3000 	ldr.w	r3, [sl]
 8005d0c:	4499      	add	r9, r3
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2300      	movs	r3, #0
 8005d12:	4620      	mov	r0, r4
 8005d14:	4629      	mov	r1, r5
 8005d16:	f7fa fedf 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d1a:	b938      	cbnz	r0, 8005d2c <__cvt+0xac>
 8005d1c:	2230      	movs	r2, #48	; 0x30
 8005d1e:	9b03      	ldr	r3, [sp, #12]
 8005d20:	454b      	cmp	r3, r9
 8005d22:	d205      	bcs.n	8005d30 <__cvt+0xb0>
 8005d24:	1c59      	adds	r1, r3, #1
 8005d26:	9103      	str	r1, [sp, #12]
 8005d28:	701a      	strb	r2, [r3, #0]
 8005d2a:	e7f8      	b.n	8005d1e <__cvt+0x9e>
 8005d2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d30:	9b03      	ldr	r3, [sp, #12]
 8005d32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d34:	eba3 0308 	sub.w	r3, r3, r8
 8005d38:	4640      	mov	r0, r8
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	b004      	add	sp, #16
 8005d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005d42 <__exponent>:
 8005d42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d44:	2900      	cmp	r1, #0
 8005d46:	4604      	mov	r4, r0
 8005d48:	bfba      	itte	lt
 8005d4a:	4249      	neglt	r1, r1
 8005d4c:	232d      	movlt	r3, #45	; 0x2d
 8005d4e:	232b      	movge	r3, #43	; 0x2b
 8005d50:	2909      	cmp	r1, #9
 8005d52:	f804 2b02 	strb.w	r2, [r4], #2
 8005d56:	7043      	strb	r3, [r0, #1]
 8005d58:	dd20      	ble.n	8005d9c <__exponent+0x5a>
 8005d5a:	f10d 0307 	add.w	r3, sp, #7
 8005d5e:	461f      	mov	r7, r3
 8005d60:	260a      	movs	r6, #10
 8005d62:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d66:	fb06 1115 	mls	r1, r6, r5, r1
 8005d6a:	3130      	adds	r1, #48	; 0x30
 8005d6c:	2d09      	cmp	r5, #9
 8005d6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d72:	f103 32ff 	add.w	r2, r3, #4294967295
 8005d76:	4629      	mov	r1, r5
 8005d78:	dc09      	bgt.n	8005d8e <__exponent+0x4c>
 8005d7a:	3130      	adds	r1, #48	; 0x30
 8005d7c:	3b02      	subs	r3, #2
 8005d7e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d82:	42bb      	cmp	r3, r7
 8005d84:	4622      	mov	r2, r4
 8005d86:	d304      	bcc.n	8005d92 <__exponent+0x50>
 8005d88:	1a10      	subs	r0, r2, r0
 8005d8a:	b003      	add	sp, #12
 8005d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d8e:	4613      	mov	r3, r2
 8005d90:	e7e7      	b.n	8005d62 <__exponent+0x20>
 8005d92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d96:	f804 2b01 	strb.w	r2, [r4], #1
 8005d9a:	e7f2      	b.n	8005d82 <__exponent+0x40>
 8005d9c:	2330      	movs	r3, #48	; 0x30
 8005d9e:	4419      	add	r1, r3
 8005da0:	7083      	strb	r3, [r0, #2]
 8005da2:	1d02      	adds	r2, r0, #4
 8005da4:	70c1      	strb	r1, [r0, #3]
 8005da6:	e7ef      	b.n	8005d88 <__exponent+0x46>

08005da8 <_printf_float>:
 8005da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dac:	b08d      	sub	sp, #52	; 0x34
 8005dae:	460c      	mov	r4, r1
 8005db0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005db4:	4616      	mov	r6, r2
 8005db6:	461f      	mov	r7, r3
 8005db8:	4605      	mov	r5, r0
 8005dba:	f001 fceb 	bl	8007794 <_localeconv_r>
 8005dbe:	6803      	ldr	r3, [r0, #0]
 8005dc0:	9304      	str	r3, [sp, #16]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fa fa0c 	bl	80001e0 <strlen>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	930a      	str	r3, [sp, #40]	; 0x28
 8005dcc:	f8d8 3000 	ldr.w	r3, [r8]
 8005dd0:	9005      	str	r0, [sp, #20]
 8005dd2:	3307      	adds	r3, #7
 8005dd4:	f023 0307 	bic.w	r3, r3, #7
 8005dd8:	f103 0208 	add.w	r2, r3, #8
 8005ddc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005de0:	f8d4 b000 	ldr.w	fp, [r4]
 8005de4:	f8c8 2000 	str.w	r2, [r8]
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005df0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005df4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005df8:	9307      	str	r3, [sp, #28]
 8005dfa:	f8cd 8018 	str.w	r8, [sp, #24]
 8005dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8005e02:	4ba7      	ldr	r3, [pc, #668]	; (80060a0 <_printf_float+0x2f8>)
 8005e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e08:	f7fa fe98 	bl	8000b3c <__aeabi_dcmpun>
 8005e0c:	bb70      	cbnz	r0, 8005e6c <_printf_float+0xc4>
 8005e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e12:	4ba3      	ldr	r3, [pc, #652]	; (80060a0 <_printf_float+0x2f8>)
 8005e14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e18:	f7fa fe72 	bl	8000b00 <__aeabi_dcmple>
 8005e1c:	bb30      	cbnz	r0, 8005e6c <_printf_float+0xc4>
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2300      	movs	r3, #0
 8005e22:	4640      	mov	r0, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	f7fa fe61 	bl	8000aec <__aeabi_dcmplt>
 8005e2a:	b110      	cbz	r0, 8005e32 <_printf_float+0x8a>
 8005e2c:	232d      	movs	r3, #45	; 0x2d
 8005e2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e32:	4a9c      	ldr	r2, [pc, #624]	; (80060a4 <_printf_float+0x2fc>)
 8005e34:	4b9c      	ldr	r3, [pc, #624]	; (80060a8 <_printf_float+0x300>)
 8005e36:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005e3a:	bf8c      	ite	hi
 8005e3c:	4690      	movhi	r8, r2
 8005e3e:	4698      	movls	r8, r3
 8005e40:	2303      	movs	r3, #3
 8005e42:	f02b 0204 	bic.w	r2, fp, #4
 8005e46:	6123      	str	r3, [r4, #16]
 8005e48:	6022      	str	r2, [r4, #0]
 8005e4a:	f04f 0900 	mov.w	r9, #0
 8005e4e:	9700      	str	r7, [sp, #0]
 8005e50:	4633      	mov	r3, r6
 8005e52:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e54:	4621      	mov	r1, r4
 8005e56:	4628      	mov	r0, r5
 8005e58:	f000 f9e6 	bl	8006228 <_printf_common>
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	f040 808d 	bne.w	8005f7c <_printf_float+0x1d4>
 8005e62:	f04f 30ff 	mov.w	r0, #4294967295
 8005e66:	b00d      	add	sp, #52	; 0x34
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	464b      	mov	r3, r9
 8005e70:	4640      	mov	r0, r8
 8005e72:	4649      	mov	r1, r9
 8005e74:	f7fa fe62 	bl	8000b3c <__aeabi_dcmpun>
 8005e78:	b110      	cbz	r0, 8005e80 <_printf_float+0xd8>
 8005e7a:	4a8c      	ldr	r2, [pc, #560]	; (80060ac <_printf_float+0x304>)
 8005e7c:	4b8c      	ldr	r3, [pc, #560]	; (80060b0 <_printf_float+0x308>)
 8005e7e:	e7da      	b.n	8005e36 <_printf_float+0x8e>
 8005e80:	6861      	ldr	r1, [r4, #4]
 8005e82:	1c4b      	adds	r3, r1, #1
 8005e84:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005e88:	a80a      	add	r0, sp, #40	; 0x28
 8005e8a:	d13e      	bne.n	8005f0a <_printf_float+0x162>
 8005e8c:	2306      	movs	r3, #6
 8005e8e:	6063      	str	r3, [r4, #4]
 8005e90:	2300      	movs	r3, #0
 8005e92:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005e96:	ab09      	add	r3, sp, #36	; 0x24
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	ec49 8b10 	vmov	d0, r8, r9
 8005e9e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ea2:	6022      	str	r2, [r4, #0]
 8005ea4:	f8cd a004 	str.w	sl, [sp, #4]
 8005ea8:	6861      	ldr	r1, [r4, #4]
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f7ff fee8 	bl	8005c80 <__cvt>
 8005eb0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005eb4:	2b47      	cmp	r3, #71	; 0x47
 8005eb6:	4680      	mov	r8, r0
 8005eb8:	d109      	bne.n	8005ece <_printf_float+0x126>
 8005eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ebc:	1cd8      	adds	r0, r3, #3
 8005ebe:	db02      	blt.n	8005ec6 <_printf_float+0x11e>
 8005ec0:	6862      	ldr	r2, [r4, #4]
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	dd47      	ble.n	8005f56 <_printf_float+0x1ae>
 8005ec6:	f1aa 0a02 	sub.w	sl, sl, #2
 8005eca:	fa5f fa8a 	uxtb.w	sl, sl
 8005ece:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005ed2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ed4:	d824      	bhi.n	8005f20 <_printf_float+0x178>
 8005ed6:	3901      	subs	r1, #1
 8005ed8:	4652      	mov	r2, sl
 8005eda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ede:	9109      	str	r1, [sp, #36]	; 0x24
 8005ee0:	f7ff ff2f 	bl	8005d42 <__exponent>
 8005ee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ee6:	1813      	adds	r3, r2, r0
 8005ee8:	2a01      	cmp	r2, #1
 8005eea:	4681      	mov	r9, r0
 8005eec:	6123      	str	r3, [r4, #16]
 8005eee:	dc02      	bgt.n	8005ef6 <_printf_float+0x14e>
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	07d1      	lsls	r1, r2, #31
 8005ef4:	d501      	bpl.n	8005efa <_printf_float+0x152>
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	6123      	str	r3, [r4, #16]
 8005efa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0a5      	beq.n	8005e4e <_printf_float+0xa6>
 8005f02:	232d      	movs	r3, #45	; 0x2d
 8005f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f08:	e7a1      	b.n	8005e4e <_printf_float+0xa6>
 8005f0a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005f0e:	f000 8177 	beq.w	8006200 <_printf_float+0x458>
 8005f12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005f16:	d1bb      	bne.n	8005e90 <_printf_float+0xe8>
 8005f18:	2900      	cmp	r1, #0
 8005f1a:	d1b9      	bne.n	8005e90 <_printf_float+0xe8>
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e7b6      	b.n	8005e8e <_printf_float+0xe6>
 8005f20:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005f24:	d119      	bne.n	8005f5a <_printf_float+0x1b2>
 8005f26:	2900      	cmp	r1, #0
 8005f28:	6863      	ldr	r3, [r4, #4]
 8005f2a:	dd0c      	ble.n	8005f46 <_printf_float+0x19e>
 8005f2c:	6121      	str	r1, [r4, #16]
 8005f2e:	b913      	cbnz	r3, 8005f36 <_printf_float+0x18e>
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	07d2      	lsls	r2, r2, #31
 8005f34:	d502      	bpl.n	8005f3c <_printf_float+0x194>
 8005f36:	3301      	adds	r3, #1
 8005f38:	440b      	add	r3, r1
 8005f3a:	6123      	str	r3, [r4, #16]
 8005f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f3e:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f40:	f04f 0900 	mov.w	r9, #0
 8005f44:	e7d9      	b.n	8005efa <_printf_float+0x152>
 8005f46:	b913      	cbnz	r3, 8005f4e <_printf_float+0x1a6>
 8005f48:	6822      	ldr	r2, [r4, #0]
 8005f4a:	07d0      	lsls	r0, r2, #31
 8005f4c:	d501      	bpl.n	8005f52 <_printf_float+0x1aa>
 8005f4e:	3302      	adds	r3, #2
 8005f50:	e7f3      	b.n	8005f3a <_printf_float+0x192>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e7f1      	b.n	8005f3a <_printf_float+0x192>
 8005f56:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005f5a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	db05      	blt.n	8005f6e <_printf_float+0x1c6>
 8005f62:	6822      	ldr	r2, [r4, #0]
 8005f64:	6123      	str	r3, [r4, #16]
 8005f66:	07d1      	lsls	r1, r2, #31
 8005f68:	d5e8      	bpl.n	8005f3c <_printf_float+0x194>
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	e7e5      	b.n	8005f3a <_printf_float+0x192>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	bfd4      	ite	le
 8005f72:	f1c3 0302 	rsble	r3, r3, #2
 8005f76:	2301      	movgt	r3, #1
 8005f78:	4413      	add	r3, r2
 8005f7a:	e7de      	b.n	8005f3a <_printf_float+0x192>
 8005f7c:	6823      	ldr	r3, [r4, #0]
 8005f7e:	055a      	lsls	r2, r3, #21
 8005f80:	d407      	bmi.n	8005f92 <_printf_float+0x1ea>
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	4642      	mov	r2, r8
 8005f86:	4631      	mov	r1, r6
 8005f88:	4628      	mov	r0, r5
 8005f8a:	47b8      	blx	r7
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d12b      	bne.n	8005fe8 <_printf_float+0x240>
 8005f90:	e767      	b.n	8005e62 <_printf_float+0xba>
 8005f92:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005f96:	f240 80dc 	bls.w	8006152 <_printf_float+0x3aa>
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fa2:	f7fa fd99 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	d033      	beq.n	8006012 <_printf_float+0x26a>
 8005faa:	2301      	movs	r3, #1
 8005fac:	4a41      	ldr	r2, [pc, #260]	; (80060b4 <_printf_float+0x30c>)
 8005fae:	4631      	mov	r1, r6
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	47b8      	blx	r7
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	f43f af54 	beq.w	8005e62 <_printf_float+0xba>
 8005fba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	db02      	blt.n	8005fc8 <_printf_float+0x220>
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	07d8      	lsls	r0, r3, #31
 8005fc6:	d50f      	bpl.n	8005fe8 <_printf_float+0x240>
 8005fc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fcc:	4631      	mov	r1, r6
 8005fce:	4628      	mov	r0, r5
 8005fd0:	47b8      	blx	r7
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	f43f af45 	beq.w	8005e62 <_printf_float+0xba>
 8005fd8:	f04f 0800 	mov.w	r8, #0
 8005fdc:	f104 091a 	add.w	r9, r4, #26
 8005fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	4543      	cmp	r3, r8
 8005fe6:	dc09      	bgt.n	8005ffc <_printf_float+0x254>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	079b      	lsls	r3, r3, #30
 8005fec:	f100 8103 	bmi.w	80061f6 <_printf_float+0x44e>
 8005ff0:	68e0      	ldr	r0, [r4, #12]
 8005ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ff4:	4298      	cmp	r0, r3
 8005ff6:	bfb8      	it	lt
 8005ff8:	4618      	movlt	r0, r3
 8005ffa:	e734      	b.n	8005e66 <_printf_float+0xbe>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	464a      	mov	r2, r9
 8006000:	4631      	mov	r1, r6
 8006002:	4628      	mov	r0, r5
 8006004:	47b8      	blx	r7
 8006006:	3001      	adds	r0, #1
 8006008:	f43f af2b 	beq.w	8005e62 <_printf_float+0xba>
 800600c:	f108 0801 	add.w	r8, r8, #1
 8006010:	e7e6      	b.n	8005fe0 <_printf_float+0x238>
 8006012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006014:	2b00      	cmp	r3, #0
 8006016:	dc2b      	bgt.n	8006070 <_printf_float+0x2c8>
 8006018:	2301      	movs	r3, #1
 800601a:	4a26      	ldr	r2, [pc, #152]	; (80060b4 <_printf_float+0x30c>)
 800601c:	4631      	mov	r1, r6
 800601e:	4628      	mov	r0, r5
 8006020:	47b8      	blx	r7
 8006022:	3001      	adds	r0, #1
 8006024:	f43f af1d 	beq.w	8005e62 <_printf_float+0xba>
 8006028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800602a:	b923      	cbnz	r3, 8006036 <_printf_float+0x28e>
 800602c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602e:	b913      	cbnz	r3, 8006036 <_printf_float+0x28e>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	07d9      	lsls	r1, r3, #31
 8006034:	d5d8      	bpl.n	8005fe8 <_printf_float+0x240>
 8006036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	47b8      	blx	r7
 8006040:	3001      	adds	r0, #1
 8006042:	f43f af0e 	beq.w	8005e62 <_printf_float+0xba>
 8006046:	f04f 0900 	mov.w	r9, #0
 800604a:	f104 0a1a 	add.w	sl, r4, #26
 800604e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006050:	425b      	negs	r3, r3
 8006052:	454b      	cmp	r3, r9
 8006054:	dc01      	bgt.n	800605a <_printf_float+0x2b2>
 8006056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006058:	e794      	b.n	8005f84 <_printf_float+0x1dc>
 800605a:	2301      	movs	r3, #1
 800605c:	4652      	mov	r2, sl
 800605e:	4631      	mov	r1, r6
 8006060:	4628      	mov	r0, r5
 8006062:	47b8      	blx	r7
 8006064:	3001      	adds	r0, #1
 8006066:	f43f aefc 	beq.w	8005e62 <_printf_float+0xba>
 800606a:	f109 0901 	add.w	r9, r9, #1
 800606e:	e7ee      	b.n	800604e <_printf_float+0x2a6>
 8006070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006072:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006074:	429a      	cmp	r2, r3
 8006076:	bfa8      	it	ge
 8006078:	461a      	movge	r2, r3
 800607a:	2a00      	cmp	r2, #0
 800607c:	4691      	mov	r9, r2
 800607e:	dd07      	ble.n	8006090 <_printf_float+0x2e8>
 8006080:	4613      	mov	r3, r2
 8006082:	4631      	mov	r1, r6
 8006084:	4642      	mov	r2, r8
 8006086:	4628      	mov	r0, r5
 8006088:	47b8      	blx	r7
 800608a:	3001      	adds	r0, #1
 800608c:	f43f aee9 	beq.w	8005e62 <_printf_float+0xba>
 8006090:	f104 031a 	add.w	r3, r4, #26
 8006094:	f04f 0b00 	mov.w	fp, #0
 8006098:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800609c:	9306      	str	r3, [sp, #24]
 800609e:	e015      	b.n	80060cc <_printf_float+0x324>
 80060a0:	7fefffff 	.word	0x7fefffff
 80060a4:	0800a2d4 	.word	0x0800a2d4
 80060a8:	0800a2d0 	.word	0x0800a2d0
 80060ac:	0800a2dc 	.word	0x0800a2dc
 80060b0:	0800a2d8 	.word	0x0800a2d8
 80060b4:	0800a2e0 	.word	0x0800a2e0
 80060b8:	2301      	movs	r3, #1
 80060ba:	9a06      	ldr	r2, [sp, #24]
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	47b8      	blx	r7
 80060c2:	3001      	adds	r0, #1
 80060c4:	f43f aecd 	beq.w	8005e62 <_printf_float+0xba>
 80060c8:	f10b 0b01 	add.w	fp, fp, #1
 80060cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80060d0:	ebaa 0309 	sub.w	r3, sl, r9
 80060d4:	455b      	cmp	r3, fp
 80060d6:	dcef      	bgt.n	80060b8 <_printf_float+0x310>
 80060d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060dc:	429a      	cmp	r2, r3
 80060de:	44d0      	add	r8, sl
 80060e0:	db15      	blt.n	800610e <_printf_float+0x366>
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	07da      	lsls	r2, r3, #31
 80060e6:	d412      	bmi.n	800610e <_printf_float+0x366>
 80060e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060ec:	eba3 020a 	sub.w	r2, r3, sl
 80060f0:	eba3 0a01 	sub.w	sl, r3, r1
 80060f4:	4592      	cmp	sl, r2
 80060f6:	bfa8      	it	ge
 80060f8:	4692      	movge	sl, r2
 80060fa:	f1ba 0f00 	cmp.w	sl, #0
 80060fe:	dc0e      	bgt.n	800611e <_printf_float+0x376>
 8006100:	f04f 0800 	mov.w	r8, #0
 8006104:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006108:	f104 091a 	add.w	r9, r4, #26
 800610c:	e019      	b.n	8006142 <_printf_float+0x39a>
 800610e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006112:	4631      	mov	r1, r6
 8006114:	4628      	mov	r0, r5
 8006116:	47b8      	blx	r7
 8006118:	3001      	adds	r0, #1
 800611a:	d1e5      	bne.n	80060e8 <_printf_float+0x340>
 800611c:	e6a1      	b.n	8005e62 <_printf_float+0xba>
 800611e:	4653      	mov	r3, sl
 8006120:	4642      	mov	r2, r8
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	d1e9      	bne.n	8006100 <_printf_float+0x358>
 800612c:	e699      	b.n	8005e62 <_printf_float+0xba>
 800612e:	2301      	movs	r3, #1
 8006130:	464a      	mov	r2, r9
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	f43f ae92 	beq.w	8005e62 <_printf_float+0xba>
 800613e:	f108 0801 	add.w	r8, r8, #1
 8006142:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	eba3 030a 	sub.w	r3, r3, sl
 800614c:	4543      	cmp	r3, r8
 800614e:	dcee      	bgt.n	800612e <_printf_float+0x386>
 8006150:	e74a      	b.n	8005fe8 <_printf_float+0x240>
 8006152:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006154:	2a01      	cmp	r2, #1
 8006156:	dc01      	bgt.n	800615c <_printf_float+0x3b4>
 8006158:	07db      	lsls	r3, r3, #31
 800615a:	d53a      	bpl.n	80061d2 <_printf_float+0x42a>
 800615c:	2301      	movs	r3, #1
 800615e:	4642      	mov	r2, r8
 8006160:	4631      	mov	r1, r6
 8006162:	4628      	mov	r0, r5
 8006164:	47b8      	blx	r7
 8006166:	3001      	adds	r0, #1
 8006168:	f43f ae7b 	beq.w	8005e62 <_printf_float+0xba>
 800616c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006170:	4631      	mov	r1, r6
 8006172:	4628      	mov	r0, r5
 8006174:	47b8      	blx	r7
 8006176:	3001      	adds	r0, #1
 8006178:	f108 0801 	add.w	r8, r8, #1
 800617c:	f43f ae71 	beq.w	8005e62 <_printf_float+0xba>
 8006180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006182:	2200      	movs	r2, #0
 8006184:	f103 3aff 	add.w	sl, r3, #4294967295
 8006188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800618c:	2300      	movs	r3, #0
 800618e:	f7fa fca3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006192:	b9c8      	cbnz	r0, 80061c8 <_printf_float+0x420>
 8006194:	4653      	mov	r3, sl
 8006196:	4642      	mov	r2, r8
 8006198:	4631      	mov	r1, r6
 800619a:	4628      	mov	r0, r5
 800619c:	47b8      	blx	r7
 800619e:	3001      	adds	r0, #1
 80061a0:	d10e      	bne.n	80061c0 <_printf_float+0x418>
 80061a2:	e65e      	b.n	8005e62 <_printf_float+0xba>
 80061a4:	2301      	movs	r3, #1
 80061a6:	4652      	mov	r2, sl
 80061a8:	4631      	mov	r1, r6
 80061aa:	4628      	mov	r0, r5
 80061ac:	47b8      	blx	r7
 80061ae:	3001      	adds	r0, #1
 80061b0:	f43f ae57 	beq.w	8005e62 <_printf_float+0xba>
 80061b4:	f108 0801 	add.w	r8, r8, #1
 80061b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ba:	3b01      	subs	r3, #1
 80061bc:	4543      	cmp	r3, r8
 80061be:	dcf1      	bgt.n	80061a4 <_printf_float+0x3fc>
 80061c0:	464b      	mov	r3, r9
 80061c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061c6:	e6de      	b.n	8005f86 <_printf_float+0x1de>
 80061c8:	f04f 0800 	mov.w	r8, #0
 80061cc:	f104 0a1a 	add.w	sl, r4, #26
 80061d0:	e7f2      	b.n	80061b8 <_printf_float+0x410>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e7df      	b.n	8006196 <_printf_float+0x3ee>
 80061d6:	2301      	movs	r3, #1
 80061d8:	464a      	mov	r2, r9
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	47b8      	blx	r7
 80061e0:	3001      	adds	r0, #1
 80061e2:	f43f ae3e 	beq.w	8005e62 <_printf_float+0xba>
 80061e6:	f108 0801 	add.w	r8, r8, #1
 80061ea:	68e3      	ldr	r3, [r4, #12]
 80061ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061ee:	1a9b      	subs	r3, r3, r2
 80061f0:	4543      	cmp	r3, r8
 80061f2:	dcf0      	bgt.n	80061d6 <_printf_float+0x42e>
 80061f4:	e6fc      	b.n	8005ff0 <_printf_float+0x248>
 80061f6:	f04f 0800 	mov.w	r8, #0
 80061fa:	f104 0919 	add.w	r9, r4, #25
 80061fe:	e7f4      	b.n	80061ea <_printf_float+0x442>
 8006200:	2900      	cmp	r1, #0
 8006202:	f43f ae8b 	beq.w	8005f1c <_printf_float+0x174>
 8006206:	2300      	movs	r3, #0
 8006208:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800620c:	ab09      	add	r3, sp, #36	; 0x24
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	ec49 8b10 	vmov	d0, r8, r9
 8006214:	6022      	str	r2, [r4, #0]
 8006216:	f8cd a004 	str.w	sl, [sp, #4]
 800621a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800621e:	4628      	mov	r0, r5
 8006220:	f7ff fd2e 	bl	8005c80 <__cvt>
 8006224:	4680      	mov	r8, r0
 8006226:	e648      	b.n	8005eba <_printf_float+0x112>

08006228 <_printf_common>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	4691      	mov	r9, r2
 800622e:	461f      	mov	r7, r3
 8006230:	688a      	ldr	r2, [r1, #8]
 8006232:	690b      	ldr	r3, [r1, #16]
 8006234:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006238:	4293      	cmp	r3, r2
 800623a:	bfb8      	it	lt
 800623c:	4613      	movlt	r3, r2
 800623e:	f8c9 3000 	str.w	r3, [r9]
 8006242:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006246:	4606      	mov	r6, r0
 8006248:	460c      	mov	r4, r1
 800624a:	b112      	cbz	r2, 8006252 <_printf_common+0x2a>
 800624c:	3301      	adds	r3, #1
 800624e:	f8c9 3000 	str.w	r3, [r9]
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	0699      	lsls	r1, r3, #26
 8006256:	bf42      	ittt	mi
 8006258:	f8d9 3000 	ldrmi.w	r3, [r9]
 800625c:	3302      	addmi	r3, #2
 800625e:	f8c9 3000 	strmi.w	r3, [r9]
 8006262:	6825      	ldr	r5, [r4, #0]
 8006264:	f015 0506 	ands.w	r5, r5, #6
 8006268:	d107      	bne.n	800627a <_printf_common+0x52>
 800626a:	f104 0a19 	add.w	sl, r4, #25
 800626e:	68e3      	ldr	r3, [r4, #12]
 8006270:	f8d9 2000 	ldr.w	r2, [r9]
 8006274:	1a9b      	subs	r3, r3, r2
 8006276:	42ab      	cmp	r3, r5
 8006278:	dc28      	bgt.n	80062cc <_printf_common+0xa4>
 800627a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800627e:	6822      	ldr	r2, [r4, #0]
 8006280:	3300      	adds	r3, #0
 8006282:	bf18      	it	ne
 8006284:	2301      	movne	r3, #1
 8006286:	0692      	lsls	r2, r2, #26
 8006288:	d42d      	bmi.n	80062e6 <_printf_common+0xbe>
 800628a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800628e:	4639      	mov	r1, r7
 8006290:	4630      	mov	r0, r6
 8006292:	47c0      	blx	r8
 8006294:	3001      	adds	r0, #1
 8006296:	d020      	beq.n	80062da <_printf_common+0xb2>
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	68e5      	ldr	r5, [r4, #12]
 800629c:	f8d9 2000 	ldr.w	r2, [r9]
 80062a0:	f003 0306 	and.w	r3, r3, #6
 80062a4:	2b04      	cmp	r3, #4
 80062a6:	bf08      	it	eq
 80062a8:	1aad      	subeq	r5, r5, r2
 80062aa:	68a3      	ldr	r3, [r4, #8]
 80062ac:	6922      	ldr	r2, [r4, #16]
 80062ae:	bf0c      	ite	eq
 80062b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062b4:	2500      	movne	r5, #0
 80062b6:	4293      	cmp	r3, r2
 80062b8:	bfc4      	itt	gt
 80062ba:	1a9b      	subgt	r3, r3, r2
 80062bc:	18ed      	addgt	r5, r5, r3
 80062be:	f04f 0900 	mov.w	r9, #0
 80062c2:	341a      	adds	r4, #26
 80062c4:	454d      	cmp	r5, r9
 80062c6:	d11a      	bne.n	80062fe <_printf_common+0xd6>
 80062c8:	2000      	movs	r0, #0
 80062ca:	e008      	b.n	80062de <_printf_common+0xb6>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4652      	mov	r2, sl
 80062d0:	4639      	mov	r1, r7
 80062d2:	4630      	mov	r0, r6
 80062d4:	47c0      	blx	r8
 80062d6:	3001      	adds	r0, #1
 80062d8:	d103      	bne.n	80062e2 <_printf_common+0xba>
 80062da:	f04f 30ff 	mov.w	r0, #4294967295
 80062de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e2:	3501      	adds	r5, #1
 80062e4:	e7c3      	b.n	800626e <_printf_common+0x46>
 80062e6:	18e1      	adds	r1, r4, r3
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	2030      	movs	r0, #48	; 0x30
 80062ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062f0:	4422      	add	r2, r4
 80062f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062fa:	3302      	adds	r3, #2
 80062fc:	e7c5      	b.n	800628a <_printf_common+0x62>
 80062fe:	2301      	movs	r3, #1
 8006300:	4622      	mov	r2, r4
 8006302:	4639      	mov	r1, r7
 8006304:	4630      	mov	r0, r6
 8006306:	47c0      	blx	r8
 8006308:	3001      	adds	r0, #1
 800630a:	d0e6      	beq.n	80062da <_printf_common+0xb2>
 800630c:	f109 0901 	add.w	r9, r9, #1
 8006310:	e7d8      	b.n	80062c4 <_printf_common+0x9c>
	...

08006314 <_printf_i>:
 8006314:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006318:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800631c:	460c      	mov	r4, r1
 800631e:	7e09      	ldrb	r1, [r1, #24]
 8006320:	b085      	sub	sp, #20
 8006322:	296e      	cmp	r1, #110	; 0x6e
 8006324:	4617      	mov	r7, r2
 8006326:	4606      	mov	r6, r0
 8006328:	4698      	mov	r8, r3
 800632a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800632c:	f000 80b3 	beq.w	8006496 <_printf_i+0x182>
 8006330:	d822      	bhi.n	8006378 <_printf_i+0x64>
 8006332:	2963      	cmp	r1, #99	; 0x63
 8006334:	d036      	beq.n	80063a4 <_printf_i+0x90>
 8006336:	d80a      	bhi.n	800634e <_printf_i+0x3a>
 8006338:	2900      	cmp	r1, #0
 800633a:	f000 80b9 	beq.w	80064b0 <_printf_i+0x19c>
 800633e:	2958      	cmp	r1, #88	; 0x58
 8006340:	f000 8083 	beq.w	800644a <_printf_i+0x136>
 8006344:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006348:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800634c:	e032      	b.n	80063b4 <_printf_i+0xa0>
 800634e:	2964      	cmp	r1, #100	; 0x64
 8006350:	d001      	beq.n	8006356 <_printf_i+0x42>
 8006352:	2969      	cmp	r1, #105	; 0x69
 8006354:	d1f6      	bne.n	8006344 <_printf_i+0x30>
 8006356:	6820      	ldr	r0, [r4, #0]
 8006358:	6813      	ldr	r3, [r2, #0]
 800635a:	0605      	lsls	r5, r0, #24
 800635c:	f103 0104 	add.w	r1, r3, #4
 8006360:	d52a      	bpl.n	80063b8 <_printf_i+0xa4>
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6011      	str	r1, [r2, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	da03      	bge.n	8006372 <_printf_i+0x5e>
 800636a:	222d      	movs	r2, #45	; 0x2d
 800636c:	425b      	negs	r3, r3
 800636e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006372:	486f      	ldr	r0, [pc, #444]	; (8006530 <_printf_i+0x21c>)
 8006374:	220a      	movs	r2, #10
 8006376:	e039      	b.n	80063ec <_printf_i+0xd8>
 8006378:	2973      	cmp	r1, #115	; 0x73
 800637a:	f000 809d 	beq.w	80064b8 <_printf_i+0x1a4>
 800637e:	d808      	bhi.n	8006392 <_printf_i+0x7e>
 8006380:	296f      	cmp	r1, #111	; 0x6f
 8006382:	d020      	beq.n	80063c6 <_printf_i+0xb2>
 8006384:	2970      	cmp	r1, #112	; 0x70
 8006386:	d1dd      	bne.n	8006344 <_printf_i+0x30>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	f043 0320 	orr.w	r3, r3, #32
 800638e:	6023      	str	r3, [r4, #0]
 8006390:	e003      	b.n	800639a <_printf_i+0x86>
 8006392:	2975      	cmp	r1, #117	; 0x75
 8006394:	d017      	beq.n	80063c6 <_printf_i+0xb2>
 8006396:	2978      	cmp	r1, #120	; 0x78
 8006398:	d1d4      	bne.n	8006344 <_printf_i+0x30>
 800639a:	2378      	movs	r3, #120	; 0x78
 800639c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063a0:	4864      	ldr	r0, [pc, #400]	; (8006534 <_printf_i+0x220>)
 80063a2:	e055      	b.n	8006450 <_printf_i+0x13c>
 80063a4:	6813      	ldr	r3, [r2, #0]
 80063a6:	1d19      	adds	r1, r3, #4
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6011      	str	r1, [r2, #0]
 80063ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063b4:	2301      	movs	r3, #1
 80063b6:	e08c      	b.n	80064d2 <_printf_i+0x1be>
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6011      	str	r1, [r2, #0]
 80063bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063c0:	bf18      	it	ne
 80063c2:	b21b      	sxthne	r3, r3
 80063c4:	e7cf      	b.n	8006366 <_printf_i+0x52>
 80063c6:	6813      	ldr	r3, [r2, #0]
 80063c8:	6825      	ldr	r5, [r4, #0]
 80063ca:	1d18      	adds	r0, r3, #4
 80063cc:	6010      	str	r0, [r2, #0]
 80063ce:	0628      	lsls	r0, r5, #24
 80063d0:	d501      	bpl.n	80063d6 <_printf_i+0xc2>
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	e002      	b.n	80063dc <_printf_i+0xc8>
 80063d6:	0668      	lsls	r0, r5, #25
 80063d8:	d5fb      	bpl.n	80063d2 <_printf_i+0xbe>
 80063da:	881b      	ldrh	r3, [r3, #0]
 80063dc:	4854      	ldr	r0, [pc, #336]	; (8006530 <_printf_i+0x21c>)
 80063de:	296f      	cmp	r1, #111	; 0x6f
 80063e0:	bf14      	ite	ne
 80063e2:	220a      	movne	r2, #10
 80063e4:	2208      	moveq	r2, #8
 80063e6:	2100      	movs	r1, #0
 80063e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063ec:	6865      	ldr	r5, [r4, #4]
 80063ee:	60a5      	str	r5, [r4, #8]
 80063f0:	2d00      	cmp	r5, #0
 80063f2:	f2c0 8095 	blt.w	8006520 <_printf_i+0x20c>
 80063f6:	6821      	ldr	r1, [r4, #0]
 80063f8:	f021 0104 	bic.w	r1, r1, #4
 80063fc:	6021      	str	r1, [r4, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d13d      	bne.n	800647e <_printf_i+0x16a>
 8006402:	2d00      	cmp	r5, #0
 8006404:	f040 808e 	bne.w	8006524 <_printf_i+0x210>
 8006408:	4665      	mov	r5, ip
 800640a:	2a08      	cmp	r2, #8
 800640c:	d10b      	bne.n	8006426 <_printf_i+0x112>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	07db      	lsls	r3, r3, #31
 8006412:	d508      	bpl.n	8006426 <_printf_i+0x112>
 8006414:	6923      	ldr	r3, [r4, #16]
 8006416:	6862      	ldr	r2, [r4, #4]
 8006418:	429a      	cmp	r2, r3
 800641a:	bfde      	ittt	le
 800641c:	2330      	movle	r3, #48	; 0x30
 800641e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006422:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006426:	ebac 0305 	sub.w	r3, ip, r5
 800642a:	6123      	str	r3, [r4, #16]
 800642c:	f8cd 8000 	str.w	r8, [sp]
 8006430:	463b      	mov	r3, r7
 8006432:	aa03      	add	r2, sp, #12
 8006434:	4621      	mov	r1, r4
 8006436:	4630      	mov	r0, r6
 8006438:	f7ff fef6 	bl	8006228 <_printf_common>
 800643c:	3001      	adds	r0, #1
 800643e:	d14d      	bne.n	80064dc <_printf_i+0x1c8>
 8006440:	f04f 30ff 	mov.w	r0, #4294967295
 8006444:	b005      	add	sp, #20
 8006446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800644a:	4839      	ldr	r0, [pc, #228]	; (8006530 <_printf_i+0x21c>)
 800644c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006450:	6813      	ldr	r3, [r2, #0]
 8006452:	6821      	ldr	r1, [r4, #0]
 8006454:	1d1d      	adds	r5, r3, #4
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6015      	str	r5, [r2, #0]
 800645a:	060a      	lsls	r2, r1, #24
 800645c:	d50b      	bpl.n	8006476 <_printf_i+0x162>
 800645e:	07ca      	lsls	r2, r1, #31
 8006460:	bf44      	itt	mi
 8006462:	f041 0120 	orrmi.w	r1, r1, #32
 8006466:	6021      	strmi	r1, [r4, #0]
 8006468:	b91b      	cbnz	r3, 8006472 <_printf_i+0x15e>
 800646a:	6822      	ldr	r2, [r4, #0]
 800646c:	f022 0220 	bic.w	r2, r2, #32
 8006470:	6022      	str	r2, [r4, #0]
 8006472:	2210      	movs	r2, #16
 8006474:	e7b7      	b.n	80063e6 <_printf_i+0xd2>
 8006476:	064d      	lsls	r5, r1, #25
 8006478:	bf48      	it	mi
 800647a:	b29b      	uxthmi	r3, r3
 800647c:	e7ef      	b.n	800645e <_printf_i+0x14a>
 800647e:	4665      	mov	r5, ip
 8006480:	fbb3 f1f2 	udiv	r1, r3, r2
 8006484:	fb02 3311 	mls	r3, r2, r1, r3
 8006488:	5cc3      	ldrb	r3, [r0, r3]
 800648a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800648e:	460b      	mov	r3, r1
 8006490:	2900      	cmp	r1, #0
 8006492:	d1f5      	bne.n	8006480 <_printf_i+0x16c>
 8006494:	e7b9      	b.n	800640a <_printf_i+0xf6>
 8006496:	6813      	ldr	r3, [r2, #0]
 8006498:	6825      	ldr	r5, [r4, #0]
 800649a:	6961      	ldr	r1, [r4, #20]
 800649c:	1d18      	adds	r0, r3, #4
 800649e:	6010      	str	r0, [r2, #0]
 80064a0:	0628      	lsls	r0, r5, #24
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	d501      	bpl.n	80064aa <_printf_i+0x196>
 80064a6:	6019      	str	r1, [r3, #0]
 80064a8:	e002      	b.n	80064b0 <_printf_i+0x19c>
 80064aa:	066a      	lsls	r2, r5, #25
 80064ac:	d5fb      	bpl.n	80064a6 <_printf_i+0x192>
 80064ae:	8019      	strh	r1, [r3, #0]
 80064b0:	2300      	movs	r3, #0
 80064b2:	6123      	str	r3, [r4, #16]
 80064b4:	4665      	mov	r5, ip
 80064b6:	e7b9      	b.n	800642c <_printf_i+0x118>
 80064b8:	6813      	ldr	r3, [r2, #0]
 80064ba:	1d19      	adds	r1, r3, #4
 80064bc:	6011      	str	r1, [r2, #0]
 80064be:	681d      	ldr	r5, [r3, #0]
 80064c0:	6862      	ldr	r2, [r4, #4]
 80064c2:	2100      	movs	r1, #0
 80064c4:	4628      	mov	r0, r5
 80064c6:	f7f9 fe93 	bl	80001f0 <memchr>
 80064ca:	b108      	cbz	r0, 80064d0 <_printf_i+0x1bc>
 80064cc:	1b40      	subs	r0, r0, r5
 80064ce:	6060      	str	r0, [r4, #4]
 80064d0:	6863      	ldr	r3, [r4, #4]
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	2300      	movs	r3, #0
 80064d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064da:	e7a7      	b.n	800642c <_printf_i+0x118>
 80064dc:	6923      	ldr	r3, [r4, #16]
 80064de:	462a      	mov	r2, r5
 80064e0:	4639      	mov	r1, r7
 80064e2:	4630      	mov	r0, r6
 80064e4:	47c0      	blx	r8
 80064e6:	3001      	adds	r0, #1
 80064e8:	d0aa      	beq.n	8006440 <_printf_i+0x12c>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	079b      	lsls	r3, r3, #30
 80064ee:	d413      	bmi.n	8006518 <_printf_i+0x204>
 80064f0:	68e0      	ldr	r0, [r4, #12]
 80064f2:	9b03      	ldr	r3, [sp, #12]
 80064f4:	4298      	cmp	r0, r3
 80064f6:	bfb8      	it	lt
 80064f8:	4618      	movlt	r0, r3
 80064fa:	e7a3      	b.n	8006444 <_printf_i+0x130>
 80064fc:	2301      	movs	r3, #1
 80064fe:	464a      	mov	r2, r9
 8006500:	4639      	mov	r1, r7
 8006502:	4630      	mov	r0, r6
 8006504:	47c0      	blx	r8
 8006506:	3001      	adds	r0, #1
 8006508:	d09a      	beq.n	8006440 <_printf_i+0x12c>
 800650a:	3501      	adds	r5, #1
 800650c:	68e3      	ldr	r3, [r4, #12]
 800650e:	9a03      	ldr	r2, [sp, #12]
 8006510:	1a9b      	subs	r3, r3, r2
 8006512:	42ab      	cmp	r3, r5
 8006514:	dcf2      	bgt.n	80064fc <_printf_i+0x1e8>
 8006516:	e7eb      	b.n	80064f0 <_printf_i+0x1dc>
 8006518:	2500      	movs	r5, #0
 800651a:	f104 0919 	add.w	r9, r4, #25
 800651e:	e7f5      	b.n	800650c <_printf_i+0x1f8>
 8006520:	2b00      	cmp	r3, #0
 8006522:	d1ac      	bne.n	800647e <_printf_i+0x16a>
 8006524:	7803      	ldrb	r3, [r0, #0]
 8006526:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800652a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800652e:	e76c      	b.n	800640a <_printf_i+0xf6>
 8006530:	0800a2e2 	.word	0x0800a2e2
 8006534:	0800a2f3 	.word	0x0800a2f3

08006538 <iprintf>:
 8006538:	b40f      	push	{r0, r1, r2, r3}
 800653a:	4b0a      	ldr	r3, [pc, #40]	; (8006564 <iprintf+0x2c>)
 800653c:	b513      	push	{r0, r1, r4, lr}
 800653e:	681c      	ldr	r4, [r3, #0]
 8006540:	b124      	cbz	r4, 800654c <iprintf+0x14>
 8006542:	69a3      	ldr	r3, [r4, #24]
 8006544:	b913      	cbnz	r3, 800654c <iprintf+0x14>
 8006546:	4620      	mov	r0, r4
 8006548:	f001 f89a 	bl	8007680 <__sinit>
 800654c:	ab05      	add	r3, sp, #20
 800654e:	9a04      	ldr	r2, [sp, #16]
 8006550:	68a1      	ldr	r1, [r4, #8]
 8006552:	9301      	str	r3, [sp, #4]
 8006554:	4620      	mov	r0, r4
 8006556:	f001 feaf 	bl	80082b8 <_vfiprintf_r>
 800655a:	b002      	add	sp, #8
 800655c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006560:	b004      	add	sp, #16
 8006562:	4770      	bx	lr
 8006564:	2000001c 	.word	0x2000001c

08006568 <putchar>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4b08      	ldr	r3, [pc, #32]	; (800658c <putchar+0x24>)
 800656c:	681c      	ldr	r4, [r3, #0]
 800656e:	4605      	mov	r5, r0
 8006570:	b124      	cbz	r4, 800657c <putchar+0x14>
 8006572:	69a3      	ldr	r3, [r4, #24]
 8006574:	b913      	cbnz	r3, 800657c <putchar+0x14>
 8006576:	4620      	mov	r0, r4
 8006578:	f001 f882 	bl	8007680 <__sinit>
 800657c:	68a2      	ldr	r2, [r4, #8]
 800657e:	4629      	mov	r1, r5
 8006580:	4620      	mov	r0, r4
 8006582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006586:	f001 bfad 	b.w	80084e4 <_putc_r>
 800658a:	bf00      	nop
 800658c:	2000001c 	.word	0x2000001c

08006590 <_puts_r>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	460e      	mov	r6, r1
 8006594:	4605      	mov	r5, r0
 8006596:	b118      	cbz	r0, 80065a0 <_puts_r+0x10>
 8006598:	6983      	ldr	r3, [r0, #24]
 800659a:	b90b      	cbnz	r3, 80065a0 <_puts_r+0x10>
 800659c:	f001 f870 	bl	8007680 <__sinit>
 80065a0:	69ab      	ldr	r3, [r5, #24]
 80065a2:	68ac      	ldr	r4, [r5, #8]
 80065a4:	b913      	cbnz	r3, 80065ac <_puts_r+0x1c>
 80065a6:	4628      	mov	r0, r5
 80065a8:	f001 f86a 	bl	8007680 <__sinit>
 80065ac:	4b23      	ldr	r3, [pc, #140]	; (800663c <_puts_r+0xac>)
 80065ae:	429c      	cmp	r4, r3
 80065b0:	d117      	bne.n	80065e2 <_puts_r+0x52>
 80065b2:	686c      	ldr	r4, [r5, #4]
 80065b4:	89a3      	ldrh	r3, [r4, #12]
 80065b6:	071b      	lsls	r3, r3, #28
 80065b8:	d51d      	bpl.n	80065f6 <_puts_r+0x66>
 80065ba:	6923      	ldr	r3, [r4, #16]
 80065bc:	b1db      	cbz	r3, 80065f6 <_puts_r+0x66>
 80065be:	3e01      	subs	r6, #1
 80065c0:	68a3      	ldr	r3, [r4, #8]
 80065c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065c6:	3b01      	subs	r3, #1
 80065c8:	60a3      	str	r3, [r4, #8]
 80065ca:	b9e9      	cbnz	r1, 8006608 <_puts_r+0x78>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	da2e      	bge.n	800662e <_puts_r+0x9e>
 80065d0:	4622      	mov	r2, r4
 80065d2:	210a      	movs	r1, #10
 80065d4:	4628      	mov	r0, r5
 80065d6:	f000 f85f 	bl	8006698 <__swbuf_r>
 80065da:	3001      	adds	r0, #1
 80065dc:	d011      	beq.n	8006602 <_puts_r+0x72>
 80065de:	200a      	movs	r0, #10
 80065e0:	e011      	b.n	8006606 <_puts_r+0x76>
 80065e2:	4b17      	ldr	r3, [pc, #92]	; (8006640 <_puts_r+0xb0>)
 80065e4:	429c      	cmp	r4, r3
 80065e6:	d101      	bne.n	80065ec <_puts_r+0x5c>
 80065e8:	68ac      	ldr	r4, [r5, #8]
 80065ea:	e7e3      	b.n	80065b4 <_puts_r+0x24>
 80065ec:	4b15      	ldr	r3, [pc, #84]	; (8006644 <_puts_r+0xb4>)
 80065ee:	429c      	cmp	r4, r3
 80065f0:	bf08      	it	eq
 80065f2:	68ec      	ldreq	r4, [r5, #12]
 80065f4:	e7de      	b.n	80065b4 <_puts_r+0x24>
 80065f6:	4621      	mov	r1, r4
 80065f8:	4628      	mov	r0, r5
 80065fa:	f000 f89f 	bl	800673c <__swsetup_r>
 80065fe:	2800      	cmp	r0, #0
 8006600:	d0dd      	beq.n	80065be <_puts_r+0x2e>
 8006602:	f04f 30ff 	mov.w	r0, #4294967295
 8006606:	bd70      	pop	{r4, r5, r6, pc}
 8006608:	2b00      	cmp	r3, #0
 800660a:	da04      	bge.n	8006616 <_puts_r+0x86>
 800660c:	69a2      	ldr	r2, [r4, #24]
 800660e:	429a      	cmp	r2, r3
 8006610:	dc06      	bgt.n	8006620 <_puts_r+0x90>
 8006612:	290a      	cmp	r1, #10
 8006614:	d004      	beq.n	8006620 <_puts_r+0x90>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	6022      	str	r2, [r4, #0]
 800661c:	7019      	strb	r1, [r3, #0]
 800661e:	e7cf      	b.n	80065c0 <_puts_r+0x30>
 8006620:	4622      	mov	r2, r4
 8006622:	4628      	mov	r0, r5
 8006624:	f000 f838 	bl	8006698 <__swbuf_r>
 8006628:	3001      	adds	r0, #1
 800662a:	d1c9      	bne.n	80065c0 <_puts_r+0x30>
 800662c:	e7e9      	b.n	8006602 <_puts_r+0x72>
 800662e:	6823      	ldr	r3, [r4, #0]
 8006630:	200a      	movs	r0, #10
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	6022      	str	r2, [r4, #0]
 8006636:	7018      	strb	r0, [r3, #0]
 8006638:	e7e5      	b.n	8006606 <_puts_r+0x76>
 800663a:	bf00      	nop
 800663c:	0800a334 	.word	0x0800a334
 8006640:	0800a354 	.word	0x0800a354
 8006644:	0800a314 	.word	0x0800a314

08006648 <puts>:
 8006648:	4b02      	ldr	r3, [pc, #8]	; (8006654 <puts+0xc>)
 800664a:	4601      	mov	r1, r0
 800664c:	6818      	ldr	r0, [r3, #0]
 800664e:	f7ff bf9f 	b.w	8006590 <_puts_r>
 8006652:	bf00      	nop
 8006654:	2000001c 	.word	0x2000001c

08006658 <siprintf>:
 8006658:	b40e      	push	{r1, r2, r3}
 800665a:	b500      	push	{lr}
 800665c:	b09c      	sub	sp, #112	; 0x70
 800665e:	ab1d      	add	r3, sp, #116	; 0x74
 8006660:	9002      	str	r0, [sp, #8]
 8006662:	9006      	str	r0, [sp, #24]
 8006664:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006668:	4809      	ldr	r0, [pc, #36]	; (8006690 <siprintf+0x38>)
 800666a:	9107      	str	r1, [sp, #28]
 800666c:	9104      	str	r1, [sp, #16]
 800666e:	4909      	ldr	r1, [pc, #36]	; (8006694 <siprintf+0x3c>)
 8006670:	f853 2b04 	ldr.w	r2, [r3], #4
 8006674:	9105      	str	r1, [sp, #20]
 8006676:	6800      	ldr	r0, [r0, #0]
 8006678:	9301      	str	r3, [sp, #4]
 800667a:	a902      	add	r1, sp, #8
 800667c:	f001 fcfa 	bl	8008074 <_svfiprintf_r>
 8006680:	9b02      	ldr	r3, [sp, #8]
 8006682:	2200      	movs	r2, #0
 8006684:	701a      	strb	r2, [r3, #0]
 8006686:	b01c      	add	sp, #112	; 0x70
 8006688:	f85d eb04 	ldr.w	lr, [sp], #4
 800668c:	b003      	add	sp, #12
 800668e:	4770      	bx	lr
 8006690:	2000001c 	.word	0x2000001c
 8006694:	ffff0208 	.word	0xffff0208

08006698 <__swbuf_r>:
 8006698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669a:	460e      	mov	r6, r1
 800669c:	4614      	mov	r4, r2
 800669e:	4605      	mov	r5, r0
 80066a0:	b118      	cbz	r0, 80066aa <__swbuf_r+0x12>
 80066a2:	6983      	ldr	r3, [r0, #24]
 80066a4:	b90b      	cbnz	r3, 80066aa <__swbuf_r+0x12>
 80066a6:	f000 ffeb 	bl	8007680 <__sinit>
 80066aa:	4b21      	ldr	r3, [pc, #132]	; (8006730 <__swbuf_r+0x98>)
 80066ac:	429c      	cmp	r4, r3
 80066ae:	d12a      	bne.n	8006706 <__swbuf_r+0x6e>
 80066b0:	686c      	ldr	r4, [r5, #4]
 80066b2:	69a3      	ldr	r3, [r4, #24]
 80066b4:	60a3      	str	r3, [r4, #8]
 80066b6:	89a3      	ldrh	r3, [r4, #12]
 80066b8:	071a      	lsls	r2, r3, #28
 80066ba:	d52e      	bpl.n	800671a <__swbuf_r+0x82>
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	b363      	cbz	r3, 800671a <__swbuf_r+0x82>
 80066c0:	6923      	ldr	r3, [r4, #16]
 80066c2:	6820      	ldr	r0, [r4, #0]
 80066c4:	1ac0      	subs	r0, r0, r3
 80066c6:	6963      	ldr	r3, [r4, #20]
 80066c8:	b2f6      	uxtb	r6, r6
 80066ca:	4283      	cmp	r3, r0
 80066cc:	4637      	mov	r7, r6
 80066ce:	dc04      	bgt.n	80066da <__swbuf_r+0x42>
 80066d0:	4621      	mov	r1, r4
 80066d2:	4628      	mov	r0, r5
 80066d4:	f000 ff6a 	bl	80075ac <_fflush_r>
 80066d8:	bb28      	cbnz	r0, 8006726 <__swbuf_r+0x8e>
 80066da:	68a3      	ldr	r3, [r4, #8]
 80066dc:	3b01      	subs	r3, #1
 80066de:	60a3      	str	r3, [r4, #8]
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	1c5a      	adds	r2, r3, #1
 80066e4:	6022      	str	r2, [r4, #0]
 80066e6:	701e      	strb	r6, [r3, #0]
 80066e8:	6963      	ldr	r3, [r4, #20]
 80066ea:	3001      	adds	r0, #1
 80066ec:	4283      	cmp	r3, r0
 80066ee:	d004      	beq.n	80066fa <__swbuf_r+0x62>
 80066f0:	89a3      	ldrh	r3, [r4, #12]
 80066f2:	07db      	lsls	r3, r3, #31
 80066f4:	d519      	bpl.n	800672a <__swbuf_r+0x92>
 80066f6:	2e0a      	cmp	r6, #10
 80066f8:	d117      	bne.n	800672a <__swbuf_r+0x92>
 80066fa:	4621      	mov	r1, r4
 80066fc:	4628      	mov	r0, r5
 80066fe:	f000 ff55 	bl	80075ac <_fflush_r>
 8006702:	b190      	cbz	r0, 800672a <__swbuf_r+0x92>
 8006704:	e00f      	b.n	8006726 <__swbuf_r+0x8e>
 8006706:	4b0b      	ldr	r3, [pc, #44]	; (8006734 <__swbuf_r+0x9c>)
 8006708:	429c      	cmp	r4, r3
 800670a:	d101      	bne.n	8006710 <__swbuf_r+0x78>
 800670c:	68ac      	ldr	r4, [r5, #8]
 800670e:	e7d0      	b.n	80066b2 <__swbuf_r+0x1a>
 8006710:	4b09      	ldr	r3, [pc, #36]	; (8006738 <__swbuf_r+0xa0>)
 8006712:	429c      	cmp	r4, r3
 8006714:	bf08      	it	eq
 8006716:	68ec      	ldreq	r4, [r5, #12]
 8006718:	e7cb      	b.n	80066b2 <__swbuf_r+0x1a>
 800671a:	4621      	mov	r1, r4
 800671c:	4628      	mov	r0, r5
 800671e:	f000 f80d 	bl	800673c <__swsetup_r>
 8006722:	2800      	cmp	r0, #0
 8006724:	d0cc      	beq.n	80066c0 <__swbuf_r+0x28>
 8006726:	f04f 37ff 	mov.w	r7, #4294967295
 800672a:	4638      	mov	r0, r7
 800672c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800672e:	bf00      	nop
 8006730:	0800a334 	.word	0x0800a334
 8006734:	0800a354 	.word	0x0800a354
 8006738:	0800a314 	.word	0x0800a314

0800673c <__swsetup_r>:
 800673c:	4b32      	ldr	r3, [pc, #200]	; (8006808 <__swsetup_r+0xcc>)
 800673e:	b570      	push	{r4, r5, r6, lr}
 8006740:	681d      	ldr	r5, [r3, #0]
 8006742:	4606      	mov	r6, r0
 8006744:	460c      	mov	r4, r1
 8006746:	b125      	cbz	r5, 8006752 <__swsetup_r+0x16>
 8006748:	69ab      	ldr	r3, [r5, #24]
 800674a:	b913      	cbnz	r3, 8006752 <__swsetup_r+0x16>
 800674c:	4628      	mov	r0, r5
 800674e:	f000 ff97 	bl	8007680 <__sinit>
 8006752:	4b2e      	ldr	r3, [pc, #184]	; (800680c <__swsetup_r+0xd0>)
 8006754:	429c      	cmp	r4, r3
 8006756:	d10f      	bne.n	8006778 <__swsetup_r+0x3c>
 8006758:	686c      	ldr	r4, [r5, #4]
 800675a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800675e:	b29a      	uxth	r2, r3
 8006760:	0715      	lsls	r5, r2, #28
 8006762:	d42c      	bmi.n	80067be <__swsetup_r+0x82>
 8006764:	06d0      	lsls	r0, r2, #27
 8006766:	d411      	bmi.n	800678c <__swsetup_r+0x50>
 8006768:	2209      	movs	r2, #9
 800676a:	6032      	str	r2, [r6, #0]
 800676c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006770:	81a3      	strh	r3, [r4, #12]
 8006772:	f04f 30ff 	mov.w	r0, #4294967295
 8006776:	e03e      	b.n	80067f6 <__swsetup_r+0xba>
 8006778:	4b25      	ldr	r3, [pc, #148]	; (8006810 <__swsetup_r+0xd4>)
 800677a:	429c      	cmp	r4, r3
 800677c:	d101      	bne.n	8006782 <__swsetup_r+0x46>
 800677e:	68ac      	ldr	r4, [r5, #8]
 8006780:	e7eb      	b.n	800675a <__swsetup_r+0x1e>
 8006782:	4b24      	ldr	r3, [pc, #144]	; (8006814 <__swsetup_r+0xd8>)
 8006784:	429c      	cmp	r4, r3
 8006786:	bf08      	it	eq
 8006788:	68ec      	ldreq	r4, [r5, #12]
 800678a:	e7e6      	b.n	800675a <__swsetup_r+0x1e>
 800678c:	0751      	lsls	r1, r2, #29
 800678e:	d512      	bpl.n	80067b6 <__swsetup_r+0x7a>
 8006790:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006792:	b141      	cbz	r1, 80067a6 <__swsetup_r+0x6a>
 8006794:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006798:	4299      	cmp	r1, r3
 800679a:	d002      	beq.n	80067a2 <__swsetup_r+0x66>
 800679c:	4630      	mov	r0, r6
 800679e:	f001 fb67 	bl	8007e70 <_free_r>
 80067a2:	2300      	movs	r3, #0
 80067a4:	6363      	str	r3, [r4, #52]	; 0x34
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067ac:	81a3      	strh	r3, [r4, #12]
 80067ae:	2300      	movs	r3, #0
 80067b0:	6063      	str	r3, [r4, #4]
 80067b2:	6923      	ldr	r3, [r4, #16]
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	89a3      	ldrh	r3, [r4, #12]
 80067b8:	f043 0308 	orr.w	r3, r3, #8
 80067bc:	81a3      	strh	r3, [r4, #12]
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	b94b      	cbnz	r3, 80067d6 <__swsetup_r+0x9a>
 80067c2:	89a3      	ldrh	r3, [r4, #12]
 80067c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067cc:	d003      	beq.n	80067d6 <__swsetup_r+0x9a>
 80067ce:	4621      	mov	r1, r4
 80067d0:	4630      	mov	r0, r6
 80067d2:	f001 f811 	bl	80077f8 <__smakebuf_r>
 80067d6:	89a2      	ldrh	r2, [r4, #12]
 80067d8:	f012 0301 	ands.w	r3, r2, #1
 80067dc:	d00c      	beq.n	80067f8 <__swsetup_r+0xbc>
 80067de:	2300      	movs	r3, #0
 80067e0:	60a3      	str	r3, [r4, #8]
 80067e2:	6963      	ldr	r3, [r4, #20]
 80067e4:	425b      	negs	r3, r3
 80067e6:	61a3      	str	r3, [r4, #24]
 80067e8:	6923      	ldr	r3, [r4, #16]
 80067ea:	b953      	cbnz	r3, 8006802 <__swsetup_r+0xc6>
 80067ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80067f4:	d1ba      	bne.n	800676c <__swsetup_r+0x30>
 80067f6:	bd70      	pop	{r4, r5, r6, pc}
 80067f8:	0792      	lsls	r2, r2, #30
 80067fa:	bf58      	it	pl
 80067fc:	6963      	ldrpl	r3, [r4, #20]
 80067fe:	60a3      	str	r3, [r4, #8]
 8006800:	e7f2      	b.n	80067e8 <__swsetup_r+0xac>
 8006802:	2000      	movs	r0, #0
 8006804:	e7f7      	b.n	80067f6 <__swsetup_r+0xba>
 8006806:	bf00      	nop
 8006808:	2000001c 	.word	0x2000001c
 800680c:	0800a334 	.word	0x0800a334
 8006810:	0800a354 	.word	0x0800a354
 8006814:	0800a314 	.word	0x0800a314

08006818 <quorem>:
 8006818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	6903      	ldr	r3, [r0, #16]
 800681e:	690c      	ldr	r4, [r1, #16]
 8006820:	42a3      	cmp	r3, r4
 8006822:	4680      	mov	r8, r0
 8006824:	f2c0 8082 	blt.w	800692c <quorem+0x114>
 8006828:	3c01      	subs	r4, #1
 800682a:	f101 0714 	add.w	r7, r1, #20
 800682e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006832:	f100 0614 	add.w	r6, r0, #20
 8006836:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800683a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800683e:	eb06 030c 	add.w	r3, r6, ip
 8006842:	3501      	adds	r5, #1
 8006844:	eb07 090c 	add.w	r9, r7, ip
 8006848:	9301      	str	r3, [sp, #4]
 800684a:	fbb0 f5f5 	udiv	r5, r0, r5
 800684e:	b395      	cbz	r5, 80068b6 <quorem+0x9e>
 8006850:	f04f 0a00 	mov.w	sl, #0
 8006854:	4638      	mov	r0, r7
 8006856:	46b6      	mov	lr, r6
 8006858:	46d3      	mov	fp, sl
 800685a:	f850 2b04 	ldr.w	r2, [r0], #4
 800685e:	b293      	uxth	r3, r2
 8006860:	fb05 a303 	mla	r3, r5, r3, sl
 8006864:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006868:	b29b      	uxth	r3, r3
 800686a:	ebab 0303 	sub.w	r3, fp, r3
 800686e:	0c12      	lsrs	r2, r2, #16
 8006870:	f8de b000 	ldr.w	fp, [lr]
 8006874:	fb05 a202 	mla	r2, r5, r2, sl
 8006878:	fa13 f38b 	uxtah	r3, r3, fp
 800687c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006880:	fa1f fb82 	uxth.w	fp, r2
 8006884:	f8de 2000 	ldr.w	r2, [lr]
 8006888:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800688c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006890:	b29b      	uxth	r3, r3
 8006892:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006896:	4581      	cmp	r9, r0
 8006898:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800689c:	f84e 3b04 	str.w	r3, [lr], #4
 80068a0:	d2db      	bcs.n	800685a <quorem+0x42>
 80068a2:	f856 300c 	ldr.w	r3, [r6, ip]
 80068a6:	b933      	cbnz	r3, 80068b6 <quorem+0x9e>
 80068a8:	9b01      	ldr	r3, [sp, #4]
 80068aa:	3b04      	subs	r3, #4
 80068ac:	429e      	cmp	r6, r3
 80068ae:	461a      	mov	r2, r3
 80068b0:	d330      	bcc.n	8006914 <quorem+0xfc>
 80068b2:	f8c8 4010 	str.w	r4, [r8, #16]
 80068b6:	4640      	mov	r0, r8
 80068b8:	f001 fa06 	bl	8007cc8 <__mcmp>
 80068bc:	2800      	cmp	r0, #0
 80068be:	db25      	blt.n	800690c <quorem+0xf4>
 80068c0:	3501      	adds	r5, #1
 80068c2:	4630      	mov	r0, r6
 80068c4:	f04f 0c00 	mov.w	ip, #0
 80068c8:	f857 2b04 	ldr.w	r2, [r7], #4
 80068cc:	f8d0 e000 	ldr.w	lr, [r0]
 80068d0:	b293      	uxth	r3, r2
 80068d2:	ebac 0303 	sub.w	r3, ip, r3
 80068d6:	0c12      	lsrs	r2, r2, #16
 80068d8:	fa13 f38e 	uxtah	r3, r3, lr
 80068dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80068e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068ea:	45b9      	cmp	r9, r7
 80068ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80068f0:	f840 3b04 	str.w	r3, [r0], #4
 80068f4:	d2e8      	bcs.n	80068c8 <quorem+0xb0>
 80068f6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80068fa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80068fe:	b92a      	cbnz	r2, 800690c <quorem+0xf4>
 8006900:	3b04      	subs	r3, #4
 8006902:	429e      	cmp	r6, r3
 8006904:	461a      	mov	r2, r3
 8006906:	d30b      	bcc.n	8006920 <quorem+0x108>
 8006908:	f8c8 4010 	str.w	r4, [r8, #16]
 800690c:	4628      	mov	r0, r5
 800690e:	b003      	add	sp, #12
 8006910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006914:	6812      	ldr	r2, [r2, #0]
 8006916:	3b04      	subs	r3, #4
 8006918:	2a00      	cmp	r2, #0
 800691a:	d1ca      	bne.n	80068b2 <quorem+0x9a>
 800691c:	3c01      	subs	r4, #1
 800691e:	e7c5      	b.n	80068ac <quorem+0x94>
 8006920:	6812      	ldr	r2, [r2, #0]
 8006922:	3b04      	subs	r3, #4
 8006924:	2a00      	cmp	r2, #0
 8006926:	d1ef      	bne.n	8006908 <quorem+0xf0>
 8006928:	3c01      	subs	r4, #1
 800692a:	e7ea      	b.n	8006902 <quorem+0xea>
 800692c:	2000      	movs	r0, #0
 800692e:	e7ee      	b.n	800690e <quorem+0xf6>

08006930 <_dtoa_r>:
 8006930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006934:	ec57 6b10 	vmov	r6, r7, d0
 8006938:	b097      	sub	sp, #92	; 0x5c
 800693a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800693c:	9106      	str	r1, [sp, #24]
 800693e:	4604      	mov	r4, r0
 8006940:	920b      	str	r2, [sp, #44]	; 0x2c
 8006942:	9312      	str	r3, [sp, #72]	; 0x48
 8006944:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006948:	e9cd 6700 	strd	r6, r7, [sp]
 800694c:	b93d      	cbnz	r5, 800695e <_dtoa_r+0x2e>
 800694e:	2010      	movs	r0, #16
 8006950:	f000 ff92 	bl	8007878 <malloc>
 8006954:	6260      	str	r0, [r4, #36]	; 0x24
 8006956:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800695a:	6005      	str	r5, [r0, #0]
 800695c:	60c5      	str	r5, [r0, #12]
 800695e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006960:	6819      	ldr	r1, [r3, #0]
 8006962:	b151      	cbz	r1, 800697a <_dtoa_r+0x4a>
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	604a      	str	r2, [r1, #4]
 8006968:	2301      	movs	r3, #1
 800696a:	4093      	lsls	r3, r2
 800696c:	608b      	str	r3, [r1, #8]
 800696e:	4620      	mov	r0, r4
 8006970:	f000 ffc9 	bl	8007906 <_Bfree>
 8006974:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
 800697a:	1e3b      	subs	r3, r7, #0
 800697c:	bfbb      	ittet	lt
 800697e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006982:	9301      	strlt	r3, [sp, #4]
 8006984:	2300      	movge	r3, #0
 8006986:	2201      	movlt	r2, #1
 8006988:	bfac      	ite	ge
 800698a:	f8c8 3000 	strge.w	r3, [r8]
 800698e:	f8c8 2000 	strlt.w	r2, [r8]
 8006992:	4baf      	ldr	r3, [pc, #700]	; (8006c50 <_dtoa_r+0x320>)
 8006994:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006998:	ea33 0308 	bics.w	r3, r3, r8
 800699c:	d114      	bne.n	80069c8 <_dtoa_r+0x98>
 800699e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80069a4:	6013      	str	r3, [r2, #0]
 80069a6:	9b00      	ldr	r3, [sp, #0]
 80069a8:	b923      	cbnz	r3, 80069b4 <_dtoa_r+0x84>
 80069aa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f000 8542 	beq.w	8007438 <_dtoa_r+0xb08>
 80069b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069b6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006c64 <_dtoa_r+0x334>
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 8544 	beq.w	8007448 <_dtoa_r+0xb18>
 80069c0:	f10b 0303 	add.w	r3, fp, #3
 80069c4:	f000 bd3e 	b.w	8007444 <_dtoa_r+0xb14>
 80069c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80069cc:	2200      	movs	r2, #0
 80069ce:	2300      	movs	r3, #0
 80069d0:	4630      	mov	r0, r6
 80069d2:	4639      	mov	r1, r7
 80069d4:	f7fa f880 	bl	8000ad8 <__aeabi_dcmpeq>
 80069d8:	4681      	mov	r9, r0
 80069da:	b168      	cbz	r0, 80069f8 <_dtoa_r+0xc8>
 80069dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069de:	2301      	movs	r3, #1
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 8524 	beq.w	8007432 <_dtoa_r+0xb02>
 80069ea:	4b9a      	ldr	r3, [pc, #616]	; (8006c54 <_dtoa_r+0x324>)
 80069ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069ee:	f103 3bff 	add.w	fp, r3, #4294967295
 80069f2:	6013      	str	r3, [r2, #0]
 80069f4:	f000 bd28 	b.w	8007448 <_dtoa_r+0xb18>
 80069f8:	aa14      	add	r2, sp, #80	; 0x50
 80069fa:	a915      	add	r1, sp, #84	; 0x54
 80069fc:	ec47 6b10 	vmov	d0, r6, r7
 8006a00:	4620      	mov	r0, r4
 8006a02:	f001 f9d8 	bl	8007db6 <__d2b>
 8006a06:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006a0a:	9004      	str	r0, [sp, #16]
 8006a0c:	2d00      	cmp	r5, #0
 8006a0e:	d07c      	beq.n	8006b0a <_dtoa_r+0x1da>
 8006a10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a14:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006a18:	46b2      	mov	sl, r6
 8006a1a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006a1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006a22:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006a26:	2200      	movs	r2, #0
 8006a28:	4b8b      	ldr	r3, [pc, #556]	; (8006c58 <_dtoa_r+0x328>)
 8006a2a:	4650      	mov	r0, sl
 8006a2c:	4659      	mov	r1, fp
 8006a2e:	f7f9 fc33 	bl	8000298 <__aeabi_dsub>
 8006a32:	a381      	add	r3, pc, #516	; (adr r3, 8006c38 <_dtoa_r+0x308>)
 8006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a38:	f7f9 fde6 	bl	8000608 <__aeabi_dmul>
 8006a3c:	a380      	add	r3, pc, #512	; (adr r3, 8006c40 <_dtoa_r+0x310>)
 8006a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a42:	f7f9 fc2b 	bl	800029c <__adddf3>
 8006a46:	4606      	mov	r6, r0
 8006a48:	4628      	mov	r0, r5
 8006a4a:	460f      	mov	r7, r1
 8006a4c:	f7f9 fd72 	bl	8000534 <__aeabi_i2d>
 8006a50:	a37d      	add	r3, pc, #500	; (adr r3, 8006c48 <_dtoa_r+0x318>)
 8006a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a56:	f7f9 fdd7 	bl	8000608 <__aeabi_dmul>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4630      	mov	r0, r6
 8006a60:	4639      	mov	r1, r7
 8006a62:	f7f9 fc1b 	bl	800029c <__adddf3>
 8006a66:	4606      	mov	r6, r0
 8006a68:	460f      	mov	r7, r1
 8006a6a:	f7fa f87d 	bl	8000b68 <__aeabi_d2iz>
 8006a6e:	2200      	movs	r2, #0
 8006a70:	4682      	mov	sl, r0
 8006a72:	2300      	movs	r3, #0
 8006a74:	4630      	mov	r0, r6
 8006a76:	4639      	mov	r1, r7
 8006a78:	f7fa f838 	bl	8000aec <__aeabi_dcmplt>
 8006a7c:	b148      	cbz	r0, 8006a92 <_dtoa_r+0x162>
 8006a7e:	4650      	mov	r0, sl
 8006a80:	f7f9 fd58 	bl	8000534 <__aeabi_i2d>
 8006a84:	4632      	mov	r2, r6
 8006a86:	463b      	mov	r3, r7
 8006a88:	f7fa f826 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a8c:	b908      	cbnz	r0, 8006a92 <_dtoa_r+0x162>
 8006a8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a92:	f1ba 0f16 	cmp.w	sl, #22
 8006a96:	d859      	bhi.n	8006b4c <_dtoa_r+0x21c>
 8006a98:	4970      	ldr	r1, [pc, #448]	; (8006c5c <_dtoa_r+0x32c>)
 8006a9a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006a9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006aa6:	f7fa f83f 	bl	8000b28 <__aeabi_dcmpgt>
 8006aaa:	2800      	cmp	r0, #0
 8006aac:	d050      	beq.n	8006b50 <_dtoa_r+0x220>
 8006aae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ab8:	1b5d      	subs	r5, r3, r5
 8006aba:	f1b5 0801 	subs.w	r8, r5, #1
 8006abe:	bf49      	itett	mi
 8006ac0:	f1c5 0301 	rsbmi	r3, r5, #1
 8006ac4:	2300      	movpl	r3, #0
 8006ac6:	9305      	strmi	r3, [sp, #20]
 8006ac8:	f04f 0800 	movmi.w	r8, #0
 8006acc:	bf58      	it	pl
 8006ace:	9305      	strpl	r3, [sp, #20]
 8006ad0:	f1ba 0f00 	cmp.w	sl, #0
 8006ad4:	db3e      	blt.n	8006b54 <_dtoa_r+0x224>
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	44d0      	add	r8, sl
 8006ada:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006ade:	9307      	str	r3, [sp, #28]
 8006ae0:	9b06      	ldr	r3, [sp, #24]
 8006ae2:	2b09      	cmp	r3, #9
 8006ae4:	f200 8090 	bhi.w	8006c08 <_dtoa_r+0x2d8>
 8006ae8:	2b05      	cmp	r3, #5
 8006aea:	bfc4      	itt	gt
 8006aec:	3b04      	subgt	r3, #4
 8006aee:	9306      	strgt	r3, [sp, #24]
 8006af0:	9b06      	ldr	r3, [sp, #24]
 8006af2:	f1a3 0302 	sub.w	r3, r3, #2
 8006af6:	bfcc      	ite	gt
 8006af8:	2500      	movgt	r5, #0
 8006afa:	2501      	movle	r5, #1
 8006afc:	2b03      	cmp	r3, #3
 8006afe:	f200 808f 	bhi.w	8006c20 <_dtoa_r+0x2f0>
 8006b02:	e8df f003 	tbb	[pc, r3]
 8006b06:	7f7d      	.short	0x7f7d
 8006b08:	7131      	.short	0x7131
 8006b0a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006b0e:	441d      	add	r5, r3
 8006b10:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006b14:	2820      	cmp	r0, #32
 8006b16:	dd13      	ble.n	8006b40 <_dtoa_r+0x210>
 8006b18:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006b1c:	9b00      	ldr	r3, [sp, #0]
 8006b1e:	fa08 f800 	lsl.w	r8, r8, r0
 8006b22:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006b26:	fa23 f000 	lsr.w	r0, r3, r0
 8006b2a:	ea48 0000 	orr.w	r0, r8, r0
 8006b2e:	f7f9 fcf1 	bl	8000514 <__aeabi_ui2d>
 8006b32:	2301      	movs	r3, #1
 8006b34:	4682      	mov	sl, r0
 8006b36:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006b3a:	3d01      	subs	r5, #1
 8006b3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b3e:	e772      	b.n	8006a26 <_dtoa_r+0xf6>
 8006b40:	9b00      	ldr	r3, [sp, #0]
 8006b42:	f1c0 0020 	rsb	r0, r0, #32
 8006b46:	fa03 f000 	lsl.w	r0, r3, r0
 8006b4a:	e7f0      	b.n	8006b2e <_dtoa_r+0x1fe>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e7b1      	b.n	8006ab4 <_dtoa_r+0x184>
 8006b50:	900f      	str	r0, [sp, #60]	; 0x3c
 8006b52:	e7b0      	b.n	8006ab6 <_dtoa_r+0x186>
 8006b54:	9b05      	ldr	r3, [sp, #20]
 8006b56:	eba3 030a 	sub.w	r3, r3, sl
 8006b5a:	9305      	str	r3, [sp, #20]
 8006b5c:	f1ca 0300 	rsb	r3, sl, #0
 8006b60:	9307      	str	r3, [sp, #28]
 8006b62:	2300      	movs	r3, #0
 8006b64:	930e      	str	r3, [sp, #56]	; 0x38
 8006b66:	e7bb      	b.n	8006ae0 <_dtoa_r+0x1b0>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	930a      	str	r3, [sp, #40]	; 0x28
 8006b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	dd59      	ble.n	8006c26 <_dtoa_r+0x2f6>
 8006b72:	9302      	str	r3, [sp, #8]
 8006b74:	4699      	mov	r9, r3
 8006b76:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b78:	2200      	movs	r2, #0
 8006b7a:	6072      	str	r2, [r6, #4]
 8006b7c:	2204      	movs	r2, #4
 8006b7e:	f102 0014 	add.w	r0, r2, #20
 8006b82:	4298      	cmp	r0, r3
 8006b84:	6871      	ldr	r1, [r6, #4]
 8006b86:	d953      	bls.n	8006c30 <_dtoa_r+0x300>
 8006b88:	4620      	mov	r0, r4
 8006b8a:	f000 fe88 	bl	800789e <_Balloc>
 8006b8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b90:	6030      	str	r0, [r6, #0]
 8006b92:	f1b9 0f0e 	cmp.w	r9, #14
 8006b96:	f8d3 b000 	ldr.w	fp, [r3]
 8006b9a:	f200 80e6 	bhi.w	8006d6a <_dtoa_r+0x43a>
 8006b9e:	2d00      	cmp	r5, #0
 8006ba0:	f000 80e3 	beq.w	8006d6a <_dtoa_r+0x43a>
 8006ba4:	ed9d 7b00 	vldr	d7, [sp]
 8006ba8:	f1ba 0f00 	cmp.w	sl, #0
 8006bac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006bb0:	dd74      	ble.n	8006c9c <_dtoa_r+0x36c>
 8006bb2:	4a2a      	ldr	r2, [pc, #168]	; (8006c5c <_dtoa_r+0x32c>)
 8006bb4:	f00a 030f 	and.w	r3, sl, #15
 8006bb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006bbc:	ed93 7b00 	vldr	d7, [r3]
 8006bc0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006bc4:	06f0      	lsls	r0, r6, #27
 8006bc6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006bca:	d565      	bpl.n	8006c98 <_dtoa_r+0x368>
 8006bcc:	4b24      	ldr	r3, [pc, #144]	; (8006c60 <_dtoa_r+0x330>)
 8006bce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006bd2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bd6:	f7f9 fe41 	bl	800085c <__aeabi_ddiv>
 8006bda:	e9cd 0100 	strd	r0, r1, [sp]
 8006bde:	f006 060f 	and.w	r6, r6, #15
 8006be2:	2503      	movs	r5, #3
 8006be4:	4f1e      	ldr	r7, [pc, #120]	; (8006c60 <_dtoa_r+0x330>)
 8006be6:	e04c      	b.n	8006c82 <_dtoa_r+0x352>
 8006be8:	2301      	movs	r3, #1
 8006bea:	930a      	str	r3, [sp, #40]	; 0x28
 8006bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bee:	4453      	add	r3, sl
 8006bf0:	f103 0901 	add.w	r9, r3, #1
 8006bf4:	9302      	str	r3, [sp, #8]
 8006bf6:	464b      	mov	r3, r9
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	bfb8      	it	lt
 8006bfc:	2301      	movlt	r3, #1
 8006bfe:	e7ba      	b.n	8006b76 <_dtoa_r+0x246>
 8006c00:	2300      	movs	r3, #0
 8006c02:	e7b2      	b.n	8006b6a <_dtoa_r+0x23a>
 8006c04:	2300      	movs	r3, #0
 8006c06:	e7f0      	b.n	8006bea <_dtoa_r+0x2ba>
 8006c08:	2501      	movs	r5, #1
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	9306      	str	r3, [sp, #24]
 8006c0e:	950a      	str	r5, [sp, #40]	; 0x28
 8006c10:	f04f 33ff 	mov.w	r3, #4294967295
 8006c14:	9302      	str	r3, [sp, #8]
 8006c16:	4699      	mov	r9, r3
 8006c18:	2200      	movs	r2, #0
 8006c1a:	2312      	movs	r3, #18
 8006c1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006c1e:	e7aa      	b.n	8006b76 <_dtoa_r+0x246>
 8006c20:	2301      	movs	r3, #1
 8006c22:	930a      	str	r3, [sp, #40]	; 0x28
 8006c24:	e7f4      	b.n	8006c10 <_dtoa_r+0x2e0>
 8006c26:	2301      	movs	r3, #1
 8006c28:	9302      	str	r3, [sp, #8]
 8006c2a:	4699      	mov	r9, r3
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	e7f5      	b.n	8006c1c <_dtoa_r+0x2ec>
 8006c30:	3101      	adds	r1, #1
 8006c32:	6071      	str	r1, [r6, #4]
 8006c34:	0052      	lsls	r2, r2, #1
 8006c36:	e7a2      	b.n	8006b7e <_dtoa_r+0x24e>
 8006c38:	636f4361 	.word	0x636f4361
 8006c3c:	3fd287a7 	.word	0x3fd287a7
 8006c40:	8b60c8b3 	.word	0x8b60c8b3
 8006c44:	3fc68a28 	.word	0x3fc68a28
 8006c48:	509f79fb 	.word	0x509f79fb
 8006c4c:	3fd34413 	.word	0x3fd34413
 8006c50:	7ff00000 	.word	0x7ff00000
 8006c54:	0800a2e1 	.word	0x0800a2e1
 8006c58:	3ff80000 	.word	0x3ff80000
 8006c5c:	0800a3a0 	.word	0x0800a3a0
 8006c60:	0800a378 	.word	0x0800a378
 8006c64:	0800a30d 	.word	0x0800a30d
 8006c68:	07f1      	lsls	r1, r6, #31
 8006c6a:	d508      	bpl.n	8006c7e <_dtoa_r+0x34e>
 8006c6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c74:	f7f9 fcc8 	bl	8000608 <__aeabi_dmul>
 8006c78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006c7c:	3501      	adds	r5, #1
 8006c7e:	1076      	asrs	r6, r6, #1
 8006c80:	3708      	adds	r7, #8
 8006c82:	2e00      	cmp	r6, #0
 8006c84:	d1f0      	bne.n	8006c68 <_dtoa_r+0x338>
 8006c86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c8e:	f7f9 fde5 	bl	800085c <__aeabi_ddiv>
 8006c92:	e9cd 0100 	strd	r0, r1, [sp]
 8006c96:	e01a      	b.n	8006cce <_dtoa_r+0x39e>
 8006c98:	2502      	movs	r5, #2
 8006c9a:	e7a3      	b.n	8006be4 <_dtoa_r+0x2b4>
 8006c9c:	f000 80a0 	beq.w	8006de0 <_dtoa_r+0x4b0>
 8006ca0:	f1ca 0600 	rsb	r6, sl, #0
 8006ca4:	4b9f      	ldr	r3, [pc, #636]	; (8006f24 <_dtoa_r+0x5f4>)
 8006ca6:	4fa0      	ldr	r7, [pc, #640]	; (8006f28 <_dtoa_r+0x5f8>)
 8006ca8:	f006 020f 	and.w	r2, r6, #15
 8006cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006cb8:	f7f9 fca6 	bl	8000608 <__aeabi_dmul>
 8006cbc:	e9cd 0100 	strd	r0, r1, [sp]
 8006cc0:	1136      	asrs	r6, r6, #4
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	2502      	movs	r5, #2
 8006cc6:	2e00      	cmp	r6, #0
 8006cc8:	d17f      	bne.n	8006dca <_dtoa_r+0x49a>
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1e1      	bne.n	8006c92 <_dtoa_r+0x362>
 8006cce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 8087 	beq.w	8006de4 <_dtoa_r+0x4b4>
 8006cd6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4b93      	ldr	r3, [pc, #588]	; (8006f2c <_dtoa_r+0x5fc>)
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	f7f9 ff03 	bl	8000aec <__aeabi_dcmplt>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d07c      	beq.n	8006de4 <_dtoa_r+0x4b4>
 8006cea:	f1b9 0f00 	cmp.w	r9, #0
 8006cee:	d079      	beq.n	8006de4 <_dtoa_r+0x4b4>
 8006cf0:	9b02      	ldr	r3, [sp, #8]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	dd35      	ble.n	8006d62 <_dtoa_r+0x432>
 8006cf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006cfa:	9308      	str	r3, [sp, #32]
 8006cfc:	4639      	mov	r1, r7
 8006cfe:	2200      	movs	r2, #0
 8006d00:	4b8b      	ldr	r3, [pc, #556]	; (8006f30 <_dtoa_r+0x600>)
 8006d02:	4630      	mov	r0, r6
 8006d04:	f7f9 fc80 	bl	8000608 <__aeabi_dmul>
 8006d08:	e9cd 0100 	strd	r0, r1, [sp]
 8006d0c:	9f02      	ldr	r7, [sp, #8]
 8006d0e:	3501      	adds	r5, #1
 8006d10:	4628      	mov	r0, r5
 8006d12:	f7f9 fc0f 	bl	8000534 <__aeabi_i2d>
 8006d16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d1a:	f7f9 fc75 	bl	8000608 <__aeabi_dmul>
 8006d1e:	2200      	movs	r2, #0
 8006d20:	4b84      	ldr	r3, [pc, #528]	; (8006f34 <_dtoa_r+0x604>)
 8006d22:	f7f9 fabb 	bl	800029c <__adddf3>
 8006d26:	4605      	mov	r5, r0
 8006d28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006d2c:	2f00      	cmp	r7, #0
 8006d2e:	d15d      	bne.n	8006dec <_dtoa_r+0x4bc>
 8006d30:	2200      	movs	r2, #0
 8006d32:	4b81      	ldr	r3, [pc, #516]	; (8006f38 <_dtoa_r+0x608>)
 8006d34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d38:	f7f9 faae 	bl	8000298 <__aeabi_dsub>
 8006d3c:	462a      	mov	r2, r5
 8006d3e:	4633      	mov	r3, r6
 8006d40:	e9cd 0100 	strd	r0, r1, [sp]
 8006d44:	f7f9 fef0 	bl	8000b28 <__aeabi_dcmpgt>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	f040 8288 	bne.w	800725e <_dtoa_r+0x92e>
 8006d4e:	462a      	mov	r2, r5
 8006d50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006d54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d58:	f7f9 fec8 	bl	8000aec <__aeabi_dcmplt>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f040 827c 	bne.w	800725a <_dtoa_r+0x92a>
 8006d62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006d66:	e9cd 2300 	strd	r2, r3, [sp]
 8006d6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f2c0 8150 	blt.w	8007012 <_dtoa_r+0x6e2>
 8006d72:	f1ba 0f0e 	cmp.w	sl, #14
 8006d76:	f300 814c 	bgt.w	8007012 <_dtoa_r+0x6e2>
 8006d7a:	4b6a      	ldr	r3, [pc, #424]	; (8006f24 <_dtoa_r+0x5f4>)
 8006d7c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006d80:	ed93 7b00 	vldr	d7, [r3]
 8006d84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006d8c:	f280 80d8 	bge.w	8006f40 <_dtoa_r+0x610>
 8006d90:	f1b9 0f00 	cmp.w	r9, #0
 8006d94:	f300 80d4 	bgt.w	8006f40 <_dtoa_r+0x610>
 8006d98:	f040 825e 	bne.w	8007258 <_dtoa_r+0x928>
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	4b66      	ldr	r3, [pc, #408]	; (8006f38 <_dtoa_r+0x608>)
 8006da0:	ec51 0b17 	vmov	r0, r1, d7
 8006da4:	f7f9 fc30 	bl	8000608 <__aeabi_dmul>
 8006da8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dac:	f7f9 feb2 	bl	8000b14 <__aeabi_dcmpge>
 8006db0:	464f      	mov	r7, r9
 8006db2:	464e      	mov	r6, r9
 8006db4:	2800      	cmp	r0, #0
 8006db6:	f040 8234 	bne.w	8007222 <_dtoa_r+0x8f2>
 8006dba:	2331      	movs	r3, #49	; 0x31
 8006dbc:	f10b 0501 	add.w	r5, fp, #1
 8006dc0:	f88b 3000 	strb.w	r3, [fp]
 8006dc4:	f10a 0a01 	add.w	sl, sl, #1
 8006dc8:	e22f      	b.n	800722a <_dtoa_r+0x8fa>
 8006dca:	07f2      	lsls	r2, r6, #31
 8006dcc:	d505      	bpl.n	8006dda <_dtoa_r+0x4aa>
 8006dce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dd2:	f7f9 fc19 	bl	8000608 <__aeabi_dmul>
 8006dd6:	3501      	adds	r5, #1
 8006dd8:	2301      	movs	r3, #1
 8006dda:	1076      	asrs	r6, r6, #1
 8006ddc:	3708      	adds	r7, #8
 8006dde:	e772      	b.n	8006cc6 <_dtoa_r+0x396>
 8006de0:	2502      	movs	r5, #2
 8006de2:	e774      	b.n	8006cce <_dtoa_r+0x39e>
 8006de4:	f8cd a020 	str.w	sl, [sp, #32]
 8006de8:	464f      	mov	r7, r9
 8006dea:	e791      	b.n	8006d10 <_dtoa_r+0x3e0>
 8006dec:	4b4d      	ldr	r3, [pc, #308]	; (8006f24 <_dtoa_r+0x5f4>)
 8006dee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006df2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d047      	beq.n	8006e8c <_dtoa_r+0x55c>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	2000      	movs	r0, #0
 8006e02:	494e      	ldr	r1, [pc, #312]	; (8006f3c <_dtoa_r+0x60c>)
 8006e04:	f7f9 fd2a 	bl	800085c <__aeabi_ddiv>
 8006e08:	462a      	mov	r2, r5
 8006e0a:	4633      	mov	r3, r6
 8006e0c:	f7f9 fa44 	bl	8000298 <__aeabi_dsub>
 8006e10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006e14:	465d      	mov	r5, fp
 8006e16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e1a:	f7f9 fea5 	bl	8000b68 <__aeabi_d2iz>
 8006e1e:	4606      	mov	r6, r0
 8006e20:	f7f9 fb88 	bl	8000534 <__aeabi_i2d>
 8006e24:	4602      	mov	r2, r0
 8006e26:	460b      	mov	r3, r1
 8006e28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e2c:	f7f9 fa34 	bl	8000298 <__aeabi_dsub>
 8006e30:	3630      	adds	r6, #48	; 0x30
 8006e32:	f805 6b01 	strb.w	r6, [r5], #1
 8006e36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e3a:	e9cd 0100 	strd	r0, r1, [sp]
 8006e3e:	f7f9 fe55 	bl	8000aec <__aeabi_dcmplt>
 8006e42:	2800      	cmp	r0, #0
 8006e44:	d163      	bne.n	8006f0e <_dtoa_r+0x5de>
 8006e46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	4937      	ldr	r1, [pc, #220]	; (8006f2c <_dtoa_r+0x5fc>)
 8006e4e:	f7f9 fa23 	bl	8000298 <__aeabi_dsub>
 8006e52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e56:	f7f9 fe49 	bl	8000aec <__aeabi_dcmplt>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	f040 80b7 	bne.w	8006fce <_dtoa_r+0x69e>
 8006e60:	eba5 030b 	sub.w	r3, r5, fp
 8006e64:	429f      	cmp	r7, r3
 8006e66:	f77f af7c 	ble.w	8006d62 <_dtoa_r+0x432>
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	4b30      	ldr	r3, [pc, #192]	; (8006f30 <_dtoa_r+0x600>)
 8006e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e72:	f7f9 fbc9 	bl	8000608 <__aeabi_dmul>
 8006e76:	2200      	movs	r2, #0
 8006e78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006e7c:	4b2c      	ldr	r3, [pc, #176]	; (8006f30 <_dtoa_r+0x600>)
 8006e7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e82:	f7f9 fbc1 	bl	8000608 <__aeabi_dmul>
 8006e86:	e9cd 0100 	strd	r0, r1, [sp]
 8006e8a:	e7c4      	b.n	8006e16 <_dtoa_r+0x4e6>
 8006e8c:	462a      	mov	r2, r5
 8006e8e:	4633      	mov	r3, r6
 8006e90:	f7f9 fbba 	bl	8000608 <__aeabi_dmul>
 8006e94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006e98:	eb0b 0507 	add.w	r5, fp, r7
 8006e9c:	465e      	mov	r6, fp
 8006e9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ea2:	f7f9 fe61 	bl	8000b68 <__aeabi_d2iz>
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	f7f9 fb44 	bl	8000534 <__aeabi_i2d>
 8006eac:	3730      	adds	r7, #48	; 0x30
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006eb6:	f7f9 f9ef 	bl	8000298 <__aeabi_dsub>
 8006eba:	f806 7b01 	strb.w	r7, [r6], #1
 8006ebe:	42ae      	cmp	r6, r5
 8006ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8006ec4:	f04f 0200 	mov.w	r2, #0
 8006ec8:	d126      	bne.n	8006f18 <_dtoa_r+0x5e8>
 8006eca:	4b1c      	ldr	r3, [pc, #112]	; (8006f3c <_dtoa_r+0x60c>)
 8006ecc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ed0:	f7f9 f9e4 	bl	800029c <__adddf3>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006edc:	f7f9 fe24 	bl	8000b28 <__aeabi_dcmpgt>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d174      	bne.n	8006fce <_dtoa_r+0x69e>
 8006ee4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ee8:	2000      	movs	r0, #0
 8006eea:	4914      	ldr	r1, [pc, #80]	; (8006f3c <_dtoa_r+0x60c>)
 8006eec:	f7f9 f9d4 	bl	8000298 <__aeabi_dsub>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ef8:	f7f9 fdf8 	bl	8000aec <__aeabi_dcmplt>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	f43f af30 	beq.w	8006d62 <_dtoa_r+0x432>
 8006f02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f06:	2b30      	cmp	r3, #48	; 0x30
 8006f08:	f105 32ff 	add.w	r2, r5, #4294967295
 8006f0c:	d002      	beq.n	8006f14 <_dtoa_r+0x5e4>
 8006f0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006f12:	e04a      	b.n	8006faa <_dtoa_r+0x67a>
 8006f14:	4615      	mov	r5, r2
 8006f16:	e7f4      	b.n	8006f02 <_dtoa_r+0x5d2>
 8006f18:	4b05      	ldr	r3, [pc, #20]	; (8006f30 <_dtoa_r+0x600>)
 8006f1a:	f7f9 fb75 	bl	8000608 <__aeabi_dmul>
 8006f1e:	e9cd 0100 	strd	r0, r1, [sp]
 8006f22:	e7bc      	b.n	8006e9e <_dtoa_r+0x56e>
 8006f24:	0800a3a0 	.word	0x0800a3a0
 8006f28:	0800a378 	.word	0x0800a378
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	40240000 	.word	0x40240000
 8006f34:	401c0000 	.word	0x401c0000
 8006f38:	40140000 	.word	0x40140000
 8006f3c:	3fe00000 	.word	0x3fe00000
 8006f40:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006f44:	465d      	mov	r5, fp
 8006f46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	f7f9 fc85 	bl	800085c <__aeabi_ddiv>
 8006f52:	f7f9 fe09 	bl	8000b68 <__aeabi_d2iz>
 8006f56:	4680      	mov	r8, r0
 8006f58:	f7f9 faec 	bl	8000534 <__aeabi_i2d>
 8006f5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f60:	f7f9 fb52 	bl	8000608 <__aeabi_dmul>
 8006f64:	4602      	mov	r2, r0
 8006f66:	460b      	mov	r3, r1
 8006f68:	4630      	mov	r0, r6
 8006f6a:	4639      	mov	r1, r7
 8006f6c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006f70:	f7f9 f992 	bl	8000298 <__aeabi_dsub>
 8006f74:	f805 6b01 	strb.w	r6, [r5], #1
 8006f78:	eba5 060b 	sub.w	r6, r5, fp
 8006f7c:	45b1      	cmp	r9, r6
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	d139      	bne.n	8006ff8 <_dtoa_r+0x6c8>
 8006f84:	f7f9 f98a 	bl	800029c <__adddf3>
 8006f88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	460f      	mov	r7, r1
 8006f90:	f7f9 fdca 	bl	8000b28 <__aeabi_dcmpgt>
 8006f94:	b9c8      	cbnz	r0, 8006fca <_dtoa_r+0x69a>
 8006f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	4639      	mov	r1, r7
 8006f9e:	f7f9 fd9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fa2:	b110      	cbz	r0, 8006faa <_dtoa_r+0x67a>
 8006fa4:	f018 0f01 	tst.w	r8, #1
 8006fa8:	d10f      	bne.n	8006fca <_dtoa_r+0x69a>
 8006faa:	9904      	ldr	r1, [sp, #16]
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 fcaa 	bl	8007906 <_Bfree>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fb6:	702b      	strb	r3, [r5, #0]
 8006fb8:	f10a 0301 	add.w	r3, sl, #1
 8006fbc:	6013      	str	r3, [r2, #0]
 8006fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 8241 	beq.w	8007448 <_dtoa_r+0xb18>
 8006fc6:	601d      	str	r5, [r3, #0]
 8006fc8:	e23e      	b.n	8007448 <_dtoa_r+0xb18>
 8006fca:	f8cd a020 	str.w	sl, [sp, #32]
 8006fce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006fd2:	2a39      	cmp	r2, #57	; 0x39
 8006fd4:	f105 33ff 	add.w	r3, r5, #4294967295
 8006fd8:	d108      	bne.n	8006fec <_dtoa_r+0x6bc>
 8006fda:	459b      	cmp	fp, r3
 8006fdc:	d10a      	bne.n	8006ff4 <_dtoa_r+0x6c4>
 8006fde:	9b08      	ldr	r3, [sp, #32]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	9308      	str	r3, [sp, #32]
 8006fe4:	2330      	movs	r3, #48	; 0x30
 8006fe6:	f88b 3000 	strb.w	r3, [fp]
 8006fea:	465b      	mov	r3, fp
 8006fec:	781a      	ldrb	r2, [r3, #0]
 8006fee:	3201      	adds	r2, #1
 8006ff0:	701a      	strb	r2, [r3, #0]
 8006ff2:	e78c      	b.n	8006f0e <_dtoa_r+0x5de>
 8006ff4:	461d      	mov	r5, r3
 8006ff6:	e7ea      	b.n	8006fce <_dtoa_r+0x69e>
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	4b9b      	ldr	r3, [pc, #620]	; (8007268 <_dtoa_r+0x938>)
 8006ffc:	f7f9 fb04 	bl	8000608 <__aeabi_dmul>
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	4606      	mov	r6, r0
 8007006:	460f      	mov	r7, r1
 8007008:	f7f9 fd66 	bl	8000ad8 <__aeabi_dcmpeq>
 800700c:	2800      	cmp	r0, #0
 800700e:	d09a      	beq.n	8006f46 <_dtoa_r+0x616>
 8007010:	e7cb      	b.n	8006faa <_dtoa_r+0x67a>
 8007012:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007014:	2a00      	cmp	r2, #0
 8007016:	f000 808b 	beq.w	8007130 <_dtoa_r+0x800>
 800701a:	9a06      	ldr	r2, [sp, #24]
 800701c:	2a01      	cmp	r2, #1
 800701e:	dc6e      	bgt.n	80070fe <_dtoa_r+0x7ce>
 8007020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007022:	2a00      	cmp	r2, #0
 8007024:	d067      	beq.n	80070f6 <_dtoa_r+0x7c6>
 8007026:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800702a:	9f07      	ldr	r7, [sp, #28]
 800702c:	9d05      	ldr	r5, [sp, #20]
 800702e:	9a05      	ldr	r2, [sp, #20]
 8007030:	2101      	movs	r1, #1
 8007032:	441a      	add	r2, r3
 8007034:	4620      	mov	r0, r4
 8007036:	9205      	str	r2, [sp, #20]
 8007038:	4498      	add	r8, r3
 800703a:	f000 fd04 	bl	8007a46 <__i2b>
 800703e:	4606      	mov	r6, r0
 8007040:	2d00      	cmp	r5, #0
 8007042:	dd0c      	ble.n	800705e <_dtoa_r+0x72e>
 8007044:	f1b8 0f00 	cmp.w	r8, #0
 8007048:	dd09      	ble.n	800705e <_dtoa_r+0x72e>
 800704a:	4545      	cmp	r5, r8
 800704c:	9a05      	ldr	r2, [sp, #20]
 800704e:	462b      	mov	r3, r5
 8007050:	bfa8      	it	ge
 8007052:	4643      	movge	r3, r8
 8007054:	1ad2      	subs	r2, r2, r3
 8007056:	9205      	str	r2, [sp, #20]
 8007058:	1aed      	subs	r5, r5, r3
 800705a:	eba8 0803 	sub.w	r8, r8, r3
 800705e:	9b07      	ldr	r3, [sp, #28]
 8007060:	b1eb      	cbz	r3, 800709e <_dtoa_r+0x76e>
 8007062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007064:	2b00      	cmp	r3, #0
 8007066:	d067      	beq.n	8007138 <_dtoa_r+0x808>
 8007068:	b18f      	cbz	r7, 800708e <_dtoa_r+0x75e>
 800706a:	4631      	mov	r1, r6
 800706c:	463a      	mov	r2, r7
 800706e:	4620      	mov	r0, r4
 8007070:	f000 fd88 	bl	8007b84 <__pow5mult>
 8007074:	9a04      	ldr	r2, [sp, #16]
 8007076:	4601      	mov	r1, r0
 8007078:	4606      	mov	r6, r0
 800707a:	4620      	mov	r0, r4
 800707c:	f000 fcec 	bl	8007a58 <__multiply>
 8007080:	9904      	ldr	r1, [sp, #16]
 8007082:	9008      	str	r0, [sp, #32]
 8007084:	4620      	mov	r0, r4
 8007086:	f000 fc3e 	bl	8007906 <_Bfree>
 800708a:	9b08      	ldr	r3, [sp, #32]
 800708c:	9304      	str	r3, [sp, #16]
 800708e:	9b07      	ldr	r3, [sp, #28]
 8007090:	1bda      	subs	r2, r3, r7
 8007092:	d004      	beq.n	800709e <_dtoa_r+0x76e>
 8007094:	9904      	ldr	r1, [sp, #16]
 8007096:	4620      	mov	r0, r4
 8007098:	f000 fd74 	bl	8007b84 <__pow5mult>
 800709c:	9004      	str	r0, [sp, #16]
 800709e:	2101      	movs	r1, #1
 80070a0:	4620      	mov	r0, r4
 80070a2:	f000 fcd0 	bl	8007a46 <__i2b>
 80070a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070a8:	4607      	mov	r7, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 81d0 	beq.w	8007450 <_dtoa_r+0xb20>
 80070b0:	461a      	mov	r2, r3
 80070b2:	4601      	mov	r1, r0
 80070b4:	4620      	mov	r0, r4
 80070b6:	f000 fd65 	bl	8007b84 <__pow5mult>
 80070ba:	9b06      	ldr	r3, [sp, #24]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	4607      	mov	r7, r0
 80070c0:	dc40      	bgt.n	8007144 <_dtoa_r+0x814>
 80070c2:	9b00      	ldr	r3, [sp, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d139      	bne.n	800713c <_dtoa_r+0x80c>
 80070c8:	9b01      	ldr	r3, [sp, #4]
 80070ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d136      	bne.n	8007140 <_dtoa_r+0x810>
 80070d2:	9b01      	ldr	r3, [sp, #4]
 80070d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80070d8:	0d1b      	lsrs	r3, r3, #20
 80070da:	051b      	lsls	r3, r3, #20
 80070dc:	b12b      	cbz	r3, 80070ea <_dtoa_r+0x7ba>
 80070de:	9b05      	ldr	r3, [sp, #20]
 80070e0:	3301      	adds	r3, #1
 80070e2:	9305      	str	r3, [sp, #20]
 80070e4:	f108 0801 	add.w	r8, r8, #1
 80070e8:	2301      	movs	r3, #1
 80070ea:	9307      	str	r3, [sp, #28]
 80070ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d12a      	bne.n	8007148 <_dtoa_r+0x818>
 80070f2:	2001      	movs	r0, #1
 80070f4:	e030      	b.n	8007158 <_dtoa_r+0x828>
 80070f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80070f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80070fc:	e795      	b.n	800702a <_dtoa_r+0x6fa>
 80070fe:	9b07      	ldr	r3, [sp, #28]
 8007100:	f109 37ff 	add.w	r7, r9, #4294967295
 8007104:	42bb      	cmp	r3, r7
 8007106:	bfbf      	itttt	lt
 8007108:	9b07      	ldrlt	r3, [sp, #28]
 800710a:	9707      	strlt	r7, [sp, #28]
 800710c:	1afa      	sublt	r2, r7, r3
 800710e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007110:	bfbb      	ittet	lt
 8007112:	189b      	addlt	r3, r3, r2
 8007114:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007116:	1bdf      	subge	r7, r3, r7
 8007118:	2700      	movlt	r7, #0
 800711a:	f1b9 0f00 	cmp.w	r9, #0
 800711e:	bfb5      	itete	lt
 8007120:	9b05      	ldrlt	r3, [sp, #20]
 8007122:	9d05      	ldrge	r5, [sp, #20]
 8007124:	eba3 0509 	sublt.w	r5, r3, r9
 8007128:	464b      	movge	r3, r9
 800712a:	bfb8      	it	lt
 800712c:	2300      	movlt	r3, #0
 800712e:	e77e      	b.n	800702e <_dtoa_r+0x6fe>
 8007130:	9f07      	ldr	r7, [sp, #28]
 8007132:	9d05      	ldr	r5, [sp, #20]
 8007134:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007136:	e783      	b.n	8007040 <_dtoa_r+0x710>
 8007138:	9a07      	ldr	r2, [sp, #28]
 800713a:	e7ab      	b.n	8007094 <_dtoa_r+0x764>
 800713c:	2300      	movs	r3, #0
 800713e:	e7d4      	b.n	80070ea <_dtoa_r+0x7ba>
 8007140:	9b00      	ldr	r3, [sp, #0]
 8007142:	e7d2      	b.n	80070ea <_dtoa_r+0x7ba>
 8007144:	2300      	movs	r3, #0
 8007146:	9307      	str	r3, [sp, #28]
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800714e:	6918      	ldr	r0, [r3, #16]
 8007150:	f000 fc2b 	bl	80079aa <__hi0bits>
 8007154:	f1c0 0020 	rsb	r0, r0, #32
 8007158:	4440      	add	r0, r8
 800715a:	f010 001f 	ands.w	r0, r0, #31
 800715e:	d047      	beq.n	80071f0 <_dtoa_r+0x8c0>
 8007160:	f1c0 0320 	rsb	r3, r0, #32
 8007164:	2b04      	cmp	r3, #4
 8007166:	dd3b      	ble.n	80071e0 <_dtoa_r+0x8b0>
 8007168:	9b05      	ldr	r3, [sp, #20]
 800716a:	f1c0 001c 	rsb	r0, r0, #28
 800716e:	4403      	add	r3, r0
 8007170:	9305      	str	r3, [sp, #20]
 8007172:	4405      	add	r5, r0
 8007174:	4480      	add	r8, r0
 8007176:	9b05      	ldr	r3, [sp, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	dd05      	ble.n	8007188 <_dtoa_r+0x858>
 800717c:	461a      	mov	r2, r3
 800717e:	9904      	ldr	r1, [sp, #16]
 8007180:	4620      	mov	r0, r4
 8007182:	f000 fd4d 	bl	8007c20 <__lshift>
 8007186:	9004      	str	r0, [sp, #16]
 8007188:	f1b8 0f00 	cmp.w	r8, #0
 800718c:	dd05      	ble.n	800719a <_dtoa_r+0x86a>
 800718e:	4639      	mov	r1, r7
 8007190:	4642      	mov	r2, r8
 8007192:	4620      	mov	r0, r4
 8007194:	f000 fd44 	bl	8007c20 <__lshift>
 8007198:	4607      	mov	r7, r0
 800719a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800719c:	b353      	cbz	r3, 80071f4 <_dtoa_r+0x8c4>
 800719e:	4639      	mov	r1, r7
 80071a0:	9804      	ldr	r0, [sp, #16]
 80071a2:	f000 fd91 	bl	8007cc8 <__mcmp>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	da24      	bge.n	80071f4 <_dtoa_r+0x8c4>
 80071aa:	2300      	movs	r3, #0
 80071ac:	220a      	movs	r2, #10
 80071ae:	9904      	ldr	r1, [sp, #16]
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 fbbf 	bl	8007934 <__multadd>
 80071b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b8:	9004      	str	r0, [sp, #16]
 80071ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f000 814d 	beq.w	800745e <_dtoa_r+0xb2e>
 80071c4:	2300      	movs	r3, #0
 80071c6:	4631      	mov	r1, r6
 80071c8:	220a      	movs	r2, #10
 80071ca:	4620      	mov	r0, r4
 80071cc:	f000 fbb2 	bl	8007934 <__multadd>
 80071d0:	9b02      	ldr	r3, [sp, #8]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	4606      	mov	r6, r0
 80071d6:	dc4f      	bgt.n	8007278 <_dtoa_r+0x948>
 80071d8:	9b06      	ldr	r3, [sp, #24]
 80071da:	2b02      	cmp	r3, #2
 80071dc:	dd4c      	ble.n	8007278 <_dtoa_r+0x948>
 80071de:	e011      	b.n	8007204 <_dtoa_r+0x8d4>
 80071e0:	d0c9      	beq.n	8007176 <_dtoa_r+0x846>
 80071e2:	9a05      	ldr	r2, [sp, #20]
 80071e4:	331c      	adds	r3, #28
 80071e6:	441a      	add	r2, r3
 80071e8:	9205      	str	r2, [sp, #20]
 80071ea:	441d      	add	r5, r3
 80071ec:	4498      	add	r8, r3
 80071ee:	e7c2      	b.n	8007176 <_dtoa_r+0x846>
 80071f0:	4603      	mov	r3, r0
 80071f2:	e7f6      	b.n	80071e2 <_dtoa_r+0x8b2>
 80071f4:	f1b9 0f00 	cmp.w	r9, #0
 80071f8:	dc38      	bgt.n	800726c <_dtoa_r+0x93c>
 80071fa:	9b06      	ldr	r3, [sp, #24]
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	dd35      	ble.n	800726c <_dtoa_r+0x93c>
 8007200:	f8cd 9008 	str.w	r9, [sp, #8]
 8007204:	9b02      	ldr	r3, [sp, #8]
 8007206:	b963      	cbnz	r3, 8007222 <_dtoa_r+0x8f2>
 8007208:	4639      	mov	r1, r7
 800720a:	2205      	movs	r2, #5
 800720c:	4620      	mov	r0, r4
 800720e:	f000 fb91 	bl	8007934 <__multadd>
 8007212:	4601      	mov	r1, r0
 8007214:	4607      	mov	r7, r0
 8007216:	9804      	ldr	r0, [sp, #16]
 8007218:	f000 fd56 	bl	8007cc8 <__mcmp>
 800721c:	2800      	cmp	r0, #0
 800721e:	f73f adcc 	bgt.w	8006dba <_dtoa_r+0x48a>
 8007222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007224:	465d      	mov	r5, fp
 8007226:	ea6f 0a03 	mvn.w	sl, r3
 800722a:	f04f 0900 	mov.w	r9, #0
 800722e:	4639      	mov	r1, r7
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fb68 	bl	8007906 <_Bfree>
 8007236:	2e00      	cmp	r6, #0
 8007238:	f43f aeb7 	beq.w	8006faa <_dtoa_r+0x67a>
 800723c:	f1b9 0f00 	cmp.w	r9, #0
 8007240:	d005      	beq.n	800724e <_dtoa_r+0x91e>
 8007242:	45b1      	cmp	r9, r6
 8007244:	d003      	beq.n	800724e <_dtoa_r+0x91e>
 8007246:	4649      	mov	r1, r9
 8007248:	4620      	mov	r0, r4
 800724a:	f000 fb5c 	bl	8007906 <_Bfree>
 800724e:	4631      	mov	r1, r6
 8007250:	4620      	mov	r0, r4
 8007252:	f000 fb58 	bl	8007906 <_Bfree>
 8007256:	e6a8      	b.n	8006faa <_dtoa_r+0x67a>
 8007258:	2700      	movs	r7, #0
 800725a:	463e      	mov	r6, r7
 800725c:	e7e1      	b.n	8007222 <_dtoa_r+0x8f2>
 800725e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007262:	463e      	mov	r6, r7
 8007264:	e5a9      	b.n	8006dba <_dtoa_r+0x48a>
 8007266:	bf00      	nop
 8007268:	40240000 	.word	0x40240000
 800726c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800726e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 80fa 	beq.w	800746c <_dtoa_r+0xb3c>
 8007278:	2d00      	cmp	r5, #0
 800727a:	dd05      	ble.n	8007288 <_dtoa_r+0x958>
 800727c:	4631      	mov	r1, r6
 800727e:	462a      	mov	r2, r5
 8007280:	4620      	mov	r0, r4
 8007282:	f000 fccd 	bl	8007c20 <__lshift>
 8007286:	4606      	mov	r6, r0
 8007288:	9b07      	ldr	r3, [sp, #28]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d04c      	beq.n	8007328 <_dtoa_r+0x9f8>
 800728e:	6871      	ldr	r1, [r6, #4]
 8007290:	4620      	mov	r0, r4
 8007292:	f000 fb04 	bl	800789e <_Balloc>
 8007296:	6932      	ldr	r2, [r6, #16]
 8007298:	3202      	adds	r2, #2
 800729a:	4605      	mov	r5, r0
 800729c:	0092      	lsls	r2, r2, #2
 800729e:	f106 010c 	add.w	r1, r6, #12
 80072a2:	300c      	adds	r0, #12
 80072a4:	f000 faf0 	bl	8007888 <memcpy>
 80072a8:	2201      	movs	r2, #1
 80072aa:	4629      	mov	r1, r5
 80072ac:	4620      	mov	r0, r4
 80072ae:	f000 fcb7 	bl	8007c20 <__lshift>
 80072b2:	9b00      	ldr	r3, [sp, #0]
 80072b4:	f8cd b014 	str.w	fp, [sp, #20]
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	46b1      	mov	r9, r6
 80072be:	9307      	str	r3, [sp, #28]
 80072c0:	4606      	mov	r6, r0
 80072c2:	4639      	mov	r1, r7
 80072c4:	9804      	ldr	r0, [sp, #16]
 80072c6:	f7ff faa7 	bl	8006818 <quorem>
 80072ca:	4649      	mov	r1, r9
 80072cc:	4605      	mov	r5, r0
 80072ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80072d2:	9804      	ldr	r0, [sp, #16]
 80072d4:	f000 fcf8 	bl	8007cc8 <__mcmp>
 80072d8:	4632      	mov	r2, r6
 80072da:	9000      	str	r0, [sp, #0]
 80072dc:	4639      	mov	r1, r7
 80072de:	4620      	mov	r0, r4
 80072e0:	f000 fd0c 	bl	8007cfc <__mdiff>
 80072e4:	68c3      	ldr	r3, [r0, #12]
 80072e6:	4602      	mov	r2, r0
 80072e8:	bb03      	cbnz	r3, 800732c <_dtoa_r+0x9fc>
 80072ea:	4601      	mov	r1, r0
 80072ec:	9008      	str	r0, [sp, #32]
 80072ee:	9804      	ldr	r0, [sp, #16]
 80072f0:	f000 fcea 	bl	8007cc8 <__mcmp>
 80072f4:	9a08      	ldr	r2, [sp, #32]
 80072f6:	4603      	mov	r3, r0
 80072f8:	4611      	mov	r1, r2
 80072fa:	4620      	mov	r0, r4
 80072fc:	9308      	str	r3, [sp, #32]
 80072fe:	f000 fb02 	bl	8007906 <_Bfree>
 8007302:	9b08      	ldr	r3, [sp, #32]
 8007304:	b9a3      	cbnz	r3, 8007330 <_dtoa_r+0xa00>
 8007306:	9a06      	ldr	r2, [sp, #24]
 8007308:	b992      	cbnz	r2, 8007330 <_dtoa_r+0xa00>
 800730a:	9a07      	ldr	r2, [sp, #28]
 800730c:	b982      	cbnz	r2, 8007330 <_dtoa_r+0xa00>
 800730e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007312:	d029      	beq.n	8007368 <_dtoa_r+0xa38>
 8007314:	9b00      	ldr	r3, [sp, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	dd01      	ble.n	800731e <_dtoa_r+0x9ee>
 800731a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800731e:	9b05      	ldr	r3, [sp, #20]
 8007320:	1c5d      	adds	r5, r3, #1
 8007322:	f883 8000 	strb.w	r8, [r3]
 8007326:	e782      	b.n	800722e <_dtoa_r+0x8fe>
 8007328:	4630      	mov	r0, r6
 800732a:	e7c2      	b.n	80072b2 <_dtoa_r+0x982>
 800732c:	2301      	movs	r3, #1
 800732e:	e7e3      	b.n	80072f8 <_dtoa_r+0x9c8>
 8007330:	9a00      	ldr	r2, [sp, #0]
 8007332:	2a00      	cmp	r2, #0
 8007334:	db04      	blt.n	8007340 <_dtoa_r+0xa10>
 8007336:	d125      	bne.n	8007384 <_dtoa_r+0xa54>
 8007338:	9a06      	ldr	r2, [sp, #24]
 800733a:	bb1a      	cbnz	r2, 8007384 <_dtoa_r+0xa54>
 800733c:	9a07      	ldr	r2, [sp, #28]
 800733e:	bb0a      	cbnz	r2, 8007384 <_dtoa_r+0xa54>
 8007340:	2b00      	cmp	r3, #0
 8007342:	ddec      	ble.n	800731e <_dtoa_r+0x9ee>
 8007344:	2201      	movs	r2, #1
 8007346:	9904      	ldr	r1, [sp, #16]
 8007348:	4620      	mov	r0, r4
 800734a:	f000 fc69 	bl	8007c20 <__lshift>
 800734e:	4639      	mov	r1, r7
 8007350:	9004      	str	r0, [sp, #16]
 8007352:	f000 fcb9 	bl	8007cc8 <__mcmp>
 8007356:	2800      	cmp	r0, #0
 8007358:	dc03      	bgt.n	8007362 <_dtoa_r+0xa32>
 800735a:	d1e0      	bne.n	800731e <_dtoa_r+0x9ee>
 800735c:	f018 0f01 	tst.w	r8, #1
 8007360:	d0dd      	beq.n	800731e <_dtoa_r+0x9ee>
 8007362:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007366:	d1d8      	bne.n	800731a <_dtoa_r+0x9ea>
 8007368:	9b05      	ldr	r3, [sp, #20]
 800736a:	9a05      	ldr	r2, [sp, #20]
 800736c:	1c5d      	adds	r5, r3, #1
 800736e:	2339      	movs	r3, #57	; 0x39
 8007370:	7013      	strb	r3, [r2, #0]
 8007372:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007376:	2b39      	cmp	r3, #57	; 0x39
 8007378:	f105 32ff 	add.w	r2, r5, #4294967295
 800737c:	d04f      	beq.n	800741e <_dtoa_r+0xaee>
 800737e:	3301      	adds	r3, #1
 8007380:	7013      	strb	r3, [r2, #0]
 8007382:	e754      	b.n	800722e <_dtoa_r+0x8fe>
 8007384:	9a05      	ldr	r2, [sp, #20]
 8007386:	2b00      	cmp	r3, #0
 8007388:	f102 0501 	add.w	r5, r2, #1
 800738c:	dd06      	ble.n	800739c <_dtoa_r+0xa6c>
 800738e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007392:	d0e9      	beq.n	8007368 <_dtoa_r+0xa38>
 8007394:	f108 0801 	add.w	r8, r8, #1
 8007398:	9b05      	ldr	r3, [sp, #20]
 800739a:	e7c2      	b.n	8007322 <_dtoa_r+0x9f2>
 800739c:	9a02      	ldr	r2, [sp, #8]
 800739e:	f805 8c01 	strb.w	r8, [r5, #-1]
 80073a2:	eba5 030b 	sub.w	r3, r5, fp
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d021      	beq.n	80073ee <_dtoa_r+0xabe>
 80073aa:	2300      	movs	r3, #0
 80073ac:	220a      	movs	r2, #10
 80073ae:	9904      	ldr	r1, [sp, #16]
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fabf 	bl	8007934 <__multadd>
 80073b6:	45b1      	cmp	r9, r6
 80073b8:	9004      	str	r0, [sp, #16]
 80073ba:	f04f 0300 	mov.w	r3, #0
 80073be:	f04f 020a 	mov.w	r2, #10
 80073c2:	4649      	mov	r1, r9
 80073c4:	4620      	mov	r0, r4
 80073c6:	d105      	bne.n	80073d4 <_dtoa_r+0xaa4>
 80073c8:	f000 fab4 	bl	8007934 <__multadd>
 80073cc:	4681      	mov	r9, r0
 80073ce:	4606      	mov	r6, r0
 80073d0:	9505      	str	r5, [sp, #20]
 80073d2:	e776      	b.n	80072c2 <_dtoa_r+0x992>
 80073d4:	f000 faae 	bl	8007934 <__multadd>
 80073d8:	4631      	mov	r1, r6
 80073da:	4681      	mov	r9, r0
 80073dc:	2300      	movs	r3, #0
 80073de:	220a      	movs	r2, #10
 80073e0:	4620      	mov	r0, r4
 80073e2:	f000 faa7 	bl	8007934 <__multadd>
 80073e6:	4606      	mov	r6, r0
 80073e8:	e7f2      	b.n	80073d0 <_dtoa_r+0xaa0>
 80073ea:	f04f 0900 	mov.w	r9, #0
 80073ee:	2201      	movs	r2, #1
 80073f0:	9904      	ldr	r1, [sp, #16]
 80073f2:	4620      	mov	r0, r4
 80073f4:	f000 fc14 	bl	8007c20 <__lshift>
 80073f8:	4639      	mov	r1, r7
 80073fa:	9004      	str	r0, [sp, #16]
 80073fc:	f000 fc64 	bl	8007cc8 <__mcmp>
 8007400:	2800      	cmp	r0, #0
 8007402:	dcb6      	bgt.n	8007372 <_dtoa_r+0xa42>
 8007404:	d102      	bne.n	800740c <_dtoa_r+0xadc>
 8007406:	f018 0f01 	tst.w	r8, #1
 800740a:	d1b2      	bne.n	8007372 <_dtoa_r+0xa42>
 800740c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007410:	2b30      	cmp	r3, #48	; 0x30
 8007412:	f105 32ff 	add.w	r2, r5, #4294967295
 8007416:	f47f af0a 	bne.w	800722e <_dtoa_r+0x8fe>
 800741a:	4615      	mov	r5, r2
 800741c:	e7f6      	b.n	800740c <_dtoa_r+0xadc>
 800741e:	4593      	cmp	fp, r2
 8007420:	d105      	bne.n	800742e <_dtoa_r+0xafe>
 8007422:	2331      	movs	r3, #49	; 0x31
 8007424:	f10a 0a01 	add.w	sl, sl, #1
 8007428:	f88b 3000 	strb.w	r3, [fp]
 800742c:	e6ff      	b.n	800722e <_dtoa_r+0x8fe>
 800742e:	4615      	mov	r5, r2
 8007430:	e79f      	b.n	8007372 <_dtoa_r+0xa42>
 8007432:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007498 <_dtoa_r+0xb68>
 8007436:	e007      	b.n	8007448 <_dtoa_r+0xb18>
 8007438:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800743a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800749c <_dtoa_r+0xb6c>
 800743e:	b11b      	cbz	r3, 8007448 <_dtoa_r+0xb18>
 8007440:	f10b 0308 	add.w	r3, fp, #8
 8007444:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	4658      	mov	r0, fp
 800744a:	b017      	add	sp, #92	; 0x5c
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	2b01      	cmp	r3, #1
 8007454:	f77f ae35 	ble.w	80070c2 <_dtoa_r+0x792>
 8007458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800745a:	9307      	str	r3, [sp, #28]
 800745c:	e649      	b.n	80070f2 <_dtoa_r+0x7c2>
 800745e:	9b02      	ldr	r3, [sp, #8]
 8007460:	2b00      	cmp	r3, #0
 8007462:	dc03      	bgt.n	800746c <_dtoa_r+0xb3c>
 8007464:	9b06      	ldr	r3, [sp, #24]
 8007466:	2b02      	cmp	r3, #2
 8007468:	f73f aecc 	bgt.w	8007204 <_dtoa_r+0x8d4>
 800746c:	465d      	mov	r5, fp
 800746e:	4639      	mov	r1, r7
 8007470:	9804      	ldr	r0, [sp, #16]
 8007472:	f7ff f9d1 	bl	8006818 <quorem>
 8007476:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800747a:	f805 8b01 	strb.w	r8, [r5], #1
 800747e:	9a02      	ldr	r2, [sp, #8]
 8007480:	eba5 030b 	sub.w	r3, r5, fp
 8007484:	429a      	cmp	r2, r3
 8007486:	ddb0      	ble.n	80073ea <_dtoa_r+0xaba>
 8007488:	2300      	movs	r3, #0
 800748a:	220a      	movs	r2, #10
 800748c:	9904      	ldr	r1, [sp, #16]
 800748e:	4620      	mov	r0, r4
 8007490:	f000 fa50 	bl	8007934 <__multadd>
 8007494:	9004      	str	r0, [sp, #16]
 8007496:	e7ea      	b.n	800746e <_dtoa_r+0xb3e>
 8007498:	0800a2e0 	.word	0x0800a2e0
 800749c:	0800a304 	.word	0x0800a304

080074a0 <__sflush_r>:
 80074a0:	898a      	ldrh	r2, [r1, #12]
 80074a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a6:	4605      	mov	r5, r0
 80074a8:	0710      	lsls	r0, r2, #28
 80074aa:	460c      	mov	r4, r1
 80074ac:	d458      	bmi.n	8007560 <__sflush_r+0xc0>
 80074ae:	684b      	ldr	r3, [r1, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	dc05      	bgt.n	80074c0 <__sflush_r+0x20>
 80074b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	dc02      	bgt.n	80074c0 <__sflush_r+0x20>
 80074ba:	2000      	movs	r0, #0
 80074bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074c2:	2e00      	cmp	r6, #0
 80074c4:	d0f9      	beq.n	80074ba <__sflush_r+0x1a>
 80074c6:	2300      	movs	r3, #0
 80074c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074cc:	682f      	ldr	r7, [r5, #0]
 80074ce:	6a21      	ldr	r1, [r4, #32]
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	d032      	beq.n	800753a <__sflush_r+0x9a>
 80074d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	075a      	lsls	r2, r3, #29
 80074da:	d505      	bpl.n	80074e8 <__sflush_r+0x48>
 80074dc:	6863      	ldr	r3, [r4, #4]
 80074de:	1ac0      	subs	r0, r0, r3
 80074e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074e2:	b10b      	cbz	r3, 80074e8 <__sflush_r+0x48>
 80074e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074e6:	1ac0      	subs	r0, r0, r3
 80074e8:	2300      	movs	r3, #0
 80074ea:	4602      	mov	r2, r0
 80074ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074ee:	6a21      	ldr	r1, [r4, #32]
 80074f0:	4628      	mov	r0, r5
 80074f2:	47b0      	blx	r6
 80074f4:	1c43      	adds	r3, r0, #1
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	d106      	bne.n	8007508 <__sflush_r+0x68>
 80074fa:	6829      	ldr	r1, [r5, #0]
 80074fc:	291d      	cmp	r1, #29
 80074fe:	d848      	bhi.n	8007592 <__sflush_r+0xf2>
 8007500:	4a29      	ldr	r2, [pc, #164]	; (80075a8 <__sflush_r+0x108>)
 8007502:	40ca      	lsrs	r2, r1
 8007504:	07d6      	lsls	r6, r2, #31
 8007506:	d544      	bpl.n	8007592 <__sflush_r+0xf2>
 8007508:	2200      	movs	r2, #0
 800750a:	6062      	str	r2, [r4, #4]
 800750c:	04d9      	lsls	r1, r3, #19
 800750e:	6922      	ldr	r2, [r4, #16]
 8007510:	6022      	str	r2, [r4, #0]
 8007512:	d504      	bpl.n	800751e <__sflush_r+0x7e>
 8007514:	1c42      	adds	r2, r0, #1
 8007516:	d101      	bne.n	800751c <__sflush_r+0x7c>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	b903      	cbnz	r3, 800751e <__sflush_r+0x7e>
 800751c:	6560      	str	r0, [r4, #84]	; 0x54
 800751e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007520:	602f      	str	r7, [r5, #0]
 8007522:	2900      	cmp	r1, #0
 8007524:	d0c9      	beq.n	80074ba <__sflush_r+0x1a>
 8007526:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800752a:	4299      	cmp	r1, r3
 800752c:	d002      	beq.n	8007534 <__sflush_r+0x94>
 800752e:	4628      	mov	r0, r5
 8007530:	f000 fc9e 	bl	8007e70 <_free_r>
 8007534:	2000      	movs	r0, #0
 8007536:	6360      	str	r0, [r4, #52]	; 0x34
 8007538:	e7c0      	b.n	80074bc <__sflush_r+0x1c>
 800753a:	2301      	movs	r3, #1
 800753c:	4628      	mov	r0, r5
 800753e:	47b0      	blx	r6
 8007540:	1c41      	adds	r1, r0, #1
 8007542:	d1c8      	bne.n	80074d6 <__sflush_r+0x36>
 8007544:	682b      	ldr	r3, [r5, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d0c5      	beq.n	80074d6 <__sflush_r+0x36>
 800754a:	2b1d      	cmp	r3, #29
 800754c:	d001      	beq.n	8007552 <__sflush_r+0xb2>
 800754e:	2b16      	cmp	r3, #22
 8007550:	d101      	bne.n	8007556 <__sflush_r+0xb6>
 8007552:	602f      	str	r7, [r5, #0]
 8007554:	e7b1      	b.n	80074ba <__sflush_r+0x1a>
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	e7ad      	b.n	80074bc <__sflush_r+0x1c>
 8007560:	690f      	ldr	r7, [r1, #16]
 8007562:	2f00      	cmp	r7, #0
 8007564:	d0a9      	beq.n	80074ba <__sflush_r+0x1a>
 8007566:	0793      	lsls	r3, r2, #30
 8007568:	680e      	ldr	r6, [r1, #0]
 800756a:	bf08      	it	eq
 800756c:	694b      	ldreq	r3, [r1, #20]
 800756e:	600f      	str	r7, [r1, #0]
 8007570:	bf18      	it	ne
 8007572:	2300      	movne	r3, #0
 8007574:	eba6 0807 	sub.w	r8, r6, r7
 8007578:	608b      	str	r3, [r1, #8]
 800757a:	f1b8 0f00 	cmp.w	r8, #0
 800757e:	dd9c      	ble.n	80074ba <__sflush_r+0x1a>
 8007580:	4643      	mov	r3, r8
 8007582:	463a      	mov	r2, r7
 8007584:	6a21      	ldr	r1, [r4, #32]
 8007586:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007588:	4628      	mov	r0, r5
 800758a:	47b0      	blx	r6
 800758c:	2800      	cmp	r0, #0
 800758e:	dc06      	bgt.n	800759e <__sflush_r+0xfe>
 8007590:	89a3      	ldrh	r3, [r4, #12]
 8007592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007596:	81a3      	strh	r3, [r4, #12]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	e78e      	b.n	80074bc <__sflush_r+0x1c>
 800759e:	4407      	add	r7, r0
 80075a0:	eba8 0800 	sub.w	r8, r8, r0
 80075a4:	e7e9      	b.n	800757a <__sflush_r+0xda>
 80075a6:	bf00      	nop
 80075a8:	20400001 	.word	0x20400001

080075ac <_fflush_r>:
 80075ac:	b538      	push	{r3, r4, r5, lr}
 80075ae:	690b      	ldr	r3, [r1, #16]
 80075b0:	4605      	mov	r5, r0
 80075b2:	460c      	mov	r4, r1
 80075b4:	b1db      	cbz	r3, 80075ee <_fflush_r+0x42>
 80075b6:	b118      	cbz	r0, 80075c0 <_fflush_r+0x14>
 80075b8:	6983      	ldr	r3, [r0, #24]
 80075ba:	b90b      	cbnz	r3, 80075c0 <_fflush_r+0x14>
 80075bc:	f000 f860 	bl	8007680 <__sinit>
 80075c0:	4b0c      	ldr	r3, [pc, #48]	; (80075f4 <_fflush_r+0x48>)
 80075c2:	429c      	cmp	r4, r3
 80075c4:	d109      	bne.n	80075da <_fflush_r+0x2e>
 80075c6:	686c      	ldr	r4, [r5, #4]
 80075c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075cc:	b17b      	cbz	r3, 80075ee <_fflush_r+0x42>
 80075ce:	4621      	mov	r1, r4
 80075d0:	4628      	mov	r0, r5
 80075d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075d6:	f7ff bf63 	b.w	80074a0 <__sflush_r>
 80075da:	4b07      	ldr	r3, [pc, #28]	; (80075f8 <_fflush_r+0x4c>)
 80075dc:	429c      	cmp	r4, r3
 80075de:	d101      	bne.n	80075e4 <_fflush_r+0x38>
 80075e0:	68ac      	ldr	r4, [r5, #8]
 80075e2:	e7f1      	b.n	80075c8 <_fflush_r+0x1c>
 80075e4:	4b05      	ldr	r3, [pc, #20]	; (80075fc <_fflush_r+0x50>)
 80075e6:	429c      	cmp	r4, r3
 80075e8:	bf08      	it	eq
 80075ea:	68ec      	ldreq	r4, [r5, #12]
 80075ec:	e7ec      	b.n	80075c8 <_fflush_r+0x1c>
 80075ee:	2000      	movs	r0, #0
 80075f0:	bd38      	pop	{r3, r4, r5, pc}
 80075f2:	bf00      	nop
 80075f4:	0800a334 	.word	0x0800a334
 80075f8:	0800a354 	.word	0x0800a354
 80075fc:	0800a314 	.word	0x0800a314

08007600 <std>:
 8007600:	2300      	movs	r3, #0
 8007602:	b510      	push	{r4, lr}
 8007604:	4604      	mov	r4, r0
 8007606:	e9c0 3300 	strd	r3, r3, [r0]
 800760a:	6083      	str	r3, [r0, #8]
 800760c:	8181      	strh	r1, [r0, #12]
 800760e:	6643      	str	r3, [r0, #100]	; 0x64
 8007610:	81c2      	strh	r2, [r0, #14]
 8007612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007616:	6183      	str	r3, [r0, #24]
 8007618:	4619      	mov	r1, r3
 800761a:	2208      	movs	r2, #8
 800761c:	305c      	adds	r0, #92	; 0x5c
 800761e:	f7fe fb27 	bl	8005c70 <memset>
 8007622:	4b05      	ldr	r3, [pc, #20]	; (8007638 <std+0x38>)
 8007624:	6263      	str	r3, [r4, #36]	; 0x24
 8007626:	4b05      	ldr	r3, [pc, #20]	; (800763c <std+0x3c>)
 8007628:	62a3      	str	r3, [r4, #40]	; 0x28
 800762a:	4b05      	ldr	r3, [pc, #20]	; (8007640 <std+0x40>)
 800762c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800762e:	4b05      	ldr	r3, [pc, #20]	; (8007644 <std+0x44>)
 8007630:	6224      	str	r4, [r4, #32]
 8007632:	6323      	str	r3, [r4, #48]	; 0x30
 8007634:	bd10      	pop	{r4, pc}
 8007636:	bf00      	nop
 8007638:	08008571 	.word	0x08008571
 800763c:	08008593 	.word	0x08008593
 8007640:	080085cb 	.word	0x080085cb
 8007644:	080085ef 	.word	0x080085ef

08007648 <_cleanup_r>:
 8007648:	4901      	ldr	r1, [pc, #4]	; (8007650 <_cleanup_r+0x8>)
 800764a:	f000 b885 	b.w	8007758 <_fwalk_reent>
 800764e:	bf00      	nop
 8007650:	080075ad 	.word	0x080075ad

08007654 <__sfmoreglue>:
 8007654:	b570      	push	{r4, r5, r6, lr}
 8007656:	1e4a      	subs	r2, r1, #1
 8007658:	2568      	movs	r5, #104	; 0x68
 800765a:	4355      	muls	r5, r2
 800765c:	460e      	mov	r6, r1
 800765e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007662:	f000 fc53 	bl	8007f0c <_malloc_r>
 8007666:	4604      	mov	r4, r0
 8007668:	b140      	cbz	r0, 800767c <__sfmoreglue+0x28>
 800766a:	2100      	movs	r1, #0
 800766c:	e9c0 1600 	strd	r1, r6, [r0]
 8007670:	300c      	adds	r0, #12
 8007672:	60a0      	str	r0, [r4, #8]
 8007674:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007678:	f7fe fafa 	bl	8005c70 <memset>
 800767c:	4620      	mov	r0, r4
 800767e:	bd70      	pop	{r4, r5, r6, pc}

08007680 <__sinit>:
 8007680:	6983      	ldr	r3, [r0, #24]
 8007682:	b510      	push	{r4, lr}
 8007684:	4604      	mov	r4, r0
 8007686:	bb33      	cbnz	r3, 80076d6 <__sinit+0x56>
 8007688:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800768c:	6503      	str	r3, [r0, #80]	; 0x50
 800768e:	4b12      	ldr	r3, [pc, #72]	; (80076d8 <__sinit+0x58>)
 8007690:	4a12      	ldr	r2, [pc, #72]	; (80076dc <__sinit+0x5c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6282      	str	r2, [r0, #40]	; 0x28
 8007696:	4298      	cmp	r0, r3
 8007698:	bf04      	itt	eq
 800769a:	2301      	moveq	r3, #1
 800769c:	6183      	streq	r3, [r0, #24]
 800769e:	f000 f81f 	bl	80076e0 <__sfp>
 80076a2:	6060      	str	r0, [r4, #4]
 80076a4:	4620      	mov	r0, r4
 80076a6:	f000 f81b 	bl	80076e0 <__sfp>
 80076aa:	60a0      	str	r0, [r4, #8]
 80076ac:	4620      	mov	r0, r4
 80076ae:	f000 f817 	bl	80076e0 <__sfp>
 80076b2:	2200      	movs	r2, #0
 80076b4:	60e0      	str	r0, [r4, #12]
 80076b6:	2104      	movs	r1, #4
 80076b8:	6860      	ldr	r0, [r4, #4]
 80076ba:	f7ff ffa1 	bl	8007600 <std>
 80076be:	2201      	movs	r2, #1
 80076c0:	2109      	movs	r1, #9
 80076c2:	68a0      	ldr	r0, [r4, #8]
 80076c4:	f7ff ff9c 	bl	8007600 <std>
 80076c8:	2202      	movs	r2, #2
 80076ca:	2112      	movs	r1, #18
 80076cc:	68e0      	ldr	r0, [r4, #12]
 80076ce:	f7ff ff97 	bl	8007600 <std>
 80076d2:	2301      	movs	r3, #1
 80076d4:	61a3      	str	r3, [r4, #24]
 80076d6:	bd10      	pop	{r4, pc}
 80076d8:	0800a2cc 	.word	0x0800a2cc
 80076dc:	08007649 	.word	0x08007649

080076e0 <__sfp>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	4b1b      	ldr	r3, [pc, #108]	; (8007750 <__sfp+0x70>)
 80076e4:	681e      	ldr	r6, [r3, #0]
 80076e6:	69b3      	ldr	r3, [r6, #24]
 80076e8:	4607      	mov	r7, r0
 80076ea:	b913      	cbnz	r3, 80076f2 <__sfp+0x12>
 80076ec:	4630      	mov	r0, r6
 80076ee:	f7ff ffc7 	bl	8007680 <__sinit>
 80076f2:	3648      	adds	r6, #72	; 0x48
 80076f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80076f8:	3b01      	subs	r3, #1
 80076fa:	d503      	bpl.n	8007704 <__sfp+0x24>
 80076fc:	6833      	ldr	r3, [r6, #0]
 80076fe:	b133      	cbz	r3, 800770e <__sfp+0x2e>
 8007700:	6836      	ldr	r6, [r6, #0]
 8007702:	e7f7      	b.n	80076f4 <__sfp+0x14>
 8007704:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007708:	b16d      	cbz	r5, 8007726 <__sfp+0x46>
 800770a:	3468      	adds	r4, #104	; 0x68
 800770c:	e7f4      	b.n	80076f8 <__sfp+0x18>
 800770e:	2104      	movs	r1, #4
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff ff9f 	bl	8007654 <__sfmoreglue>
 8007716:	6030      	str	r0, [r6, #0]
 8007718:	2800      	cmp	r0, #0
 800771a:	d1f1      	bne.n	8007700 <__sfp+0x20>
 800771c:	230c      	movs	r3, #12
 800771e:	603b      	str	r3, [r7, #0]
 8007720:	4604      	mov	r4, r0
 8007722:	4620      	mov	r0, r4
 8007724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007726:	4b0b      	ldr	r3, [pc, #44]	; (8007754 <__sfp+0x74>)
 8007728:	6665      	str	r5, [r4, #100]	; 0x64
 800772a:	e9c4 5500 	strd	r5, r5, [r4]
 800772e:	60a5      	str	r5, [r4, #8]
 8007730:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007734:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007738:	2208      	movs	r2, #8
 800773a:	4629      	mov	r1, r5
 800773c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007740:	f7fe fa96 	bl	8005c70 <memset>
 8007744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800774c:	e7e9      	b.n	8007722 <__sfp+0x42>
 800774e:	bf00      	nop
 8007750:	0800a2cc 	.word	0x0800a2cc
 8007754:	ffff0001 	.word	0xffff0001

08007758 <_fwalk_reent>:
 8007758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800775c:	4680      	mov	r8, r0
 800775e:	4689      	mov	r9, r1
 8007760:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007764:	2600      	movs	r6, #0
 8007766:	b914      	cbnz	r4, 800776e <_fwalk_reent+0x16>
 8007768:	4630      	mov	r0, r6
 800776a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800776e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007772:	3f01      	subs	r7, #1
 8007774:	d501      	bpl.n	800777a <_fwalk_reent+0x22>
 8007776:	6824      	ldr	r4, [r4, #0]
 8007778:	e7f5      	b.n	8007766 <_fwalk_reent+0xe>
 800777a:	89ab      	ldrh	r3, [r5, #12]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d907      	bls.n	8007790 <_fwalk_reent+0x38>
 8007780:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007784:	3301      	adds	r3, #1
 8007786:	d003      	beq.n	8007790 <_fwalk_reent+0x38>
 8007788:	4629      	mov	r1, r5
 800778a:	4640      	mov	r0, r8
 800778c:	47c8      	blx	r9
 800778e:	4306      	orrs	r6, r0
 8007790:	3568      	adds	r5, #104	; 0x68
 8007792:	e7ee      	b.n	8007772 <_fwalk_reent+0x1a>

08007794 <_localeconv_r>:
 8007794:	4b04      	ldr	r3, [pc, #16]	; (80077a8 <_localeconv_r+0x14>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	6a18      	ldr	r0, [r3, #32]
 800779a:	4b04      	ldr	r3, [pc, #16]	; (80077ac <_localeconv_r+0x18>)
 800779c:	2800      	cmp	r0, #0
 800779e:	bf08      	it	eq
 80077a0:	4618      	moveq	r0, r3
 80077a2:	30f0      	adds	r0, #240	; 0xf0
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	2000001c 	.word	0x2000001c
 80077ac:	20000080 	.word	0x20000080

080077b0 <__swhatbuf_r>:
 80077b0:	b570      	push	{r4, r5, r6, lr}
 80077b2:	460e      	mov	r6, r1
 80077b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b8:	2900      	cmp	r1, #0
 80077ba:	b096      	sub	sp, #88	; 0x58
 80077bc:	4614      	mov	r4, r2
 80077be:	461d      	mov	r5, r3
 80077c0:	da07      	bge.n	80077d2 <__swhatbuf_r+0x22>
 80077c2:	2300      	movs	r3, #0
 80077c4:	602b      	str	r3, [r5, #0]
 80077c6:	89b3      	ldrh	r3, [r6, #12]
 80077c8:	061a      	lsls	r2, r3, #24
 80077ca:	d410      	bmi.n	80077ee <__swhatbuf_r+0x3e>
 80077cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077d0:	e00e      	b.n	80077f0 <__swhatbuf_r+0x40>
 80077d2:	466a      	mov	r2, sp
 80077d4:	f000 ff32 	bl	800863c <_fstat_r>
 80077d8:	2800      	cmp	r0, #0
 80077da:	dbf2      	blt.n	80077c2 <__swhatbuf_r+0x12>
 80077dc:	9a01      	ldr	r2, [sp, #4]
 80077de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077e6:	425a      	negs	r2, r3
 80077e8:	415a      	adcs	r2, r3
 80077ea:	602a      	str	r2, [r5, #0]
 80077ec:	e7ee      	b.n	80077cc <__swhatbuf_r+0x1c>
 80077ee:	2340      	movs	r3, #64	; 0x40
 80077f0:	2000      	movs	r0, #0
 80077f2:	6023      	str	r3, [r4, #0]
 80077f4:	b016      	add	sp, #88	; 0x58
 80077f6:	bd70      	pop	{r4, r5, r6, pc}

080077f8 <__smakebuf_r>:
 80077f8:	898b      	ldrh	r3, [r1, #12]
 80077fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80077fc:	079d      	lsls	r5, r3, #30
 80077fe:	4606      	mov	r6, r0
 8007800:	460c      	mov	r4, r1
 8007802:	d507      	bpl.n	8007814 <__smakebuf_r+0x1c>
 8007804:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007808:	6023      	str	r3, [r4, #0]
 800780a:	6123      	str	r3, [r4, #16]
 800780c:	2301      	movs	r3, #1
 800780e:	6163      	str	r3, [r4, #20]
 8007810:	b002      	add	sp, #8
 8007812:	bd70      	pop	{r4, r5, r6, pc}
 8007814:	ab01      	add	r3, sp, #4
 8007816:	466a      	mov	r2, sp
 8007818:	f7ff ffca 	bl	80077b0 <__swhatbuf_r>
 800781c:	9900      	ldr	r1, [sp, #0]
 800781e:	4605      	mov	r5, r0
 8007820:	4630      	mov	r0, r6
 8007822:	f000 fb73 	bl	8007f0c <_malloc_r>
 8007826:	b948      	cbnz	r0, 800783c <__smakebuf_r+0x44>
 8007828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800782c:	059a      	lsls	r2, r3, #22
 800782e:	d4ef      	bmi.n	8007810 <__smakebuf_r+0x18>
 8007830:	f023 0303 	bic.w	r3, r3, #3
 8007834:	f043 0302 	orr.w	r3, r3, #2
 8007838:	81a3      	strh	r3, [r4, #12]
 800783a:	e7e3      	b.n	8007804 <__smakebuf_r+0xc>
 800783c:	4b0d      	ldr	r3, [pc, #52]	; (8007874 <__smakebuf_r+0x7c>)
 800783e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007840:	89a3      	ldrh	r3, [r4, #12]
 8007842:	6020      	str	r0, [r4, #0]
 8007844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007848:	81a3      	strh	r3, [r4, #12]
 800784a:	9b00      	ldr	r3, [sp, #0]
 800784c:	6163      	str	r3, [r4, #20]
 800784e:	9b01      	ldr	r3, [sp, #4]
 8007850:	6120      	str	r0, [r4, #16]
 8007852:	b15b      	cbz	r3, 800786c <__smakebuf_r+0x74>
 8007854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007858:	4630      	mov	r0, r6
 800785a:	f000 ff01 	bl	8008660 <_isatty_r>
 800785e:	b128      	cbz	r0, 800786c <__smakebuf_r+0x74>
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	f023 0303 	bic.w	r3, r3, #3
 8007866:	f043 0301 	orr.w	r3, r3, #1
 800786a:	81a3      	strh	r3, [r4, #12]
 800786c:	89a3      	ldrh	r3, [r4, #12]
 800786e:	431d      	orrs	r5, r3
 8007870:	81a5      	strh	r5, [r4, #12]
 8007872:	e7cd      	b.n	8007810 <__smakebuf_r+0x18>
 8007874:	08007649 	.word	0x08007649

08007878 <malloc>:
 8007878:	4b02      	ldr	r3, [pc, #8]	; (8007884 <malloc+0xc>)
 800787a:	4601      	mov	r1, r0
 800787c:	6818      	ldr	r0, [r3, #0]
 800787e:	f000 bb45 	b.w	8007f0c <_malloc_r>
 8007882:	bf00      	nop
 8007884:	2000001c 	.word	0x2000001c

08007888 <memcpy>:
 8007888:	b510      	push	{r4, lr}
 800788a:	1e43      	subs	r3, r0, #1
 800788c:	440a      	add	r2, r1
 800788e:	4291      	cmp	r1, r2
 8007890:	d100      	bne.n	8007894 <memcpy+0xc>
 8007892:	bd10      	pop	{r4, pc}
 8007894:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007898:	f803 4f01 	strb.w	r4, [r3, #1]!
 800789c:	e7f7      	b.n	800788e <memcpy+0x6>

0800789e <_Balloc>:
 800789e:	b570      	push	{r4, r5, r6, lr}
 80078a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078a2:	4604      	mov	r4, r0
 80078a4:	460e      	mov	r6, r1
 80078a6:	b93d      	cbnz	r5, 80078b8 <_Balloc+0x1a>
 80078a8:	2010      	movs	r0, #16
 80078aa:	f7ff ffe5 	bl	8007878 <malloc>
 80078ae:	6260      	str	r0, [r4, #36]	; 0x24
 80078b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078b4:	6005      	str	r5, [r0, #0]
 80078b6:	60c5      	str	r5, [r0, #12]
 80078b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80078ba:	68eb      	ldr	r3, [r5, #12]
 80078bc:	b183      	cbz	r3, 80078e0 <_Balloc+0x42>
 80078be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80078c6:	b9b8      	cbnz	r0, 80078f8 <_Balloc+0x5a>
 80078c8:	2101      	movs	r1, #1
 80078ca:	fa01 f506 	lsl.w	r5, r1, r6
 80078ce:	1d6a      	adds	r2, r5, #5
 80078d0:	0092      	lsls	r2, r2, #2
 80078d2:	4620      	mov	r0, r4
 80078d4:	f000 fabe 	bl	8007e54 <_calloc_r>
 80078d8:	b160      	cbz	r0, 80078f4 <_Balloc+0x56>
 80078da:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80078de:	e00e      	b.n	80078fe <_Balloc+0x60>
 80078e0:	2221      	movs	r2, #33	; 0x21
 80078e2:	2104      	movs	r1, #4
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 fab5 	bl	8007e54 <_calloc_r>
 80078ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078ec:	60e8      	str	r0, [r5, #12]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e4      	bne.n	80078be <_Balloc+0x20>
 80078f4:	2000      	movs	r0, #0
 80078f6:	bd70      	pop	{r4, r5, r6, pc}
 80078f8:	6802      	ldr	r2, [r0, #0]
 80078fa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80078fe:	2300      	movs	r3, #0
 8007900:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007904:	e7f7      	b.n	80078f6 <_Balloc+0x58>

08007906 <_Bfree>:
 8007906:	b570      	push	{r4, r5, r6, lr}
 8007908:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800790a:	4606      	mov	r6, r0
 800790c:	460d      	mov	r5, r1
 800790e:	b93c      	cbnz	r4, 8007920 <_Bfree+0x1a>
 8007910:	2010      	movs	r0, #16
 8007912:	f7ff ffb1 	bl	8007878 <malloc>
 8007916:	6270      	str	r0, [r6, #36]	; 0x24
 8007918:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800791c:	6004      	str	r4, [r0, #0]
 800791e:	60c4      	str	r4, [r0, #12]
 8007920:	b13d      	cbz	r5, 8007932 <_Bfree+0x2c>
 8007922:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007924:	686a      	ldr	r2, [r5, #4]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800792c:	6029      	str	r1, [r5, #0]
 800792e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007932:	bd70      	pop	{r4, r5, r6, pc}

08007934 <__multadd>:
 8007934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007938:	690d      	ldr	r5, [r1, #16]
 800793a:	461f      	mov	r7, r3
 800793c:	4606      	mov	r6, r0
 800793e:	460c      	mov	r4, r1
 8007940:	f101 0c14 	add.w	ip, r1, #20
 8007944:	2300      	movs	r3, #0
 8007946:	f8dc 0000 	ldr.w	r0, [ip]
 800794a:	b281      	uxth	r1, r0
 800794c:	fb02 7101 	mla	r1, r2, r1, r7
 8007950:	0c0f      	lsrs	r7, r1, #16
 8007952:	0c00      	lsrs	r0, r0, #16
 8007954:	fb02 7000 	mla	r0, r2, r0, r7
 8007958:	b289      	uxth	r1, r1
 800795a:	3301      	adds	r3, #1
 800795c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007960:	429d      	cmp	r5, r3
 8007962:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007966:	f84c 1b04 	str.w	r1, [ip], #4
 800796a:	dcec      	bgt.n	8007946 <__multadd+0x12>
 800796c:	b1d7      	cbz	r7, 80079a4 <__multadd+0x70>
 800796e:	68a3      	ldr	r3, [r4, #8]
 8007970:	42ab      	cmp	r3, r5
 8007972:	dc12      	bgt.n	800799a <__multadd+0x66>
 8007974:	6861      	ldr	r1, [r4, #4]
 8007976:	4630      	mov	r0, r6
 8007978:	3101      	adds	r1, #1
 800797a:	f7ff ff90 	bl	800789e <_Balloc>
 800797e:	6922      	ldr	r2, [r4, #16]
 8007980:	3202      	adds	r2, #2
 8007982:	f104 010c 	add.w	r1, r4, #12
 8007986:	4680      	mov	r8, r0
 8007988:	0092      	lsls	r2, r2, #2
 800798a:	300c      	adds	r0, #12
 800798c:	f7ff ff7c 	bl	8007888 <memcpy>
 8007990:	4621      	mov	r1, r4
 8007992:	4630      	mov	r0, r6
 8007994:	f7ff ffb7 	bl	8007906 <_Bfree>
 8007998:	4644      	mov	r4, r8
 800799a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800799e:	3501      	adds	r5, #1
 80079a0:	615f      	str	r7, [r3, #20]
 80079a2:	6125      	str	r5, [r4, #16]
 80079a4:	4620      	mov	r0, r4
 80079a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080079aa <__hi0bits>:
 80079aa:	0c02      	lsrs	r2, r0, #16
 80079ac:	0412      	lsls	r2, r2, #16
 80079ae:	4603      	mov	r3, r0
 80079b0:	b9b2      	cbnz	r2, 80079e0 <__hi0bits+0x36>
 80079b2:	0403      	lsls	r3, r0, #16
 80079b4:	2010      	movs	r0, #16
 80079b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80079ba:	bf04      	itt	eq
 80079bc:	021b      	lsleq	r3, r3, #8
 80079be:	3008      	addeq	r0, #8
 80079c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80079c4:	bf04      	itt	eq
 80079c6:	011b      	lsleq	r3, r3, #4
 80079c8:	3004      	addeq	r0, #4
 80079ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80079ce:	bf04      	itt	eq
 80079d0:	009b      	lsleq	r3, r3, #2
 80079d2:	3002      	addeq	r0, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	db06      	blt.n	80079e6 <__hi0bits+0x3c>
 80079d8:	005b      	lsls	r3, r3, #1
 80079da:	d503      	bpl.n	80079e4 <__hi0bits+0x3a>
 80079dc:	3001      	adds	r0, #1
 80079de:	4770      	bx	lr
 80079e0:	2000      	movs	r0, #0
 80079e2:	e7e8      	b.n	80079b6 <__hi0bits+0xc>
 80079e4:	2020      	movs	r0, #32
 80079e6:	4770      	bx	lr

080079e8 <__lo0bits>:
 80079e8:	6803      	ldr	r3, [r0, #0]
 80079ea:	f013 0207 	ands.w	r2, r3, #7
 80079ee:	4601      	mov	r1, r0
 80079f0:	d00b      	beq.n	8007a0a <__lo0bits+0x22>
 80079f2:	07da      	lsls	r2, r3, #31
 80079f4:	d423      	bmi.n	8007a3e <__lo0bits+0x56>
 80079f6:	0798      	lsls	r0, r3, #30
 80079f8:	bf49      	itett	mi
 80079fa:	085b      	lsrmi	r3, r3, #1
 80079fc:	089b      	lsrpl	r3, r3, #2
 80079fe:	2001      	movmi	r0, #1
 8007a00:	600b      	strmi	r3, [r1, #0]
 8007a02:	bf5c      	itt	pl
 8007a04:	600b      	strpl	r3, [r1, #0]
 8007a06:	2002      	movpl	r0, #2
 8007a08:	4770      	bx	lr
 8007a0a:	b298      	uxth	r0, r3
 8007a0c:	b9a8      	cbnz	r0, 8007a3a <__lo0bits+0x52>
 8007a0e:	0c1b      	lsrs	r3, r3, #16
 8007a10:	2010      	movs	r0, #16
 8007a12:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a16:	bf04      	itt	eq
 8007a18:	0a1b      	lsreq	r3, r3, #8
 8007a1a:	3008      	addeq	r0, #8
 8007a1c:	071a      	lsls	r2, r3, #28
 8007a1e:	bf04      	itt	eq
 8007a20:	091b      	lsreq	r3, r3, #4
 8007a22:	3004      	addeq	r0, #4
 8007a24:	079a      	lsls	r2, r3, #30
 8007a26:	bf04      	itt	eq
 8007a28:	089b      	lsreq	r3, r3, #2
 8007a2a:	3002      	addeq	r0, #2
 8007a2c:	07da      	lsls	r2, r3, #31
 8007a2e:	d402      	bmi.n	8007a36 <__lo0bits+0x4e>
 8007a30:	085b      	lsrs	r3, r3, #1
 8007a32:	d006      	beq.n	8007a42 <__lo0bits+0x5a>
 8007a34:	3001      	adds	r0, #1
 8007a36:	600b      	str	r3, [r1, #0]
 8007a38:	4770      	bx	lr
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	e7e9      	b.n	8007a12 <__lo0bits+0x2a>
 8007a3e:	2000      	movs	r0, #0
 8007a40:	4770      	bx	lr
 8007a42:	2020      	movs	r0, #32
 8007a44:	4770      	bx	lr

08007a46 <__i2b>:
 8007a46:	b510      	push	{r4, lr}
 8007a48:	460c      	mov	r4, r1
 8007a4a:	2101      	movs	r1, #1
 8007a4c:	f7ff ff27 	bl	800789e <_Balloc>
 8007a50:	2201      	movs	r2, #1
 8007a52:	6144      	str	r4, [r0, #20]
 8007a54:	6102      	str	r2, [r0, #16]
 8007a56:	bd10      	pop	{r4, pc}

08007a58 <__multiply>:
 8007a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	4614      	mov	r4, r2
 8007a5e:	690a      	ldr	r2, [r1, #16]
 8007a60:	6923      	ldr	r3, [r4, #16]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	bfb8      	it	lt
 8007a66:	460b      	movlt	r3, r1
 8007a68:	4688      	mov	r8, r1
 8007a6a:	bfbc      	itt	lt
 8007a6c:	46a0      	movlt	r8, r4
 8007a6e:	461c      	movlt	r4, r3
 8007a70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007a78:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a80:	eb07 0609 	add.w	r6, r7, r9
 8007a84:	42b3      	cmp	r3, r6
 8007a86:	bfb8      	it	lt
 8007a88:	3101      	addlt	r1, #1
 8007a8a:	f7ff ff08 	bl	800789e <_Balloc>
 8007a8e:	f100 0514 	add.w	r5, r0, #20
 8007a92:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007a96:	462b      	mov	r3, r5
 8007a98:	2200      	movs	r2, #0
 8007a9a:	4573      	cmp	r3, lr
 8007a9c:	d316      	bcc.n	8007acc <__multiply+0x74>
 8007a9e:	f104 0214 	add.w	r2, r4, #20
 8007aa2:	f108 0114 	add.w	r1, r8, #20
 8007aa6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007aaa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007aae:	9300      	str	r3, [sp, #0]
 8007ab0:	9b00      	ldr	r3, [sp, #0]
 8007ab2:	9201      	str	r2, [sp, #4]
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d80c      	bhi.n	8007ad2 <__multiply+0x7a>
 8007ab8:	2e00      	cmp	r6, #0
 8007aba:	dd03      	ble.n	8007ac4 <__multiply+0x6c>
 8007abc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d05d      	beq.n	8007b80 <__multiply+0x128>
 8007ac4:	6106      	str	r6, [r0, #16]
 8007ac6:	b003      	add	sp, #12
 8007ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007acc:	f843 2b04 	str.w	r2, [r3], #4
 8007ad0:	e7e3      	b.n	8007a9a <__multiply+0x42>
 8007ad2:	f8b2 b000 	ldrh.w	fp, [r2]
 8007ad6:	f1bb 0f00 	cmp.w	fp, #0
 8007ada:	d023      	beq.n	8007b24 <__multiply+0xcc>
 8007adc:	4689      	mov	r9, r1
 8007ade:	46ac      	mov	ip, r5
 8007ae0:	f04f 0800 	mov.w	r8, #0
 8007ae4:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ae8:	f8dc a000 	ldr.w	sl, [ip]
 8007aec:	b2a3      	uxth	r3, r4
 8007aee:	fa1f fa8a 	uxth.w	sl, sl
 8007af2:	fb0b a303 	mla	r3, fp, r3, sl
 8007af6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007afa:	f8dc 4000 	ldr.w	r4, [ip]
 8007afe:	4443      	add	r3, r8
 8007b00:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007b04:	fb0b 840a 	mla	r4, fp, sl, r8
 8007b08:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007b0c:	46e2      	mov	sl, ip
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b14:	454f      	cmp	r7, r9
 8007b16:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007b1a:	f84a 3b04 	str.w	r3, [sl], #4
 8007b1e:	d82b      	bhi.n	8007b78 <__multiply+0x120>
 8007b20:	f8cc 8004 	str.w	r8, [ip, #4]
 8007b24:	9b01      	ldr	r3, [sp, #4]
 8007b26:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007b2a:	3204      	adds	r2, #4
 8007b2c:	f1ba 0f00 	cmp.w	sl, #0
 8007b30:	d020      	beq.n	8007b74 <__multiply+0x11c>
 8007b32:	682b      	ldr	r3, [r5, #0]
 8007b34:	4689      	mov	r9, r1
 8007b36:	46a8      	mov	r8, r5
 8007b38:	f04f 0b00 	mov.w	fp, #0
 8007b3c:	f8b9 c000 	ldrh.w	ip, [r9]
 8007b40:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007b44:	fb0a 440c 	mla	r4, sl, ip, r4
 8007b48:	445c      	add	r4, fp
 8007b4a:	46c4      	mov	ip, r8
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b52:	f84c 3b04 	str.w	r3, [ip], #4
 8007b56:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b5a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007b5e:	0c1b      	lsrs	r3, r3, #16
 8007b60:	fb0a b303 	mla	r3, sl, r3, fp
 8007b64:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007b68:	454f      	cmp	r7, r9
 8007b6a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007b6e:	d805      	bhi.n	8007b7c <__multiply+0x124>
 8007b70:	f8c8 3004 	str.w	r3, [r8, #4]
 8007b74:	3504      	adds	r5, #4
 8007b76:	e79b      	b.n	8007ab0 <__multiply+0x58>
 8007b78:	46d4      	mov	ip, sl
 8007b7a:	e7b3      	b.n	8007ae4 <__multiply+0x8c>
 8007b7c:	46e0      	mov	r8, ip
 8007b7e:	e7dd      	b.n	8007b3c <__multiply+0xe4>
 8007b80:	3e01      	subs	r6, #1
 8007b82:	e799      	b.n	8007ab8 <__multiply+0x60>

08007b84 <__pow5mult>:
 8007b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b88:	4615      	mov	r5, r2
 8007b8a:	f012 0203 	ands.w	r2, r2, #3
 8007b8e:	4606      	mov	r6, r0
 8007b90:	460f      	mov	r7, r1
 8007b92:	d007      	beq.n	8007ba4 <__pow5mult+0x20>
 8007b94:	3a01      	subs	r2, #1
 8007b96:	4c21      	ldr	r4, [pc, #132]	; (8007c1c <__pow5mult+0x98>)
 8007b98:	2300      	movs	r3, #0
 8007b9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b9e:	f7ff fec9 	bl	8007934 <__multadd>
 8007ba2:	4607      	mov	r7, r0
 8007ba4:	10ad      	asrs	r5, r5, #2
 8007ba6:	d035      	beq.n	8007c14 <__pow5mult+0x90>
 8007ba8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007baa:	b93c      	cbnz	r4, 8007bbc <__pow5mult+0x38>
 8007bac:	2010      	movs	r0, #16
 8007bae:	f7ff fe63 	bl	8007878 <malloc>
 8007bb2:	6270      	str	r0, [r6, #36]	; 0x24
 8007bb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bb8:	6004      	str	r4, [r0, #0]
 8007bba:	60c4      	str	r4, [r0, #12]
 8007bbc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007bc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007bc4:	b94c      	cbnz	r4, 8007bda <__pow5mult+0x56>
 8007bc6:	f240 2171 	movw	r1, #625	; 0x271
 8007bca:	4630      	mov	r0, r6
 8007bcc:	f7ff ff3b 	bl	8007a46 <__i2b>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	6003      	str	r3, [r0, #0]
 8007bda:	f04f 0800 	mov.w	r8, #0
 8007bde:	07eb      	lsls	r3, r5, #31
 8007be0:	d50a      	bpl.n	8007bf8 <__pow5mult+0x74>
 8007be2:	4639      	mov	r1, r7
 8007be4:	4622      	mov	r2, r4
 8007be6:	4630      	mov	r0, r6
 8007be8:	f7ff ff36 	bl	8007a58 <__multiply>
 8007bec:	4639      	mov	r1, r7
 8007bee:	4681      	mov	r9, r0
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	f7ff fe88 	bl	8007906 <_Bfree>
 8007bf6:	464f      	mov	r7, r9
 8007bf8:	106d      	asrs	r5, r5, #1
 8007bfa:	d00b      	beq.n	8007c14 <__pow5mult+0x90>
 8007bfc:	6820      	ldr	r0, [r4, #0]
 8007bfe:	b938      	cbnz	r0, 8007c10 <__pow5mult+0x8c>
 8007c00:	4622      	mov	r2, r4
 8007c02:	4621      	mov	r1, r4
 8007c04:	4630      	mov	r0, r6
 8007c06:	f7ff ff27 	bl	8007a58 <__multiply>
 8007c0a:	6020      	str	r0, [r4, #0]
 8007c0c:	f8c0 8000 	str.w	r8, [r0]
 8007c10:	4604      	mov	r4, r0
 8007c12:	e7e4      	b.n	8007bde <__pow5mult+0x5a>
 8007c14:	4638      	mov	r0, r7
 8007c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c1a:	bf00      	nop
 8007c1c:	0800a468 	.word	0x0800a468

08007c20 <__lshift>:
 8007c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c24:	460c      	mov	r4, r1
 8007c26:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c2a:	6923      	ldr	r3, [r4, #16]
 8007c2c:	6849      	ldr	r1, [r1, #4]
 8007c2e:	eb0a 0903 	add.w	r9, sl, r3
 8007c32:	68a3      	ldr	r3, [r4, #8]
 8007c34:	4607      	mov	r7, r0
 8007c36:	4616      	mov	r6, r2
 8007c38:	f109 0501 	add.w	r5, r9, #1
 8007c3c:	42ab      	cmp	r3, r5
 8007c3e:	db32      	blt.n	8007ca6 <__lshift+0x86>
 8007c40:	4638      	mov	r0, r7
 8007c42:	f7ff fe2c 	bl	800789e <_Balloc>
 8007c46:	2300      	movs	r3, #0
 8007c48:	4680      	mov	r8, r0
 8007c4a:	f100 0114 	add.w	r1, r0, #20
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4553      	cmp	r3, sl
 8007c52:	db2b      	blt.n	8007cac <__lshift+0x8c>
 8007c54:	6920      	ldr	r0, [r4, #16]
 8007c56:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c5a:	f104 0314 	add.w	r3, r4, #20
 8007c5e:	f016 021f 	ands.w	r2, r6, #31
 8007c62:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c66:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c6a:	d025      	beq.n	8007cb8 <__lshift+0x98>
 8007c6c:	f1c2 0e20 	rsb	lr, r2, #32
 8007c70:	2000      	movs	r0, #0
 8007c72:	681e      	ldr	r6, [r3, #0]
 8007c74:	468a      	mov	sl, r1
 8007c76:	4096      	lsls	r6, r2
 8007c78:	4330      	orrs	r0, r6
 8007c7a:	f84a 0b04 	str.w	r0, [sl], #4
 8007c7e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007c82:	459c      	cmp	ip, r3
 8007c84:	fa20 f00e 	lsr.w	r0, r0, lr
 8007c88:	d814      	bhi.n	8007cb4 <__lshift+0x94>
 8007c8a:	6048      	str	r0, [r1, #4]
 8007c8c:	b108      	cbz	r0, 8007c92 <__lshift+0x72>
 8007c8e:	f109 0502 	add.w	r5, r9, #2
 8007c92:	3d01      	subs	r5, #1
 8007c94:	4638      	mov	r0, r7
 8007c96:	f8c8 5010 	str.w	r5, [r8, #16]
 8007c9a:	4621      	mov	r1, r4
 8007c9c:	f7ff fe33 	bl	8007906 <_Bfree>
 8007ca0:	4640      	mov	r0, r8
 8007ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca6:	3101      	adds	r1, #1
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	e7c7      	b.n	8007c3c <__lshift+0x1c>
 8007cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	e7cd      	b.n	8007c50 <__lshift+0x30>
 8007cb4:	4651      	mov	r1, sl
 8007cb6:	e7dc      	b.n	8007c72 <__lshift+0x52>
 8007cb8:	3904      	subs	r1, #4
 8007cba:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cbe:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cc2:	459c      	cmp	ip, r3
 8007cc4:	d8f9      	bhi.n	8007cba <__lshift+0x9a>
 8007cc6:	e7e4      	b.n	8007c92 <__lshift+0x72>

08007cc8 <__mcmp>:
 8007cc8:	6903      	ldr	r3, [r0, #16]
 8007cca:	690a      	ldr	r2, [r1, #16]
 8007ccc:	1a9b      	subs	r3, r3, r2
 8007cce:	b530      	push	{r4, r5, lr}
 8007cd0:	d10c      	bne.n	8007cec <__mcmp+0x24>
 8007cd2:	0092      	lsls	r2, r2, #2
 8007cd4:	3014      	adds	r0, #20
 8007cd6:	3114      	adds	r1, #20
 8007cd8:	1884      	adds	r4, r0, r2
 8007cda:	4411      	add	r1, r2
 8007cdc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ce0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ce4:	4295      	cmp	r5, r2
 8007ce6:	d003      	beq.n	8007cf0 <__mcmp+0x28>
 8007ce8:	d305      	bcc.n	8007cf6 <__mcmp+0x2e>
 8007cea:	2301      	movs	r3, #1
 8007cec:	4618      	mov	r0, r3
 8007cee:	bd30      	pop	{r4, r5, pc}
 8007cf0:	42a0      	cmp	r0, r4
 8007cf2:	d3f3      	bcc.n	8007cdc <__mcmp+0x14>
 8007cf4:	e7fa      	b.n	8007cec <__mcmp+0x24>
 8007cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cfa:	e7f7      	b.n	8007cec <__mcmp+0x24>

08007cfc <__mdiff>:
 8007cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d00:	460d      	mov	r5, r1
 8007d02:	4607      	mov	r7, r0
 8007d04:	4611      	mov	r1, r2
 8007d06:	4628      	mov	r0, r5
 8007d08:	4614      	mov	r4, r2
 8007d0a:	f7ff ffdd 	bl	8007cc8 <__mcmp>
 8007d0e:	1e06      	subs	r6, r0, #0
 8007d10:	d108      	bne.n	8007d24 <__mdiff+0x28>
 8007d12:	4631      	mov	r1, r6
 8007d14:	4638      	mov	r0, r7
 8007d16:	f7ff fdc2 	bl	800789e <_Balloc>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d24:	bfa4      	itt	ge
 8007d26:	4623      	movge	r3, r4
 8007d28:	462c      	movge	r4, r5
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	6861      	ldr	r1, [r4, #4]
 8007d2e:	bfa6      	itte	ge
 8007d30:	461d      	movge	r5, r3
 8007d32:	2600      	movge	r6, #0
 8007d34:	2601      	movlt	r6, #1
 8007d36:	f7ff fdb2 	bl	800789e <_Balloc>
 8007d3a:	692b      	ldr	r3, [r5, #16]
 8007d3c:	60c6      	str	r6, [r0, #12]
 8007d3e:	6926      	ldr	r6, [r4, #16]
 8007d40:	f105 0914 	add.w	r9, r5, #20
 8007d44:	f104 0214 	add.w	r2, r4, #20
 8007d48:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007d4c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007d50:	f100 0514 	add.w	r5, r0, #20
 8007d54:	f04f 0e00 	mov.w	lr, #0
 8007d58:	f852 ab04 	ldr.w	sl, [r2], #4
 8007d5c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007d60:	fa1e f18a 	uxtah	r1, lr, sl
 8007d64:	b2a3      	uxth	r3, r4
 8007d66:	1ac9      	subs	r1, r1, r3
 8007d68:	0c23      	lsrs	r3, r4, #16
 8007d6a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007d6e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007d72:	b289      	uxth	r1, r1
 8007d74:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007d78:	45c8      	cmp	r8, r9
 8007d7a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007d7e:	4694      	mov	ip, r2
 8007d80:	f845 3b04 	str.w	r3, [r5], #4
 8007d84:	d8e8      	bhi.n	8007d58 <__mdiff+0x5c>
 8007d86:	45bc      	cmp	ip, r7
 8007d88:	d304      	bcc.n	8007d94 <__mdiff+0x98>
 8007d8a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007d8e:	b183      	cbz	r3, 8007db2 <__mdiff+0xb6>
 8007d90:	6106      	str	r6, [r0, #16]
 8007d92:	e7c5      	b.n	8007d20 <__mdiff+0x24>
 8007d94:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007d98:	fa1e f381 	uxtah	r3, lr, r1
 8007d9c:	141a      	asrs	r2, r3, #16
 8007d9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007da8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007dac:	f845 3b04 	str.w	r3, [r5], #4
 8007db0:	e7e9      	b.n	8007d86 <__mdiff+0x8a>
 8007db2:	3e01      	subs	r6, #1
 8007db4:	e7e9      	b.n	8007d8a <__mdiff+0x8e>

08007db6 <__d2b>:
 8007db6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007dba:	460e      	mov	r6, r1
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	ec59 8b10 	vmov	r8, r9, d0
 8007dc2:	4615      	mov	r5, r2
 8007dc4:	f7ff fd6b 	bl	800789e <_Balloc>
 8007dc8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007dcc:	4607      	mov	r7, r0
 8007dce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dd2:	bb34      	cbnz	r4, 8007e22 <__d2b+0x6c>
 8007dd4:	9301      	str	r3, [sp, #4]
 8007dd6:	f1b8 0300 	subs.w	r3, r8, #0
 8007dda:	d027      	beq.n	8007e2c <__d2b+0x76>
 8007ddc:	a802      	add	r0, sp, #8
 8007dde:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007de2:	f7ff fe01 	bl	80079e8 <__lo0bits>
 8007de6:	9900      	ldr	r1, [sp, #0]
 8007de8:	b1f0      	cbz	r0, 8007e28 <__d2b+0x72>
 8007dea:	9a01      	ldr	r2, [sp, #4]
 8007dec:	f1c0 0320 	rsb	r3, r0, #32
 8007df0:	fa02 f303 	lsl.w	r3, r2, r3
 8007df4:	430b      	orrs	r3, r1
 8007df6:	40c2      	lsrs	r2, r0
 8007df8:	617b      	str	r3, [r7, #20]
 8007dfa:	9201      	str	r2, [sp, #4]
 8007dfc:	9b01      	ldr	r3, [sp, #4]
 8007dfe:	61bb      	str	r3, [r7, #24]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	bf14      	ite	ne
 8007e04:	2102      	movne	r1, #2
 8007e06:	2101      	moveq	r1, #1
 8007e08:	6139      	str	r1, [r7, #16]
 8007e0a:	b1c4      	cbz	r4, 8007e3e <__d2b+0x88>
 8007e0c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007e10:	4404      	add	r4, r0
 8007e12:	6034      	str	r4, [r6, #0]
 8007e14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e18:	6028      	str	r0, [r5, #0]
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	b003      	add	sp, #12
 8007e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e26:	e7d5      	b.n	8007dd4 <__d2b+0x1e>
 8007e28:	6179      	str	r1, [r7, #20]
 8007e2a:	e7e7      	b.n	8007dfc <__d2b+0x46>
 8007e2c:	a801      	add	r0, sp, #4
 8007e2e:	f7ff fddb 	bl	80079e8 <__lo0bits>
 8007e32:	9b01      	ldr	r3, [sp, #4]
 8007e34:	617b      	str	r3, [r7, #20]
 8007e36:	2101      	movs	r1, #1
 8007e38:	6139      	str	r1, [r7, #16]
 8007e3a:	3020      	adds	r0, #32
 8007e3c:	e7e5      	b.n	8007e0a <__d2b+0x54>
 8007e3e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007e42:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e46:	6030      	str	r0, [r6, #0]
 8007e48:	6918      	ldr	r0, [r3, #16]
 8007e4a:	f7ff fdae 	bl	80079aa <__hi0bits>
 8007e4e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007e52:	e7e1      	b.n	8007e18 <__d2b+0x62>

08007e54 <_calloc_r>:
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	fb02 f401 	mul.w	r4, r2, r1
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	f000 f856 	bl	8007f0c <_malloc_r>
 8007e60:	4605      	mov	r5, r0
 8007e62:	b118      	cbz	r0, 8007e6c <_calloc_r+0x18>
 8007e64:	4622      	mov	r2, r4
 8007e66:	2100      	movs	r1, #0
 8007e68:	f7fd ff02 	bl	8005c70 <memset>
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}

08007e70 <_free_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	4605      	mov	r5, r0
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d045      	beq.n	8007f04 <_free_r+0x94>
 8007e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e7c:	1f0c      	subs	r4, r1, #4
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	bfb8      	it	lt
 8007e82:	18e4      	addlt	r4, r4, r3
 8007e84:	f000 fc39 	bl	80086fa <__malloc_lock>
 8007e88:	4a1f      	ldr	r2, [pc, #124]	; (8007f08 <_free_r+0x98>)
 8007e8a:	6813      	ldr	r3, [r2, #0]
 8007e8c:	4610      	mov	r0, r2
 8007e8e:	b933      	cbnz	r3, 8007e9e <_free_r+0x2e>
 8007e90:	6063      	str	r3, [r4, #4]
 8007e92:	6014      	str	r4, [r2, #0]
 8007e94:	4628      	mov	r0, r5
 8007e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e9a:	f000 bc2f 	b.w	80086fc <__malloc_unlock>
 8007e9e:	42a3      	cmp	r3, r4
 8007ea0:	d90c      	bls.n	8007ebc <_free_r+0x4c>
 8007ea2:	6821      	ldr	r1, [r4, #0]
 8007ea4:	1862      	adds	r2, r4, r1
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	bf04      	itt	eq
 8007eaa:	681a      	ldreq	r2, [r3, #0]
 8007eac:	685b      	ldreq	r3, [r3, #4]
 8007eae:	6063      	str	r3, [r4, #4]
 8007eb0:	bf04      	itt	eq
 8007eb2:	1852      	addeq	r2, r2, r1
 8007eb4:	6022      	streq	r2, [r4, #0]
 8007eb6:	6004      	str	r4, [r0, #0]
 8007eb8:	e7ec      	b.n	8007e94 <_free_r+0x24>
 8007eba:	4613      	mov	r3, r2
 8007ebc:	685a      	ldr	r2, [r3, #4]
 8007ebe:	b10a      	cbz	r2, 8007ec4 <_free_r+0x54>
 8007ec0:	42a2      	cmp	r2, r4
 8007ec2:	d9fa      	bls.n	8007eba <_free_r+0x4a>
 8007ec4:	6819      	ldr	r1, [r3, #0]
 8007ec6:	1858      	adds	r0, r3, r1
 8007ec8:	42a0      	cmp	r0, r4
 8007eca:	d10b      	bne.n	8007ee4 <_free_r+0x74>
 8007ecc:	6820      	ldr	r0, [r4, #0]
 8007ece:	4401      	add	r1, r0
 8007ed0:	1858      	adds	r0, r3, r1
 8007ed2:	4282      	cmp	r2, r0
 8007ed4:	6019      	str	r1, [r3, #0]
 8007ed6:	d1dd      	bne.n	8007e94 <_free_r+0x24>
 8007ed8:	6810      	ldr	r0, [r2, #0]
 8007eda:	6852      	ldr	r2, [r2, #4]
 8007edc:	605a      	str	r2, [r3, #4]
 8007ede:	4401      	add	r1, r0
 8007ee0:	6019      	str	r1, [r3, #0]
 8007ee2:	e7d7      	b.n	8007e94 <_free_r+0x24>
 8007ee4:	d902      	bls.n	8007eec <_free_r+0x7c>
 8007ee6:	230c      	movs	r3, #12
 8007ee8:	602b      	str	r3, [r5, #0]
 8007eea:	e7d3      	b.n	8007e94 <_free_r+0x24>
 8007eec:	6820      	ldr	r0, [r4, #0]
 8007eee:	1821      	adds	r1, r4, r0
 8007ef0:	428a      	cmp	r2, r1
 8007ef2:	bf04      	itt	eq
 8007ef4:	6811      	ldreq	r1, [r2, #0]
 8007ef6:	6852      	ldreq	r2, [r2, #4]
 8007ef8:	6062      	str	r2, [r4, #4]
 8007efa:	bf04      	itt	eq
 8007efc:	1809      	addeq	r1, r1, r0
 8007efe:	6021      	streq	r1, [r4, #0]
 8007f00:	605c      	str	r4, [r3, #4]
 8007f02:	e7c7      	b.n	8007e94 <_free_r+0x24>
 8007f04:	bd38      	pop	{r3, r4, r5, pc}
 8007f06:	bf00      	nop
 8007f08:	2000061c 	.word	0x2000061c

08007f0c <_malloc_r>:
 8007f0c:	b570      	push	{r4, r5, r6, lr}
 8007f0e:	1ccd      	adds	r5, r1, #3
 8007f10:	f025 0503 	bic.w	r5, r5, #3
 8007f14:	3508      	adds	r5, #8
 8007f16:	2d0c      	cmp	r5, #12
 8007f18:	bf38      	it	cc
 8007f1a:	250c      	movcc	r5, #12
 8007f1c:	2d00      	cmp	r5, #0
 8007f1e:	4606      	mov	r6, r0
 8007f20:	db01      	blt.n	8007f26 <_malloc_r+0x1a>
 8007f22:	42a9      	cmp	r1, r5
 8007f24:	d903      	bls.n	8007f2e <_malloc_r+0x22>
 8007f26:	230c      	movs	r3, #12
 8007f28:	6033      	str	r3, [r6, #0]
 8007f2a:	2000      	movs	r0, #0
 8007f2c:	bd70      	pop	{r4, r5, r6, pc}
 8007f2e:	f000 fbe4 	bl	80086fa <__malloc_lock>
 8007f32:	4a21      	ldr	r2, [pc, #132]	; (8007fb8 <_malloc_r+0xac>)
 8007f34:	6814      	ldr	r4, [r2, #0]
 8007f36:	4621      	mov	r1, r4
 8007f38:	b991      	cbnz	r1, 8007f60 <_malloc_r+0x54>
 8007f3a:	4c20      	ldr	r4, [pc, #128]	; (8007fbc <_malloc_r+0xb0>)
 8007f3c:	6823      	ldr	r3, [r4, #0]
 8007f3e:	b91b      	cbnz	r3, 8007f48 <_malloc_r+0x3c>
 8007f40:	4630      	mov	r0, r6
 8007f42:	f000 fb05 	bl	8008550 <_sbrk_r>
 8007f46:	6020      	str	r0, [r4, #0]
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f000 fb00 	bl	8008550 <_sbrk_r>
 8007f50:	1c43      	adds	r3, r0, #1
 8007f52:	d124      	bne.n	8007f9e <_malloc_r+0x92>
 8007f54:	230c      	movs	r3, #12
 8007f56:	6033      	str	r3, [r6, #0]
 8007f58:	4630      	mov	r0, r6
 8007f5a:	f000 fbcf 	bl	80086fc <__malloc_unlock>
 8007f5e:	e7e4      	b.n	8007f2a <_malloc_r+0x1e>
 8007f60:	680b      	ldr	r3, [r1, #0]
 8007f62:	1b5b      	subs	r3, r3, r5
 8007f64:	d418      	bmi.n	8007f98 <_malloc_r+0x8c>
 8007f66:	2b0b      	cmp	r3, #11
 8007f68:	d90f      	bls.n	8007f8a <_malloc_r+0x7e>
 8007f6a:	600b      	str	r3, [r1, #0]
 8007f6c:	50cd      	str	r5, [r1, r3]
 8007f6e:	18cc      	adds	r4, r1, r3
 8007f70:	4630      	mov	r0, r6
 8007f72:	f000 fbc3 	bl	80086fc <__malloc_unlock>
 8007f76:	f104 000b 	add.w	r0, r4, #11
 8007f7a:	1d23      	adds	r3, r4, #4
 8007f7c:	f020 0007 	bic.w	r0, r0, #7
 8007f80:	1ac3      	subs	r3, r0, r3
 8007f82:	d0d3      	beq.n	8007f2c <_malloc_r+0x20>
 8007f84:	425a      	negs	r2, r3
 8007f86:	50e2      	str	r2, [r4, r3]
 8007f88:	e7d0      	b.n	8007f2c <_malloc_r+0x20>
 8007f8a:	428c      	cmp	r4, r1
 8007f8c:	684b      	ldr	r3, [r1, #4]
 8007f8e:	bf16      	itet	ne
 8007f90:	6063      	strne	r3, [r4, #4]
 8007f92:	6013      	streq	r3, [r2, #0]
 8007f94:	460c      	movne	r4, r1
 8007f96:	e7eb      	b.n	8007f70 <_malloc_r+0x64>
 8007f98:	460c      	mov	r4, r1
 8007f9a:	6849      	ldr	r1, [r1, #4]
 8007f9c:	e7cc      	b.n	8007f38 <_malloc_r+0x2c>
 8007f9e:	1cc4      	adds	r4, r0, #3
 8007fa0:	f024 0403 	bic.w	r4, r4, #3
 8007fa4:	42a0      	cmp	r0, r4
 8007fa6:	d005      	beq.n	8007fb4 <_malloc_r+0xa8>
 8007fa8:	1a21      	subs	r1, r4, r0
 8007faa:	4630      	mov	r0, r6
 8007fac:	f000 fad0 	bl	8008550 <_sbrk_r>
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d0cf      	beq.n	8007f54 <_malloc_r+0x48>
 8007fb4:	6025      	str	r5, [r4, #0]
 8007fb6:	e7db      	b.n	8007f70 <_malloc_r+0x64>
 8007fb8:	2000061c 	.word	0x2000061c
 8007fbc:	20000620 	.word	0x20000620

08007fc0 <__ssputs_r>:
 8007fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc4:	688e      	ldr	r6, [r1, #8]
 8007fc6:	429e      	cmp	r6, r3
 8007fc8:	4682      	mov	sl, r0
 8007fca:	460c      	mov	r4, r1
 8007fcc:	4690      	mov	r8, r2
 8007fce:	4699      	mov	r9, r3
 8007fd0:	d837      	bhi.n	8008042 <__ssputs_r+0x82>
 8007fd2:	898a      	ldrh	r2, [r1, #12]
 8007fd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007fd8:	d031      	beq.n	800803e <__ssputs_r+0x7e>
 8007fda:	6825      	ldr	r5, [r4, #0]
 8007fdc:	6909      	ldr	r1, [r1, #16]
 8007fde:	1a6f      	subs	r7, r5, r1
 8007fe0:	6965      	ldr	r5, [r4, #20]
 8007fe2:	2302      	movs	r3, #2
 8007fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fe8:	fb95 f5f3 	sdiv	r5, r5, r3
 8007fec:	f109 0301 	add.w	r3, r9, #1
 8007ff0:	443b      	add	r3, r7
 8007ff2:	429d      	cmp	r5, r3
 8007ff4:	bf38      	it	cc
 8007ff6:	461d      	movcc	r5, r3
 8007ff8:	0553      	lsls	r3, r2, #21
 8007ffa:	d530      	bpl.n	800805e <__ssputs_r+0x9e>
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	f7ff ff85 	bl	8007f0c <_malloc_r>
 8008002:	4606      	mov	r6, r0
 8008004:	b950      	cbnz	r0, 800801c <__ssputs_r+0x5c>
 8008006:	230c      	movs	r3, #12
 8008008:	f8ca 3000 	str.w	r3, [sl]
 800800c:	89a3      	ldrh	r3, [r4, #12]
 800800e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	f04f 30ff 	mov.w	r0, #4294967295
 8008018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800801c:	463a      	mov	r2, r7
 800801e:	6921      	ldr	r1, [r4, #16]
 8008020:	f7ff fc32 	bl	8007888 <memcpy>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800802a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	6126      	str	r6, [r4, #16]
 8008032:	6165      	str	r5, [r4, #20]
 8008034:	443e      	add	r6, r7
 8008036:	1bed      	subs	r5, r5, r7
 8008038:	6026      	str	r6, [r4, #0]
 800803a:	60a5      	str	r5, [r4, #8]
 800803c:	464e      	mov	r6, r9
 800803e:	454e      	cmp	r6, r9
 8008040:	d900      	bls.n	8008044 <__ssputs_r+0x84>
 8008042:	464e      	mov	r6, r9
 8008044:	4632      	mov	r2, r6
 8008046:	4641      	mov	r1, r8
 8008048:	6820      	ldr	r0, [r4, #0]
 800804a:	f000 fb3d 	bl	80086c8 <memmove>
 800804e:	68a3      	ldr	r3, [r4, #8]
 8008050:	1b9b      	subs	r3, r3, r6
 8008052:	60a3      	str	r3, [r4, #8]
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	441e      	add	r6, r3
 8008058:	6026      	str	r6, [r4, #0]
 800805a:	2000      	movs	r0, #0
 800805c:	e7dc      	b.n	8008018 <__ssputs_r+0x58>
 800805e:	462a      	mov	r2, r5
 8008060:	f000 fb4d 	bl	80086fe <_realloc_r>
 8008064:	4606      	mov	r6, r0
 8008066:	2800      	cmp	r0, #0
 8008068:	d1e2      	bne.n	8008030 <__ssputs_r+0x70>
 800806a:	6921      	ldr	r1, [r4, #16]
 800806c:	4650      	mov	r0, sl
 800806e:	f7ff feff 	bl	8007e70 <_free_r>
 8008072:	e7c8      	b.n	8008006 <__ssputs_r+0x46>

08008074 <_svfiprintf_r>:
 8008074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008078:	461d      	mov	r5, r3
 800807a:	898b      	ldrh	r3, [r1, #12]
 800807c:	061f      	lsls	r7, r3, #24
 800807e:	b09d      	sub	sp, #116	; 0x74
 8008080:	4680      	mov	r8, r0
 8008082:	460c      	mov	r4, r1
 8008084:	4616      	mov	r6, r2
 8008086:	d50f      	bpl.n	80080a8 <_svfiprintf_r+0x34>
 8008088:	690b      	ldr	r3, [r1, #16]
 800808a:	b96b      	cbnz	r3, 80080a8 <_svfiprintf_r+0x34>
 800808c:	2140      	movs	r1, #64	; 0x40
 800808e:	f7ff ff3d 	bl	8007f0c <_malloc_r>
 8008092:	6020      	str	r0, [r4, #0]
 8008094:	6120      	str	r0, [r4, #16]
 8008096:	b928      	cbnz	r0, 80080a4 <_svfiprintf_r+0x30>
 8008098:	230c      	movs	r3, #12
 800809a:	f8c8 3000 	str.w	r3, [r8]
 800809e:	f04f 30ff 	mov.w	r0, #4294967295
 80080a2:	e0c8      	b.n	8008236 <_svfiprintf_r+0x1c2>
 80080a4:	2340      	movs	r3, #64	; 0x40
 80080a6:	6163      	str	r3, [r4, #20]
 80080a8:	2300      	movs	r3, #0
 80080aa:	9309      	str	r3, [sp, #36]	; 0x24
 80080ac:	2320      	movs	r3, #32
 80080ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080b2:	2330      	movs	r3, #48	; 0x30
 80080b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80080b8:	9503      	str	r5, [sp, #12]
 80080ba:	f04f 0b01 	mov.w	fp, #1
 80080be:	4637      	mov	r7, r6
 80080c0:	463d      	mov	r5, r7
 80080c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80080c6:	b10b      	cbz	r3, 80080cc <_svfiprintf_r+0x58>
 80080c8:	2b25      	cmp	r3, #37	; 0x25
 80080ca:	d13e      	bne.n	800814a <_svfiprintf_r+0xd6>
 80080cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80080d0:	d00b      	beq.n	80080ea <_svfiprintf_r+0x76>
 80080d2:	4653      	mov	r3, sl
 80080d4:	4632      	mov	r2, r6
 80080d6:	4621      	mov	r1, r4
 80080d8:	4640      	mov	r0, r8
 80080da:	f7ff ff71 	bl	8007fc0 <__ssputs_r>
 80080de:	3001      	adds	r0, #1
 80080e0:	f000 80a4 	beq.w	800822c <_svfiprintf_r+0x1b8>
 80080e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e6:	4453      	add	r3, sl
 80080e8:	9309      	str	r3, [sp, #36]	; 0x24
 80080ea:	783b      	ldrb	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 809d 	beq.w	800822c <_svfiprintf_r+0x1b8>
 80080f2:	2300      	movs	r3, #0
 80080f4:	f04f 32ff 	mov.w	r2, #4294967295
 80080f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080fc:	9304      	str	r3, [sp, #16]
 80080fe:	9307      	str	r3, [sp, #28]
 8008100:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008104:	931a      	str	r3, [sp, #104]	; 0x68
 8008106:	462f      	mov	r7, r5
 8008108:	2205      	movs	r2, #5
 800810a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800810e:	4850      	ldr	r0, [pc, #320]	; (8008250 <_svfiprintf_r+0x1dc>)
 8008110:	f7f8 f86e 	bl	80001f0 <memchr>
 8008114:	9b04      	ldr	r3, [sp, #16]
 8008116:	b9d0      	cbnz	r0, 800814e <_svfiprintf_r+0xda>
 8008118:	06d9      	lsls	r1, r3, #27
 800811a:	bf44      	itt	mi
 800811c:	2220      	movmi	r2, #32
 800811e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008122:	071a      	lsls	r2, r3, #28
 8008124:	bf44      	itt	mi
 8008126:	222b      	movmi	r2, #43	; 0x2b
 8008128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800812c:	782a      	ldrb	r2, [r5, #0]
 800812e:	2a2a      	cmp	r2, #42	; 0x2a
 8008130:	d015      	beq.n	800815e <_svfiprintf_r+0xea>
 8008132:	9a07      	ldr	r2, [sp, #28]
 8008134:	462f      	mov	r7, r5
 8008136:	2000      	movs	r0, #0
 8008138:	250a      	movs	r5, #10
 800813a:	4639      	mov	r1, r7
 800813c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008140:	3b30      	subs	r3, #48	; 0x30
 8008142:	2b09      	cmp	r3, #9
 8008144:	d94d      	bls.n	80081e2 <_svfiprintf_r+0x16e>
 8008146:	b1b8      	cbz	r0, 8008178 <_svfiprintf_r+0x104>
 8008148:	e00f      	b.n	800816a <_svfiprintf_r+0xf6>
 800814a:	462f      	mov	r7, r5
 800814c:	e7b8      	b.n	80080c0 <_svfiprintf_r+0x4c>
 800814e:	4a40      	ldr	r2, [pc, #256]	; (8008250 <_svfiprintf_r+0x1dc>)
 8008150:	1a80      	subs	r0, r0, r2
 8008152:	fa0b f000 	lsl.w	r0, fp, r0
 8008156:	4318      	orrs	r0, r3
 8008158:	9004      	str	r0, [sp, #16]
 800815a:	463d      	mov	r5, r7
 800815c:	e7d3      	b.n	8008106 <_svfiprintf_r+0x92>
 800815e:	9a03      	ldr	r2, [sp, #12]
 8008160:	1d11      	adds	r1, r2, #4
 8008162:	6812      	ldr	r2, [r2, #0]
 8008164:	9103      	str	r1, [sp, #12]
 8008166:	2a00      	cmp	r2, #0
 8008168:	db01      	blt.n	800816e <_svfiprintf_r+0xfa>
 800816a:	9207      	str	r2, [sp, #28]
 800816c:	e004      	b.n	8008178 <_svfiprintf_r+0x104>
 800816e:	4252      	negs	r2, r2
 8008170:	f043 0302 	orr.w	r3, r3, #2
 8008174:	9207      	str	r2, [sp, #28]
 8008176:	9304      	str	r3, [sp, #16]
 8008178:	783b      	ldrb	r3, [r7, #0]
 800817a:	2b2e      	cmp	r3, #46	; 0x2e
 800817c:	d10c      	bne.n	8008198 <_svfiprintf_r+0x124>
 800817e:	787b      	ldrb	r3, [r7, #1]
 8008180:	2b2a      	cmp	r3, #42	; 0x2a
 8008182:	d133      	bne.n	80081ec <_svfiprintf_r+0x178>
 8008184:	9b03      	ldr	r3, [sp, #12]
 8008186:	1d1a      	adds	r2, r3, #4
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	9203      	str	r2, [sp, #12]
 800818c:	2b00      	cmp	r3, #0
 800818e:	bfb8      	it	lt
 8008190:	f04f 33ff 	movlt.w	r3, #4294967295
 8008194:	3702      	adds	r7, #2
 8008196:	9305      	str	r3, [sp, #20]
 8008198:	4d2e      	ldr	r5, [pc, #184]	; (8008254 <_svfiprintf_r+0x1e0>)
 800819a:	7839      	ldrb	r1, [r7, #0]
 800819c:	2203      	movs	r2, #3
 800819e:	4628      	mov	r0, r5
 80081a0:	f7f8 f826 	bl	80001f0 <memchr>
 80081a4:	b138      	cbz	r0, 80081b6 <_svfiprintf_r+0x142>
 80081a6:	2340      	movs	r3, #64	; 0x40
 80081a8:	1b40      	subs	r0, r0, r5
 80081aa:	fa03 f000 	lsl.w	r0, r3, r0
 80081ae:	9b04      	ldr	r3, [sp, #16]
 80081b0:	4303      	orrs	r3, r0
 80081b2:	3701      	adds	r7, #1
 80081b4:	9304      	str	r3, [sp, #16]
 80081b6:	7839      	ldrb	r1, [r7, #0]
 80081b8:	4827      	ldr	r0, [pc, #156]	; (8008258 <_svfiprintf_r+0x1e4>)
 80081ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80081be:	2206      	movs	r2, #6
 80081c0:	1c7e      	adds	r6, r7, #1
 80081c2:	f7f8 f815 	bl	80001f0 <memchr>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	d038      	beq.n	800823c <_svfiprintf_r+0x1c8>
 80081ca:	4b24      	ldr	r3, [pc, #144]	; (800825c <_svfiprintf_r+0x1e8>)
 80081cc:	bb13      	cbnz	r3, 8008214 <_svfiprintf_r+0x1a0>
 80081ce:	9b03      	ldr	r3, [sp, #12]
 80081d0:	3307      	adds	r3, #7
 80081d2:	f023 0307 	bic.w	r3, r3, #7
 80081d6:	3308      	adds	r3, #8
 80081d8:	9303      	str	r3, [sp, #12]
 80081da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081dc:	444b      	add	r3, r9
 80081de:	9309      	str	r3, [sp, #36]	; 0x24
 80081e0:	e76d      	b.n	80080be <_svfiprintf_r+0x4a>
 80081e2:	fb05 3202 	mla	r2, r5, r2, r3
 80081e6:	2001      	movs	r0, #1
 80081e8:	460f      	mov	r7, r1
 80081ea:	e7a6      	b.n	800813a <_svfiprintf_r+0xc6>
 80081ec:	2300      	movs	r3, #0
 80081ee:	3701      	adds	r7, #1
 80081f0:	9305      	str	r3, [sp, #20]
 80081f2:	4619      	mov	r1, r3
 80081f4:	250a      	movs	r5, #10
 80081f6:	4638      	mov	r0, r7
 80081f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081fc:	3a30      	subs	r2, #48	; 0x30
 80081fe:	2a09      	cmp	r2, #9
 8008200:	d903      	bls.n	800820a <_svfiprintf_r+0x196>
 8008202:	2b00      	cmp	r3, #0
 8008204:	d0c8      	beq.n	8008198 <_svfiprintf_r+0x124>
 8008206:	9105      	str	r1, [sp, #20]
 8008208:	e7c6      	b.n	8008198 <_svfiprintf_r+0x124>
 800820a:	fb05 2101 	mla	r1, r5, r1, r2
 800820e:	2301      	movs	r3, #1
 8008210:	4607      	mov	r7, r0
 8008212:	e7f0      	b.n	80081f6 <_svfiprintf_r+0x182>
 8008214:	ab03      	add	r3, sp, #12
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	4622      	mov	r2, r4
 800821a:	4b11      	ldr	r3, [pc, #68]	; (8008260 <_svfiprintf_r+0x1ec>)
 800821c:	a904      	add	r1, sp, #16
 800821e:	4640      	mov	r0, r8
 8008220:	f7fd fdc2 	bl	8005da8 <_printf_float>
 8008224:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008228:	4681      	mov	r9, r0
 800822a:	d1d6      	bne.n	80081da <_svfiprintf_r+0x166>
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	065b      	lsls	r3, r3, #25
 8008230:	f53f af35 	bmi.w	800809e <_svfiprintf_r+0x2a>
 8008234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008236:	b01d      	add	sp, #116	; 0x74
 8008238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823c:	ab03      	add	r3, sp, #12
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	4622      	mov	r2, r4
 8008242:	4b07      	ldr	r3, [pc, #28]	; (8008260 <_svfiprintf_r+0x1ec>)
 8008244:	a904      	add	r1, sp, #16
 8008246:	4640      	mov	r0, r8
 8008248:	f7fe f864 	bl	8006314 <_printf_i>
 800824c:	e7ea      	b.n	8008224 <_svfiprintf_r+0x1b0>
 800824e:	bf00      	nop
 8008250:	0800a474 	.word	0x0800a474
 8008254:	0800a47a 	.word	0x0800a47a
 8008258:	0800a47e 	.word	0x0800a47e
 800825c:	08005da9 	.word	0x08005da9
 8008260:	08007fc1 	.word	0x08007fc1

08008264 <__sfputc_r>:
 8008264:	6893      	ldr	r3, [r2, #8]
 8008266:	3b01      	subs	r3, #1
 8008268:	2b00      	cmp	r3, #0
 800826a:	b410      	push	{r4}
 800826c:	6093      	str	r3, [r2, #8]
 800826e:	da08      	bge.n	8008282 <__sfputc_r+0x1e>
 8008270:	6994      	ldr	r4, [r2, #24]
 8008272:	42a3      	cmp	r3, r4
 8008274:	db01      	blt.n	800827a <__sfputc_r+0x16>
 8008276:	290a      	cmp	r1, #10
 8008278:	d103      	bne.n	8008282 <__sfputc_r+0x1e>
 800827a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800827e:	f7fe ba0b 	b.w	8006698 <__swbuf_r>
 8008282:	6813      	ldr	r3, [r2, #0]
 8008284:	1c58      	adds	r0, r3, #1
 8008286:	6010      	str	r0, [r2, #0]
 8008288:	7019      	strb	r1, [r3, #0]
 800828a:	4608      	mov	r0, r1
 800828c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008290:	4770      	bx	lr

08008292 <__sfputs_r>:
 8008292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008294:	4606      	mov	r6, r0
 8008296:	460f      	mov	r7, r1
 8008298:	4614      	mov	r4, r2
 800829a:	18d5      	adds	r5, r2, r3
 800829c:	42ac      	cmp	r4, r5
 800829e:	d101      	bne.n	80082a4 <__sfputs_r+0x12>
 80082a0:	2000      	movs	r0, #0
 80082a2:	e007      	b.n	80082b4 <__sfputs_r+0x22>
 80082a4:	463a      	mov	r2, r7
 80082a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082aa:	4630      	mov	r0, r6
 80082ac:	f7ff ffda 	bl	8008264 <__sfputc_r>
 80082b0:	1c43      	adds	r3, r0, #1
 80082b2:	d1f3      	bne.n	800829c <__sfputs_r+0xa>
 80082b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082b8 <_vfiprintf_r>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	460c      	mov	r4, r1
 80082be:	b09d      	sub	sp, #116	; 0x74
 80082c0:	4617      	mov	r7, r2
 80082c2:	461d      	mov	r5, r3
 80082c4:	4606      	mov	r6, r0
 80082c6:	b118      	cbz	r0, 80082d0 <_vfiprintf_r+0x18>
 80082c8:	6983      	ldr	r3, [r0, #24]
 80082ca:	b90b      	cbnz	r3, 80082d0 <_vfiprintf_r+0x18>
 80082cc:	f7ff f9d8 	bl	8007680 <__sinit>
 80082d0:	4b7c      	ldr	r3, [pc, #496]	; (80084c4 <_vfiprintf_r+0x20c>)
 80082d2:	429c      	cmp	r4, r3
 80082d4:	d158      	bne.n	8008388 <_vfiprintf_r+0xd0>
 80082d6:	6874      	ldr	r4, [r6, #4]
 80082d8:	89a3      	ldrh	r3, [r4, #12]
 80082da:	0718      	lsls	r0, r3, #28
 80082dc:	d55e      	bpl.n	800839c <_vfiprintf_r+0xe4>
 80082de:	6923      	ldr	r3, [r4, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d05b      	beq.n	800839c <_vfiprintf_r+0xe4>
 80082e4:	2300      	movs	r3, #0
 80082e6:	9309      	str	r3, [sp, #36]	; 0x24
 80082e8:	2320      	movs	r3, #32
 80082ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082ee:	2330      	movs	r3, #48	; 0x30
 80082f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082f4:	9503      	str	r5, [sp, #12]
 80082f6:	f04f 0b01 	mov.w	fp, #1
 80082fa:	46b8      	mov	r8, r7
 80082fc:	4645      	mov	r5, r8
 80082fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008302:	b10b      	cbz	r3, 8008308 <_vfiprintf_r+0x50>
 8008304:	2b25      	cmp	r3, #37	; 0x25
 8008306:	d154      	bne.n	80083b2 <_vfiprintf_r+0xfa>
 8008308:	ebb8 0a07 	subs.w	sl, r8, r7
 800830c:	d00b      	beq.n	8008326 <_vfiprintf_r+0x6e>
 800830e:	4653      	mov	r3, sl
 8008310:	463a      	mov	r2, r7
 8008312:	4621      	mov	r1, r4
 8008314:	4630      	mov	r0, r6
 8008316:	f7ff ffbc 	bl	8008292 <__sfputs_r>
 800831a:	3001      	adds	r0, #1
 800831c:	f000 80c2 	beq.w	80084a4 <_vfiprintf_r+0x1ec>
 8008320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008322:	4453      	add	r3, sl
 8008324:	9309      	str	r3, [sp, #36]	; 0x24
 8008326:	f898 3000 	ldrb.w	r3, [r8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	f000 80ba 	beq.w	80084a4 <_vfiprintf_r+0x1ec>
 8008330:	2300      	movs	r3, #0
 8008332:	f04f 32ff 	mov.w	r2, #4294967295
 8008336:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	9307      	str	r3, [sp, #28]
 800833e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008342:	931a      	str	r3, [sp, #104]	; 0x68
 8008344:	46a8      	mov	r8, r5
 8008346:	2205      	movs	r2, #5
 8008348:	f818 1b01 	ldrb.w	r1, [r8], #1
 800834c:	485e      	ldr	r0, [pc, #376]	; (80084c8 <_vfiprintf_r+0x210>)
 800834e:	f7f7 ff4f 	bl	80001f0 <memchr>
 8008352:	9b04      	ldr	r3, [sp, #16]
 8008354:	bb78      	cbnz	r0, 80083b6 <_vfiprintf_r+0xfe>
 8008356:	06d9      	lsls	r1, r3, #27
 8008358:	bf44      	itt	mi
 800835a:	2220      	movmi	r2, #32
 800835c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008360:	071a      	lsls	r2, r3, #28
 8008362:	bf44      	itt	mi
 8008364:	222b      	movmi	r2, #43	; 0x2b
 8008366:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800836a:	782a      	ldrb	r2, [r5, #0]
 800836c:	2a2a      	cmp	r2, #42	; 0x2a
 800836e:	d02a      	beq.n	80083c6 <_vfiprintf_r+0x10e>
 8008370:	9a07      	ldr	r2, [sp, #28]
 8008372:	46a8      	mov	r8, r5
 8008374:	2000      	movs	r0, #0
 8008376:	250a      	movs	r5, #10
 8008378:	4641      	mov	r1, r8
 800837a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800837e:	3b30      	subs	r3, #48	; 0x30
 8008380:	2b09      	cmp	r3, #9
 8008382:	d969      	bls.n	8008458 <_vfiprintf_r+0x1a0>
 8008384:	b360      	cbz	r0, 80083e0 <_vfiprintf_r+0x128>
 8008386:	e024      	b.n	80083d2 <_vfiprintf_r+0x11a>
 8008388:	4b50      	ldr	r3, [pc, #320]	; (80084cc <_vfiprintf_r+0x214>)
 800838a:	429c      	cmp	r4, r3
 800838c:	d101      	bne.n	8008392 <_vfiprintf_r+0xda>
 800838e:	68b4      	ldr	r4, [r6, #8]
 8008390:	e7a2      	b.n	80082d8 <_vfiprintf_r+0x20>
 8008392:	4b4f      	ldr	r3, [pc, #316]	; (80084d0 <_vfiprintf_r+0x218>)
 8008394:	429c      	cmp	r4, r3
 8008396:	bf08      	it	eq
 8008398:	68f4      	ldreq	r4, [r6, #12]
 800839a:	e79d      	b.n	80082d8 <_vfiprintf_r+0x20>
 800839c:	4621      	mov	r1, r4
 800839e:	4630      	mov	r0, r6
 80083a0:	f7fe f9cc 	bl	800673c <__swsetup_r>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	d09d      	beq.n	80082e4 <_vfiprintf_r+0x2c>
 80083a8:	f04f 30ff 	mov.w	r0, #4294967295
 80083ac:	b01d      	add	sp, #116	; 0x74
 80083ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b2:	46a8      	mov	r8, r5
 80083b4:	e7a2      	b.n	80082fc <_vfiprintf_r+0x44>
 80083b6:	4a44      	ldr	r2, [pc, #272]	; (80084c8 <_vfiprintf_r+0x210>)
 80083b8:	1a80      	subs	r0, r0, r2
 80083ba:	fa0b f000 	lsl.w	r0, fp, r0
 80083be:	4318      	orrs	r0, r3
 80083c0:	9004      	str	r0, [sp, #16]
 80083c2:	4645      	mov	r5, r8
 80083c4:	e7be      	b.n	8008344 <_vfiprintf_r+0x8c>
 80083c6:	9a03      	ldr	r2, [sp, #12]
 80083c8:	1d11      	adds	r1, r2, #4
 80083ca:	6812      	ldr	r2, [r2, #0]
 80083cc:	9103      	str	r1, [sp, #12]
 80083ce:	2a00      	cmp	r2, #0
 80083d0:	db01      	blt.n	80083d6 <_vfiprintf_r+0x11e>
 80083d2:	9207      	str	r2, [sp, #28]
 80083d4:	e004      	b.n	80083e0 <_vfiprintf_r+0x128>
 80083d6:	4252      	negs	r2, r2
 80083d8:	f043 0302 	orr.w	r3, r3, #2
 80083dc:	9207      	str	r2, [sp, #28]
 80083de:	9304      	str	r3, [sp, #16]
 80083e0:	f898 3000 	ldrb.w	r3, [r8]
 80083e4:	2b2e      	cmp	r3, #46	; 0x2e
 80083e6:	d10e      	bne.n	8008406 <_vfiprintf_r+0x14e>
 80083e8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80083ec:	2b2a      	cmp	r3, #42	; 0x2a
 80083ee:	d138      	bne.n	8008462 <_vfiprintf_r+0x1aa>
 80083f0:	9b03      	ldr	r3, [sp, #12]
 80083f2:	1d1a      	adds	r2, r3, #4
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	9203      	str	r2, [sp, #12]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	bfb8      	it	lt
 80083fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008400:	f108 0802 	add.w	r8, r8, #2
 8008404:	9305      	str	r3, [sp, #20]
 8008406:	4d33      	ldr	r5, [pc, #204]	; (80084d4 <_vfiprintf_r+0x21c>)
 8008408:	f898 1000 	ldrb.w	r1, [r8]
 800840c:	2203      	movs	r2, #3
 800840e:	4628      	mov	r0, r5
 8008410:	f7f7 feee 	bl	80001f0 <memchr>
 8008414:	b140      	cbz	r0, 8008428 <_vfiprintf_r+0x170>
 8008416:	2340      	movs	r3, #64	; 0x40
 8008418:	1b40      	subs	r0, r0, r5
 800841a:	fa03 f000 	lsl.w	r0, r3, r0
 800841e:	9b04      	ldr	r3, [sp, #16]
 8008420:	4303      	orrs	r3, r0
 8008422:	f108 0801 	add.w	r8, r8, #1
 8008426:	9304      	str	r3, [sp, #16]
 8008428:	f898 1000 	ldrb.w	r1, [r8]
 800842c:	482a      	ldr	r0, [pc, #168]	; (80084d8 <_vfiprintf_r+0x220>)
 800842e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008432:	2206      	movs	r2, #6
 8008434:	f108 0701 	add.w	r7, r8, #1
 8008438:	f7f7 feda 	bl	80001f0 <memchr>
 800843c:	2800      	cmp	r0, #0
 800843e:	d037      	beq.n	80084b0 <_vfiprintf_r+0x1f8>
 8008440:	4b26      	ldr	r3, [pc, #152]	; (80084dc <_vfiprintf_r+0x224>)
 8008442:	bb1b      	cbnz	r3, 800848c <_vfiprintf_r+0x1d4>
 8008444:	9b03      	ldr	r3, [sp, #12]
 8008446:	3307      	adds	r3, #7
 8008448:	f023 0307 	bic.w	r3, r3, #7
 800844c:	3308      	adds	r3, #8
 800844e:	9303      	str	r3, [sp, #12]
 8008450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008452:	444b      	add	r3, r9
 8008454:	9309      	str	r3, [sp, #36]	; 0x24
 8008456:	e750      	b.n	80082fa <_vfiprintf_r+0x42>
 8008458:	fb05 3202 	mla	r2, r5, r2, r3
 800845c:	2001      	movs	r0, #1
 800845e:	4688      	mov	r8, r1
 8008460:	e78a      	b.n	8008378 <_vfiprintf_r+0xc0>
 8008462:	2300      	movs	r3, #0
 8008464:	f108 0801 	add.w	r8, r8, #1
 8008468:	9305      	str	r3, [sp, #20]
 800846a:	4619      	mov	r1, r3
 800846c:	250a      	movs	r5, #10
 800846e:	4640      	mov	r0, r8
 8008470:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008474:	3a30      	subs	r2, #48	; 0x30
 8008476:	2a09      	cmp	r2, #9
 8008478:	d903      	bls.n	8008482 <_vfiprintf_r+0x1ca>
 800847a:	2b00      	cmp	r3, #0
 800847c:	d0c3      	beq.n	8008406 <_vfiprintf_r+0x14e>
 800847e:	9105      	str	r1, [sp, #20]
 8008480:	e7c1      	b.n	8008406 <_vfiprintf_r+0x14e>
 8008482:	fb05 2101 	mla	r1, r5, r1, r2
 8008486:	2301      	movs	r3, #1
 8008488:	4680      	mov	r8, r0
 800848a:	e7f0      	b.n	800846e <_vfiprintf_r+0x1b6>
 800848c:	ab03      	add	r3, sp, #12
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	4622      	mov	r2, r4
 8008492:	4b13      	ldr	r3, [pc, #76]	; (80084e0 <_vfiprintf_r+0x228>)
 8008494:	a904      	add	r1, sp, #16
 8008496:	4630      	mov	r0, r6
 8008498:	f7fd fc86 	bl	8005da8 <_printf_float>
 800849c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80084a0:	4681      	mov	r9, r0
 80084a2:	d1d5      	bne.n	8008450 <_vfiprintf_r+0x198>
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	065b      	lsls	r3, r3, #25
 80084a8:	f53f af7e 	bmi.w	80083a8 <_vfiprintf_r+0xf0>
 80084ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084ae:	e77d      	b.n	80083ac <_vfiprintf_r+0xf4>
 80084b0:	ab03      	add	r3, sp, #12
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	4622      	mov	r2, r4
 80084b6:	4b0a      	ldr	r3, [pc, #40]	; (80084e0 <_vfiprintf_r+0x228>)
 80084b8:	a904      	add	r1, sp, #16
 80084ba:	4630      	mov	r0, r6
 80084bc:	f7fd ff2a 	bl	8006314 <_printf_i>
 80084c0:	e7ec      	b.n	800849c <_vfiprintf_r+0x1e4>
 80084c2:	bf00      	nop
 80084c4:	0800a334 	.word	0x0800a334
 80084c8:	0800a474 	.word	0x0800a474
 80084cc:	0800a354 	.word	0x0800a354
 80084d0:	0800a314 	.word	0x0800a314
 80084d4:	0800a47a 	.word	0x0800a47a
 80084d8:	0800a47e 	.word	0x0800a47e
 80084dc:	08005da9 	.word	0x08005da9
 80084e0:	08008293 	.word	0x08008293

080084e4 <_putc_r>:
 80084e4:	b570      	push	{r4, r5, r6, lr}
 80084e6:	460d      	mov	r5, r1
 80084e8:	4614      	mov	r4, r2
 80084ea:	4606      	mov	r6, r0
 80084ec:	b118      	cbz	r0, 80084f6 <_putc_r+0x12>
 80084ee:	6983      	ldr	r3, [r0, #24]
 80084f0:	b90b      	cbnz	r3, 80084f6 <_putc_r+0x12>
 80084f2:	f7ff f8c5 	bl	8007680 <__sinit>
 80084f6:	4b13      	ldr	r3, [pc, #76]	; (8008544 <_putc_r+0x60>)
 80084f8:	429c      	cmp	r4, r3
 80084fa:	d112      	bne.n	8008522 <_putc_r+0x3e>
 80084fc:	6874      	ldr	r4, [r6, #4]
 80084fe:	68a3      	ldr	r3, [r4, #8]
 8008500:	3b01      	subs	r3, #1
 8008502:	2b00      	cmp	r3, #0
 8008504:	60a3      	str	r3, [r4, #8]
 8008506:	da16      	bge.n	8008536 <_putc_r+0x52>
 8008508:	69a2      	ldr	r2, [r4, #24]
 800850a:	4293      	cmp	r3, r2
 800850c:	db02      	blt.n	8008514 <_putc_r+0x30>
 800850e:	b2eb      	uxtb	r3, r5
 8008510:	2b0a      	cmp	r3, #10
 8008512:	d110      	bne.n	8008536 <_putc_r+0x52>
 8008514:	4622      	mov	r2, r4
 8008516:	4629      	mov	r1, r5
 8008518:	4630      	mov	r0, r6
 800851a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800851e:	f7fe b8bb 	b.w	8006698 <__swbuf_r>
 8008522:	4b09      	ldr	r3, [pc, #36]	; (8008548 <_putc_r+0x64>)
 8008524:	429c      	cmp	r4, r3
 8008526:	d101      	bne.n	800852c <_putc_r+0x48>
 8008528:	68b4      	ldr	r4, [r6, #8]
 800852a:	e7e8      	b.n	80084fe <_putc_r+0x1a>
 800852c:	4b07      	ldr	r3, [pc, #28]	; (800854c <_putc_r+0x68>)
 800852e:	429c      	cmp	r4, r3
 8008530:	bf08      	it	eq
 8008532:	68f4      	ldreq	r4, [r6, #12]
 8008534:	e7e3      	b.n	80084fe <_putc_r+0x1a>
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	6022      	str	r2, [r4, #0]
 800853c:	701d      	strb	r5, [r3, #0]
 800853e:	b2e8      	uxtb	r0, r5
 8008540:	bd70      	pop	{r4, r5, r6, pc}
 8008542:	bf00      	nop
 8008544:	0800a334 	.word	0x0800a334
 8008548:	0800a354 	.word	0x0800a354
 800854c:	0800a314 	.word	0x0800a314

08008550 <_sbrk_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4c06      	ldr	r4, [pc, #24]	; (800856c <_sbrk_r+0x1c>)
 8008554:	2300      	movs	r3, #0
 8008556:	4605      	mov	r5, r0
 8008558:	4608      	mov	r0, r1
 800855a:	6023      	str	r3, [r4, #0]
 800855c:	f7f8 ff66 	bl	800142c <_sbrk>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	d102      	bne.n	800856a <_sbrk_r+0x1a>
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	b103      	cbz	r3, 800856a <_sbrk_r+0x1a>
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	20000ca0 	.word	0x20000ca0

08008570 <__sread>:
 8008570:	b510      	push	{r4, lr}
 8008572:	460c      	mov	r4, r1
 8008574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008578:	f000 f8e8 	bl	800874c <_read_r>
 800857c:	2800      	cmp	r0, #0
 800857e:	bfab      	itete	ge
 8008580:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008582:	89a3      	ldrhlt	r3, [r4, #12]
 8008584:	181b      	addge	r3, r3, r0
 8008586:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800858a:	bfac      	ite	ge
 800858c:	6563      	strge	r3, [r4, #84]	; 0x54
 800858e:	81a3      	strhlt	r3, [r4, #12]
 8008590:	bd10      	pop	{r4, pc}

08008592 <__swrite>:
 8008592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008596:	461f      	mov	r7, r3
 8008598:	898b      	ldrh	r3, [r1, #12]
 800859a:	05db      	lsls	r3, r3, #23
 800859c:	4605      	mov	r5, r0
 800859e:	460c      	mov	r4, r1
 80085a0:	4616      	mov	r6, r2
 80085a2:	d505      	bpl.n	80085b0 <__swrite+0x1e>
 80085a4:	2302      	movs	r3, #2
 80085a6:	2200      	movs	r2, #0
 80085a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ac:	f000 f868 	bl	8008680 <_lseek_r>
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	4632      	mov	r2, r6
 80085be:	463b      	mov	r3, r7
 80085c0:	4628      	mov	r0, r5
 80085c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085c6:	f000 b817 	b.w	80085f8 <_write_r>

080085ca <__sseek>:
 80085ca:	b510      	push	{r4, lr}
 80085cc:	460c      	mov	r4, r1
 80085ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d2:	f000 f855 	bl	8008680 <_lseek_r>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	89a3      	ldrh	r3, [r4, #12]
 80085da:	bf15      	itete	ne
 80085dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80085de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085e6:	81a3      	strheq	r3, [r4, #12]
 80085e8:	bf18      	it	ne
 80085ea:	81a3      	strhne	r3, [r4, #12]
 80085ec:	bd10      	pop	{r4, pc}

080085ee <__sclose>:
 80085ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f2:	f000 b813 	b.w	800861c <_close_r>
	...

080085f8 <_write_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	4c07      	ldr	r4, [pc, #28]	; (8008618 <_write_r+0x20>)
 80085fc:	4605      	mov	r5, r0
 80085fe:	4608      	mov	r0, r1
 8008600:	4611      	mov	r1, r2
 8008602:	2200      	movs	r2, #0
 8008604:	6022      	str	r2, [r4, #0]
 8008606:	461a      	mov	r2, r3
 8008608:	f7f8 febf 	bl	800138a <_write>
 800860c:	1c43      	adds	r3, r0, #1
 800860e:	d102      	bne.n	8008616 <_write_r+0x1e>
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	b103      	cbz	r3, 8008616 <_write_r+0x1e>
 8008614:	602b      	str	r3, [r5, #0]
 8008616:	bd38      	pop	{r3, r4, r5, pc}
 8008618:	20000ca0 	.word	0x20000ca0

0800861c <_close_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4c06      	ldr	r4, [pc, #24]	; (8008638 <_close_r+0x1c>)
 8008620:	2300      	movs	r3, #0
 8008622:	4605      	mov	r5, r0
 8008624:	4608      	mov	r0, r1
 8008626:	6023      	str	r3, [r4, #0]
 8008628:	f7f8 fecb 	bl	80013c2 <_close>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_close_r+0x1a>
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	b103      	cbz	r3, 8008636 <_close_r+0x1a>
 8008634:	602b      	str	r3, [r5, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	20000ca0 	.word	0x20000ca0

0800863c <_fstat_r>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4c07      	ldr	r4, [pc, #28]	; (800865c <_fstat_r+0x20>)
 8008640:	2300      	movs	r3, #0
 8008642:	4605      	mov	r5, r0
 8008644:	4608      	mov	r0, r1
 8008646:	4611      	mov	r1, r2
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	f7f8 fec6 	bl	80013da <_fstat>
 800864e:	1c43      	adds	r3, r0, #1
 8008650:	d102      	bne.n	8008658 <_fstat_r+0x1c>
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	b103      	cbz	r3, 8008658 <_fstat_r+0x1c>
 8008656:	602b      	str	r3, [r5, #0]
 8008658:	bd38      	pop	{r3, r4, r5, pc}
 800865a:	bf00      	nop
 800865c:	20000ca0 	.word	0x20000ca0

08008660 <_isatty_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4c06      	ldr	r4, [pc, #24]	; (800867c <_isatty_r+0x1c>)
 8008664:	2300      	movs	r3, #0
 8008666:	4605      	mov	r5, r0
 8008668:	4608      	mov	r0, r1
 800866a:	6023      	str	r3, [r4, #0]
 800866c:	f7f8 fec5 	bl	80013fa <_isatty>
 8008670:	1c43      	adds	r3, r0, #1
 8008672:	d102      	bne.n	800867a <_isatty_r+0x1a>
 8008674:	6823      	ldr	r3, [r4, #0]
 8008676:	b103      	cbz	r3, 800867a <_isatty_r+0x1a>
 8008678:	602b      	str	r3, [r5, #0]
 800867a:	bd38      	pop	{r3, r4, r5, pc}
 800867c:	20000ca0 	.word	0x20000ca0

08008680 <_lseek_r>:
 8008680:	b538      	push	{r3, r4, r5, lr}
 8008682:	4c07      	ldr	r4, [pc, #28]	; (80086a0 <_lseek_r+0x20>)
 8008684:	4605      	mov	r5, r0
 8008686:	4608      	mov	r0, r1
 8008688:	4611      	mov	r1, r2
 800868a:	2200      	movs	r2, #0
 800868c:	6022      	str	r2, [r4, #0]
 800868e:	461a      	mov	r2, r3
 8008690:	f7f8 febe 	bl	8001410 <_lseek>
 8008694:	1c43      	adds	r3, r0, #1
 8008696:	d102      	bne.n	800869e <_lseek_r+0x1e>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	b103      	cbz	r3, 800869e <_lseek_r+0x1e>
 800869c:	602b      	str	r3, [r5, #0]
 800869e:	bd38      	pop	{r3, r4, r5, pc}
 80086a0:	20000ca0 	.word	0x20000ca0

080086a4 <__ascii_mbtowc>:
 80086a4:	b082      	sub	sp, #8
 80086a6:	b901      	cbnz	r1, 80086aa <__ascii_mbtowc+0x6>
 80086a8:	a901      	add	r1, sp, #4
 80086aa:	b142      	cbz	r2, 80086be <__ascii_mbtowc+0x1a>
 80086ac:	b14b      	cbz	r3, 80086c2 <__ascii_mbtowc+0x1e>
 80086ae:	7813      	ldrb	r3, [r2, #0]
 80086b0:	600b      	str	r3, [r1, #0]
 80086b2:	7812      	ldrb	r2, [r2, #0]
 80086b4:	1c10      	adds	r0, r2, #0
 80086b6:	bf18      	it	ne
 80086b8:	2001      	movne	r0, #1
 80086ba:	b002      	add	sp, #8
 80086bc:	4770      	bx	lr
 80086be:	4610      	mov	r0, r2
 80086c0:	e7fb      	b.n	80086ba <__ascii_mbtowc+0x16>
 80086c2:	f06f 0001 	mvn.w	r0, #1
 80086c6:	e7f8      	b.n	80086ba <__ascii_mbtowc+0x16>

080086c8 <memmove>:
 80086c8:	4288      	cmp	r0, r1
 80086ca:	b510      	push	{r4, lr}
 80086cc:	eb01 0302 	add.w	r3, r1, r2
 80086d0:	d807      	bhi.n	80086e2 <memmove+0x1a>
 80086d2:	1e42      	subs	r2, r0, #1
 80086d4:	4299      	cmp	r1, r3
 80086d6:	d00a      	beq.n	80086ee <memmove+0x26>
 80086d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80086e0:	e7f8      	b.n	80086d4 <memmove+0xc>
 80086e2:	4283      	cmp	r3, r0
 80086e4:	d9f5      	bls.n	80086d2 <memmove+0xa>
 80086e6:	1881      	adds	r1, r0, r2
 80086e8:	1ad2      	subs	r2, r2, r3
 80086ea:	42d3      	cmn	r3, r2
 80086ec:	d100      	bne.n	80086f0 <memmove+0x28>
 80086ee:	bd10      	pop	{r4, pc}
 80086f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80086f8:	e7f7      	b.n	80086ea <memmove+0x22>

080086fa <__malloc_lock>:
 80086fa:	4770      	bx	lr

080086fc <__malloc_unlock>:
 80086fc:	4770      	bx	lr

080086fe <_realloc_r>:
 80086fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008700:	4607      	mov	r7, r0
 8008702:	4614      	mov	r4, r2
 8008704:	460e      	mov	r6, r1
 8008706:	b921      	cbnz	r1, 8008712 <_realloc_r+0x14>
 8008708:	4611      	mov	r1, r2
 800870a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800870e:	f7ff bbfd 	b.w	8007f0c <_malloc_r>
 8008712:	b922      	cbnz	r2, 800871e <_realloc_r+0x20>
 8008714:	f7ff fbac 	bl	8007e70 <_free_r>
 8008718:	4625      	mov	r5, r4
 800871a:	4628      	mov	r0, r5
 800871c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800871e:	f000 f834 	bl	800878a <_malloc_usable_size_r>
 8008722:	42a0      	cmp	r0, r4
 8008724:	d20f      	bcs.n	8008746 <_realloc_r+0x48>
 8008726:	4621      	mov	r1, r4
 8008728:	4638      	mov	r0, r7
 800872a:	f7ff fbef 	bl	8007f0c <_malloc_r>
 800872e:	4605      	mov	r5, r0
 8008730:	2800      	cmp	r0, #0
 8008732:	d0f2      	beq.n	800871a <_realloc_r+0x1c>
 8008734:	4631      	mov	r1, r6
 8008736:	4622      	mov	r2, r4
 8008738:	f7ff f8a6 	bl	8007888 <memcpy>
 800873c:	4631      	mov	r1, r6
 800873e:	4638      	mov	r0, r7
 8008740:	f7ff fb96 	bl	8007e70 <_free_r>
 8008744:	e7e9      	b.n	800871a <_realloc_r+0x1c>
 8008746:	4635      	mov	r5, r6
 8008748:	e7e7      	b.n	800871a <_realloc_r+0x1c>
	...

0800874c <_read_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4c07      	ldr	r4, [pc, #28]	; (800876c <_read_r+0x20>)
 8008750:	4605      	mov	r5, r0
 8008752:	4608      	mov	r0, r1
 8008754:	4611      	mov	r1, r2
 8008756:	2200      	movs	r2, #0
 8008758:	6022      	str	r2, [r4, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	f7f8 fdf8 	bl	8001350 <_read>
 8008760:	1c43      	adds	r3, r0, #1
 8008762:	d102      	bne.n	800876a <_read_r+0x1e>
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	b103      	cbz	r3, 800876a <_read_r+0x1e>
 8008768:	602b      	str	r3, [r5, #0]
 800876a:	bd38      	pop	{r3, r4, r5, pc}
 800876c:	20000ca0 	.word	0x20000ca0

08008770 <__ascii_wctomb>:
 8008770:	b149      	cbz	r1, 8008786 <__ascii_wctomb+0x16>
 8008772:	2aff      	cmp	r2, #255	; 0xff
 8008774:	bf85      	ittet	hi
 8008776:	238a      	movhi	r3, #138	; 0x8a
 8008778:	6003      	strhi	r3, [r0, #0]
 800877a:	700a      	strbls	r2, [r1, #0]
 800877c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008780:	bf98      	it	ls
 8008782:	2001      	movls	r0, #1
 8008784:	4770      	bx	lr
 8008786:	4608      	mov	r0, r1
 8008788:	4770      	bx	lr

0800878a <_malloc_usable_size_r>:
 800878a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800878e:	1f18      	subs	r0, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	bfbc      	itt	lt
 8008794:	580b      	ldrlt	r3, [r1, r0]
 8008796:	18c0      	addlt	r0, r0, r3
 8008798:	4770      	bx	lr
	...

0800879c <_init>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	bf00      	nop
 80087a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087a2:	bc08      	pop	{r3}
 80087a4:	469e      	mov	lr, r3
 80087a6:	4770      	bx	lr

080087a8 <_fini>:
 80087a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087aa:	bf00      	nop
 80087ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ae:	bc08      	pop	{r3}
 80087b0:	469e      	mov	lr, r3
 80087b2:	4770      	bx	lr
