// Seed: 1921543701
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  type_8(
      1, (1), 1, id_2, 0, 1, 1'd0
  );
  reg id_4;
  always @(posedge 1);
  always @(id_2) id_3 <= 1;
  initial begin
    SystemTFIdentifier;
    id_4 <= 1'b0;
  end
  logic id_5;
  logic id_6;
endmodule
