vendor_name = ModelSim
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_4_1.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_4_1_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/ALU.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_4bit.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_4bit_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/ALU_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/adder.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/adder_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/adder_4bit.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/adder_4bit_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_2_1.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_2_1_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_2_4bit.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/mux_2_4bit_tb.sv
source_file = 1, C:/Users/spark/OneDrive/Escritorio/Proyecto/SPI_Proyecto2/controller/db/PWM_controller.cbx.xml
design_name = adder_4bit
instance = comp, \out[0]~output , out[0]~output, adder_4bit, 1
instance = comp, \out[1]~output , out[1]~output, adder_4bit, 1
instance = comp, \out[2]~output , out[2]~output, adder_4bit, 1
instance = comp, \out[3]~output , out[3]~output, adder_4bit, 1
instance = comp, \out[4]~output , out[4]~output, adder_4bit, 1
instance = comp, \c_out~output , c_out~output, adder_4bit, 1
instance = comp, \c_in~input , c_in~input, adder_4bit, 1
instance = comp, \b[0]~input , b[0]~input, adder_4bit, 1
instance = comp, \a[0]~input , a[0]~input, adder_4bit, 1
instance = comp, \add0|out , add0|out, adder_4bit, 1
instance = comp, \b[1]~input , b[1]~input, adder_4bit, 1
instance = comp, \a[1]~input , a[1]~input, adder_4bit, 1
instance = comp, \add1|out , add1|out, adder_4bit, 1
instance = comp, \b[2]~input , b[2]~input, adder_4bit, 1
instance = comp, \add1|c_out~0 , add1|c_out~0, adder_4bit, 1
instance = comp, \a[2]~input , a[2]~input, adder_4bit, 1
instance = comp, \add2|out , add2|out, adder_4bit, 1
instance = comp, \b[3]~input , b[3]~input, adder_4bit, 1
instance = comp, \a[3]~input , a[3]~input, adder_4bit, 1
instance = comp, \add3|out , add3|out, adder_4bit, 1
instance = comp, \add3|c_out~0 , add3|c_out~0, adder_4bit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, adder_4bit, 1
