Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Lab6new.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab6new.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab6new"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab6new
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\sevensegsixnew.vf" into library work
Parsing module <sevensegsixnew>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Counter_0_to_7.vf" into library work
Parsing module <CD4CE_HXILINX_Counter_0_to_7>.
Parsing module <Counter_0_to_7>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\MuxA_D_CLK.vf" into library work
Parsing module <M2_1_HXILINX_MuxA_D_CLK>.
Parsing module <MuxA_D_CLK>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\FFFFISNH.vf" into library work
Parsing module <FJKC_HXILINX_FFFFISNH>.
Parsing module <FFFFISNH>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" into library work
Parsing module <CD4CE_HXILINX_Lab6new>.
Parsing module <D2_4E_HXILINX_Lab6new>.
Parsing module <AND7_HXILINX_Lab6new>.
Parsing module <Counter_0_to_7_MUSER_Lab6new>.
Parsing module <Lab6new>.
Parsing VHDL file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER60.vhd" into library work
Parsing entity <DIVIDER60>.
Parsing architecture <RTL> of entity <divider60>.
Parsing VHDL file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER25.vhd" into library work
Parsing entity <DIVIDER25>.
Parsing architecture <RTL> of entity <divider25>.
Parsing VHDL file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER10.vhd" into library work
Parsing entity <DIVIDER10>.
Parsing architecture <RTL> of entity <divider10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab6new>.

Elaborating module <MuxA_D_CLK>.

Elaborating module <M2_1_HXILINX_MuxA_D_CLK>.

Elaborating module <FFFFISNH>.

Elaborating module <FJKC_HXILINX_FFFFISNH>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <VCC>.

Elaborating module <AND2B1>.
Going to vhdl side to elaborate module DIVIDER60

Elaborating entity <DIVIDER60> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module DIVIDER10

Elaborating entity <DIVIDER10> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module DIVIDER25

Elaborating entity <DIVIDER25> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <sevensegsixnew>.

Elaborating module <AND2B2>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <OR3B1>.

Elaborating module <OR2>.

Elaborating module <AND3B2>.

Elaborating module <OR5>.

Elaborating module <AND3B1>.

Elaborating module <AND4B4>.

Elaborating module <AND4B3>.

Elaborating module <AND4B2>.

Elaborating module <Counter_0_to_7_MUSER_Lab6new>.

Elaborating module <CD4CE_HXILINX_Lab6new>.
WARNING:HDLCompiler:413 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND4>.

Elaborating module <GND>.
Going to vhdl side to elaborate module DIVIDER60

Elaborating entity <DIVIDER60> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER60.vhd" Line 3: Replacing existing netlist DIVIDER60(RTL)
Back to verilog to continue elaboration

Elaborating module <D2_4E_HXILINX_Lab6new>.

Elaborating module <AND7_HXILINX_Lab6new>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab6new>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf".
    Set property "HU_SET = XLXI_37_1" for instance <XLXI_37>.
    Set property "HU_SET = XLXI_46_2" for instance <XLXI_46>.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" line 307: Output port <TC> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" line 321: Output port <D2> of the instance <XLXI_37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" line 321: Output port <D3> of the instance <XLXI_37> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Lab6new> synthesized.

Synthesizing Unit <MuxA_D_CLK>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\MuxA_D_CLK.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <MuxA_D_CLK> synthesized.

Synthesizing Unit <M2_1_HXILINX_MuxA_D_CLK>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\MuxA_D_CLK.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_MuxA_D_CLK> synthesized.

Synthesizing Unit <FFFFISNH>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\FFFFISNH.vf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <FFFFISNH> synthesized.

Synthesizing Unit <FJKC_HXILINX_FFFFISNH>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\FFFFISNH.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_FFFFISNH> synthesized.

Synthesizing Unit <DIVIDER60>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER60.vhd".
        fin = 25000000
        fout = 2000
    Found 1-bit register for signal <qs>.
    Found 13-bit register for signal <COUNT>.
    Found 13-bit adder for signal <COUNT[12]_GND_32_o_add_1_OUT> created at line 23.
    Found 13-bit comparator greater for signal <n0000> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIVIDER60> synthesized.

Synthesizing Unit <DIVIDER10>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER10.vhd".
        fin = 20000000
        fout = 10
    Found 1-bit register for signal <qs>.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit adder for signal <COUNT[19]_GND_13_o_add_1_OUT> created at line 23.
    Found 20-bit comparator greater for signal <n0000> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIVIDER10> synthesized.

Synthesizing Unit <DIVIDER25>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER25.vhd".
        fin = 25000000
        fout = 20
    Found 1-bit register for signal <qs>.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit adder for signal <COUNT[19]_GND_14_o_add_1_OUT> created at line 23.
    Found 20-bit comparator greater for signal <n0000> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIVIDER25> synthesized.

Synthesizing Unit <sevensegsixnew>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\sevensegsixnew.vf".
    Summary:
	no macro.
Unit <sevensegsixnew> synthesized.

Synthesizing Unit <Counter_0_to_7_MUSER_Lab6new>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf".
    Set property "HU_SET = XLXI_4_0" for instance <XLXI_4>.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf" line 153: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter_0_to_7_MUSER_Lab6new> synthesized.

Synthesizing Unit <CD4CE_HXILINX_Lab6new>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_29_o_add_4_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_Lab6new> synthesized.

Synthesizing Unit <D2_4E_HXILINX_Lab6new>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_Lab6new> synthesized.

Synthesizing Unit <AND7_HXILINX_Lab6new>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\Lab6_0077\Lab6new.vf".
    Summary:
	no macro.
Unit <AND7_HXILINX_Lab6new> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 2
 20-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 12
 13-bit register                                       : 2
 20-bit register                                       : 2
# Comparators                                          : 4
 13-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 23

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DIVIDER10>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DIVIDER10> synthesized (advanced).

Synthesizing (advanced) Unit <DIVIDER25>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DIVIDER25> synthesized (advanced).

Synthesizing (advanced) Unit <DIVIDER60>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DIVIDER60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 13-bit up counter                                     : 2
 20-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 13-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Lab6new>: instances <XLXI_7>, <XLXI_36> of unit <DIVIDER60> are equivalent, second instance is removed

Optimizing unit <FFFFISNH> ...

Optimizing unit <sevensegsixnew> ...

Optimizing unit <XLXI_3/XLXI_1> ...

Optimizing unit <XLXI_3/XLXI_2> ...

Optimizing unit <XLXI_3/XLXI_3> ...

Optimizing unit <XLXI_3/XLXI_4> ...

Optimizing unit <Lab6new> ...

Optimizing unit <FJKC_HXILINX_FFFFISNH> ...

Optimizing unit <CD4CE_HXILINX_Lab6new> ...

Optimizing unit <AND7_HXILINX_Lab6new> ...

Optimizing unit <D2_4E_HXILINX_Lab6new> ...
INFO:Xst:2261 - The FF/Latch <XLXI_8/COUNT_1> in Unit <Lab6new> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/COUNT_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_8/COUNT_2> in Unit <Lab6new> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/COUNT_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_7/COUNT_0> in Unit <Lab6new> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_8/COUNT_0> <XLXI_9/COUNT_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab6new, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab6new.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 240
#      AND2                        : 7
#      AND2B1                      : 9
#      AND2B2                      : 4
#      AND3                        : 1
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 1
#      AND4B2                      : 1
#      AND4B3                      : 3
#      AND4B4                      : 1
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 50
#      LUT2                        : 8
#      LUT3                        : 13
#      LUT4                        : 3
#      LUT5                        : 2
#      LUT6                        : 7
#      MUXCY                       : 50
#      OR2                         : 3
#      OR3                         : 1
#      OR3B1                       : 1
#      OR4                         : 3
#      OR5                         : 2
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 60
#      FD                          : 3
#      FDC                         : 1
#      FDCE                        : 7
#      FDR                         : 49
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  11440     0%  
 Number of Slice LUTs:                  100  out of   5720     1%  
    Number used as Logic:               100  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    102
   Number with an unused Flip Flop:      42  out of    102    41%  
   Number with an unused LUT:             2  out of    102     1%  
   Number of fully used LUT-FF pairs:    58  out of    102    56%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
Preclock                           | BUFGP                   | 52    |
XLXI_5/XLXN_10(XLXI_5/XLXI_19:O)   | NONE(*)(XLXI_5/XLXI_4/Q)| 4     |
XLXI_9/qs                          | NONE(XLXI_26/XLXI_4/Q3) | 4     |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.300ns (Maximum Frequency: 158.724MHz)
   Minimum input arrival time before clock: 4.666ns
   Maximum output required time after clock: 7.473ns
   Maximum combinational path delay: 5.684ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Preclock'
  Clock period: 4.829ns (frequency: 207.091MHz)
  Total number of paths / destination ports: 1451 / 101
-------------------------------------------------------------------------
Delay:               4.829ns (Levels of Logic = 3)
  Source:            XLXI_7/COUNT_5 (FF)
  Destination:       XLXI_7/COUNT_0 (FF)
  Source Clock:      Preclock rising
  Destination Clock: Preclock rising

  Data Path: XLXI_7/COUNT_5 to XLXI_7/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  XLXI_7/COUNT_5 (XLXI_7/COUNT_5)
     LUT6:I0->O            1   0.203   0.580  XLXI_7/n0000_inv3_SW0 (N5)
     LUT6:I5->O            2   0.205   0.845  XLXI_7/n0000_inv3 (XLXI_7/n0000_inv3)
     LUT3:I0->O           13   0.205   0.932  XLXI_7/n0000_inv4 (XLXI_7/n0000_inv)
     FDR:R                     0.430          XLXI_7/COUNT_0
    ----------------------------------------
    Total                      4.829ns (1.490ns logic, 3.339ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_10'
  Clock period: 6.300ns (frequency: 158.724MHz)
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Delay:               6.300ns (Levels of Logic = 6)
  Source:            XLXI_5/XLXI_2/Q (FF)
  Destination:       XLXI_5/XLXI_4/Q (FF)
  Source Clock:      XLXI_5/XLXN_10 rising
  Destination Clock: XLXI_5/XLXN_10 rising

  Data Path: XLXI_5/XLXI_2/Q to XLXI_5/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   0.829  Q (Q)
     end scope: 'XLXI_5/XLXI_2:Q'
     INV:I->O              1   0.568   0.808  XLXI_47 (XLXN_153)
     begin scope: 'XLXI_46:I5'
     LUT6:I3->O            1   0.205   0.924  O (O)
     end scope: 'XLXI_46:O'
     OR2:I1->O             2   0.223   0.981  XLXI_51 (XLXN_164)
     AND2:I0->O            4   0.203   0.683  XLXI_5/XLXI_25 (XLXI_5/XLXN_29)
     begin scope: 'XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      6.300ns (2.076ns logic, 4.224ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_9/qs'
  Clock period: 5.943ns (frequency: 168.279MHz)
  Total number of paths / destination ports: 39 / 8
-------------------------------------------------------------------------
Delay:               5.943ns (Levels of Logic = 6)
  Source:            XLXI_26/XLXI_4/Q2 (FF)
  Destination:       XLXI_26/XLXI_4/Q3 (FF)
  Source Clock:      XLXI_9/qs rising
  Destination Clock: XLXI_9/qs rising

  Data Path: XLXI_26/XLXI_4/Q2 to XLXI_26/XLXI_4/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.819  Q2 (Q2)
     end scope: 'XLXI_26/XLXI_4:Q2'
     begin scope: 'XLXI_46:I0'
     LUT2:I0->O            1   0.203   0.827  O_SW0 (N01)
     LUT6:I2->O            1   0.203   0.924  O (O)
     end scope: 'XLXI_46:O'
     OR2:I1->O             2   0.223   0.961  XLXI_51 (XLXN_164)
     OR2:I1->O             4   0.223   0.683  XLXI_26/XLXI_11 (XLXI_26/XLXN_43)
     begin scope: 'XLXI_26/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.943ns (1.729ns logic, 4.214ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXN_10'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.666ns (Levels of Logic = 4)
  Source:            CLR_Switch (PAD)
  Destination:       XLXI_5/XLXI_4/Q (FF)
  Destination Clock: XLXI_5/XLXN_10 rising

  Data Path: CLR_Switch to XLXI_5/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  CLR_Switch_IBUF (CLR_Switch_IBUF)
     OR2:I0->O             2   0.203   0.981  XLXI_51 (XLXN_164)
     AND2:I0->O            4   0.203   0.683  XLXI_5/XLXI_25 (XLXI_5/XLXN_29)
     begin scope: 'XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.666ns (2.058ns logic, 2.608ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_9/qs'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.666ns (Levels of Logic = 4)
  Source:            CLR_Switch (PAD)
  Destination:       XLXI_26/XLXI_4/Q3 (FF)
  Destination Clock: XLXI_9/qs rising

  Data Path: CLR_Switch to XLXI_26/XLXI_4/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  CLR_Switch_IBUF (CLR_Switch_IBUF)
     OR2:I0->O             2   0.203   0.961  XLXI_51 (XLXN_164)
     OR2:I1->O             4   0.223   0.683  XLXI_26/XLXI_11 (XLXI_26/XLXN_43)
     begin scope: 'XLXI_26/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.666ns (2.078ns logic, 2.588ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/XLXN_10'
  Total number of paths / destination ports: 63 / 8
-------------------------------------------------------------------------
Offset:              7.473ns (Levels of Logic = 6)
  Source:            XLXI_5/XLXI_4/Q (FF)
  Destination:       P41 (PAD)
  Source Clock:      XLXI_5/XLXN_10 rising

  Data Path: XLXI_5/XLXI_4/Q to P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.013  Q (Q)
     end scope: 'XLXI_5/XLXI_4:Q'
     begin scope: 'XLXI_3/XLXI_1:D0'
     LUT3:I1->O           12   0.203   1.253  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_10/XLXI_3 (XLXI_10/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_10/XLXI_4 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      7.473ns (3.783ns logic, 3.690ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Preclock'
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Offset:              7.464ns (Levels of Logic = 5)
  Source:            XLXI_7/qs (FF)
  Destination:       P41 (PAD)
  Source Clock:      Preclock rising

  Data Path: XLXI_7/qs to P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  XLXI_7/qs (XLXI_7/qs)
     begin scope: 'XLXI_3/XLXI_1:S0'
     LUT3:I0->O           12   0.205   1.253  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_10/XLXI_3 (XLXI_10/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_10/XLXI_4 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      7.464ns (3.785ns logic, 3.679ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_9/qs'
  Total number of paths / destination ports: 38 / 7
-------------------------------------------------------------------------
Offset:              7.236ns (Levels of Logic = 6)
  Source:            XLXI_26/XLXI_4/Q0 (FF)
  Destination:       P41 (PAD)
  Source Clock:      XLXI_9/qs rising

  Data Path: XLXI_26/XLXI_4/Q0 to P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.774  Q0 (Q0)
     end scope: 'XLXI_26/XLXI_4:Q0'
     begin scope: 'XLXI_3/XLXI_1:D1'
     LUT3:I2->O           12   0.205   1.253  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_10/XLXI_3 (XLXI_10/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_10/XLXI_4 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      7.236ns (3.785ns logic, 3.451ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.684ns (Levels of Logic = 3)
  Source:            CLK_Switch (PAD)
  Destination:       buz (PAD)

  Data Path: CLK_Switch to buz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   1.109  CLK_Switch_IBUF (CLK_Switch_IBUF)
     AND2B1:I0->O          1   0.203   0.579  XLXI_32 (buz_OBUF)
     OBUF:I->O                 2.571          buz_OBUF (buz)
    ----------------------------------------
    Total                      5.684ns (3.996ns logic, 1.688ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Preclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Preclock       |    4.829|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXN_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_10 |    6.300|         |         |         |
XLXI_9/qs      |    5.943|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_9/qs
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_10 |    6.300|         |         |         |
XLXI_9/qs      |    5.943|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.47 secs
 
--> 

Total memory usage is 4485880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

