

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_104_12'
================================================================
* Date:           Fri Jun 17 13:16:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.515 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_12  |        8|        8|         2|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|      75|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_80_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_74_p2        |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_86_p2         |       xor|   0|  0|   5|           4|           5|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          14|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |KB_out_blk_n             |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_26_fu_42               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_26_fu_42               |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_104_12|  return value|
|KB_out_din              |  out|   16|     ap_fifo|                            KB_out|       pointer|
|KB_out_full_n           |   in|    1|     ap_fifo|                            KB_out|       pointer|
|KB_out_write            |  out|    1|     ap_fifo|                            KB_out|       pointer|
|survival_path_address0  |  out|    4|   ap_memory|                     survival_path|         array|
|survival_path_ce0       |  out|    1|   ap_memory|                     survival_path|         array|
|survival_path_q0        |   in|   32|   ap_memory|                     survival_path|         array|
+------------------------+-----+-----+------------+----------------------------------+--------------+

