[2025-09-15 16:22:22] START suite=spec trace=481.wrf-1254B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-1254B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2648650 heartbeat IPC: 3.776 cumulative IPC: 3.776 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4956447 heartbeat IPC: 4.333 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4956447 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4956447 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 10747952 heartbeat IPC: 1.727 cumulative IPC: 1.727 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16471661 heartbeat IPC: 1.747 cumulative IPC: 1.737 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 21134978 heartbeat IPC: 2.144 cumulative IPC: 1.854 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 25790536 heartbeat IPC: 2.148 cumulative IPC: 1.92 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 30784398 heartbeat IPC: 2.002 cumulative IPC: 1.936 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 36201515 heartbeat IPC: 1.846 cumulative IPC: 1.92 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 41683576 heartbeat IPC: 1.824 cumulative IPC: 1.906 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 51445681 heartbeat IPC: 1.024 cumulative IPC: 1.721 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 56578052 heartbeat IPC: 1.948 cumulative IPC: 1.743 (Simulation time: 00 hr 10 min 04 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 56414051 cumulative IPC: 1.773 (Simulation time: 00 hr 10 min 53 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 56414051 cumulative IPC: 1.773 (Simulation time: 00 hr 10 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-1254B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.773 instructions: 100000001 cycles: 56414051
CPU 0 Branch Prediction Accuracy: 99.21% MPKI: 0.4123 Average ROB Occupancy at Mispredict: 298.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.4119
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 9e-05


====Backend Stall Breakdown====
ROB_STALL: 30971337
LQ_STALL: 11038
SQ_STALL: 305218


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 441.92026
REPLAY_LOAD: 109.72329
NON_REPLAY_LOAD: 37.93576

== Total ==
ADDR_TRANS: 1335483
REPLAY_LOAD: 337838
NON_REPLAY_LOAD: 29298016

== Counts ==
ADDR_TRANS: 3022
REPLAY_LOAD: 3079
NON_REPLAY_LOAD: 772306

cpu0->cpu0_STLB TOTAL        ACCESS:       9296 HIT:       4280 MISS:       5016 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       9296 HIT:       4280 MISS:       5016 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 430.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1248117 HIT:     688064 MISS:     560053 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     759730 HIT:     320774 MISS:     438956 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     152812 HIT:      37572 MISS:     115240 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     329399 HIT:     329333 MISS:         66 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6176 HIT:        385 MISS:       5791 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 137.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13838771 HIT:   13838502 MISS:        269 MSHR_MERGE:         48
cpu0->cpu0_L1I LOAD         ACCESS:   13838771 HIT:   13838502 MISS:        269 MSHR_MERGE:         48
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 149.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21598529 HIT:   16539222 MISS:    5059307 MSHR_MERGE:    4140768
cpu0->cpu0_L1D LOAD         ACCESS:   16405976 HIT:   13050331 MISS:    3355645 MSHR_MERGE:    2596136
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5182508 HIT:    3485023 MISS:    1697485 MSHR_MERGE:    1544631
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10045 HIT:       3868 MISS:       6177 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12416267 HIT:   12416254 MISS:         13 MSHR_MERGE:          9
cpu0->cpu0_ITLB LOAD         ACCESS:   12416267 HIT:   12416254 MISS:         13 MSHR_MERGE:          9
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 697.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20416099 HIT:   20362126 MISS:      53973 MSHR_MERGE:      44681
cpu0->cpu0_DTLB LOAD         ACCESS:   20416099 HIT:   20362126 MISS:      53973 MSHR_MERGE:      44681
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 237.6 cycles
cpu0->LLC TOTAL        ACCESS:     800101 HIT:     247455 MISS:     552646 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     438956 HIT:       3099 MISS:     435857 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     115240 HIT:       5257 MISS:     109983 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     240114 HIT:     239095 MISS:       1019 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5791 HIT:          4 MISS:       5787 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      27977
  ROW_BUFFER_MISS:     523606
  AVG DBUS CONGESTED CYCLE: 5.118
Channel 0 WQ ROW_BUFFER_HIT:      25970
  ROW_BUFFER_MISS:     211436
  FULL:          0
Channel 0 REFRESHES ISSUED:       4701
[2025-09-15 16:33:16] END   suite=spec trace=481.wrf-1254B (rc=0)
