0.7
2020.2
Dec 19 2021
11:10:04
/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.v,1673554576,verilog,,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v,,pckgen,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen_clk_wiz.v,1673554576,verilog,,/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.v,,pckgen_clk_wiz,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.sim/sim_3/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sim_3/new/pattern_tb3.v,1673555314,verilog,,,,pattern_tb3,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v,1673436644,verilog,,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/vga_param.vh,pattern,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v,1673546065,verilog,,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v,,pattern_hdmi,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v,1673554740,verilog,,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sim_3/new/pattern_tb3.v,/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/vga_param.vh,syncgen,,,../../../../pattern.gen/sources_1/ip/pckgen;../../../../pattern.srcs/sources_1/new,,,,,
/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/vga_param.vh,1673436684,verilog,,,,,,,,,,,,
