// Seed: 1734548722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = (1'b0);
  wire id_9;
  assign module_1.type_3 = 0;
  wire id_10;
endmodule
macromodule module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input supply1 id_6,
    input wire id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10,
    input tri id_11,
    input tri0 id_12,
    output tri1 id_13
);
  wire id_15;
  tri0 id_16 = 1 - "";
  assign id_13 = 1;
  assign id_4  = id_1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
