

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_3'
================================================================
* Date:           Sat Apr 12 12:19:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.209 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     150|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     150|    161|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln5658_2_fu_130_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln5658_fu_120_p2    |         +|   0|  0|  12|           4|           1|
    |and_ln43_fu_151_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln5658_fu_114_p2   |      icmp|   0|  0|  12|           4|           4|
    |p_result_fu_157_p3      |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_145_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 107|          26|          88|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_result_4  |   9|          2|   64|        128|
    |idx169_fu_36                 |   9|          2|    4|          8|
    |p_result_3_fu_40             |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|  135|        270|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |idx169_fu_36             |   4|   0|    4|          0|
    |p_result_3_fu_40         |  64|   0|   64|          0|
    |p_result_4_reg_187       |  64|   0|   64|          0|
    |zext_ln5653_reg_195      |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 150|   0|  200|         50|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_3|  return value|
|zext_ln5674            |   in|   14|     ap_none|                   zext_ln5674|        scalar|
|empty                  |   in|   14|     ap_none|                         empty|        scalar|
|y_train_address0       |  out|   14|   ap_memory|                       y_train|         array|
|y_train_ce0            |  out|    1|   ap_memory|                       y_train|         array|
|y_train_q0             |   in|    1|   ap_memory|                       y_train|         array|
|y_train_address1       |  out|   14|   ap_memory|                       y_train|         array|
|y_train_ce1            |  out|    1|   ap_memory|                       y_train|         array|
|y_train_q1             |   in|    1|   ap_memory|                       y_train|         array|
|p_result_6_out         |  out|   32|      ap_vld|                p_result_6_out|       pointer|
|p_result_6_out_ap_vld  |  out|    1|      ap_vld|                p_result_6_out|       pointer|
+-----------------------+-----+-----+------------+------------------------------+--------------+

