Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue May 10 20:53:40 2016
| Host         : siebl-0218-25.ews.illinois.edu running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clkdivider_one/temp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 99 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.396        0.000                      0                  192        0.022        0.000                      0                  192        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_1   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz         193.396        0.000                      0                  192        0.339        0.000                      0                  192       13.360        0.000                       0                   101  
  clkfbout_clk_wiz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1       193.425        0.000                      0                  192        0.339        0.000                      0                  192       13.360        0.000                       0                   101  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz        193.396        0.000                      0                  192        0.022        0.000                      0                  192  
clk_out_clk_wiz    clk_out_clk_wiz_1      193.396        0.000                      0                  192        0.022        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      193.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.105%)  route 0.212ns (47.895%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y15         FDRE                                         r  clkdivider_one/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[11]/Q
                         net (fo=2, routed)           0.066    -0.415    clkdivider_one/counter_reg_n_0_[11]
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.370 r  clkdivider_one/counter[31]_i_6/O
                         net (fo=2, routed)           0.146    -0.224    clkdivider_one/counter[31]_i_6_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045    -0.179 r  clkdivider_one/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.179    clkdivider_one/temp_clk_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    clkdivider_one/clk_wiz_out
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.518    clkdivider_one/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.256ns (48.377%)  route 0.273ns (51.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.093 r  clkdivider_one/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    clkdivider_one/counter_reg[4]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.517    clkdivider_one/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.256ns (47.404%)  route 0.284ns (52.596%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.083 r  clkdivider_500/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    clkdivider_500/data0[1]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_500/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.299ns (53.740%)  route 0.257ns (46.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.552    -0.629    clkdivider_250/clk_wiz_out
    SLICE_X34Y21         FDRE                                         r  clkdivider_250/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  clkdivider_250/counter_reg[30]/Q
                         net (fo=2, routed)           0.061    -0.404    clkdivider_250/counter_reg_n_0_[30]
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.359 r  clkdivider_250/counter[31]_i_11__1/O
                         net (fo=1, routed)           0.050    -0.309    clkdivider_250/counter[31]_i_11__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  clkdivider_250/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.146    -0.118    clkdivider_250/counter[31]_i_4__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.073 r  clkdivider_250/temp_clk_i_1__1/O
                         net (fo=1, routed)           0.000    -0.073    clkdivider_250/temp_clk_i_1__1_n_0
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.819    -0.871    clkdivider_250/clk_wiz_out
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/C
                         clock pessimism              0.254    -0.616    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091    -0.525    clkdivider_250/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.292ns (51.666%)  route 0.273ns (48.334%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.057 r  clkdivider_one/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    clkdivider_one/counter_reg[4]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.517    clkdivider_one/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.292ns (50.691%)  route 0.284ns (49.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.047 r  clkdivider_500/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.047    clkdivider_500/data0[2]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_500/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.808%)  route 0.335ns (57.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_one/counter_reg[14]/Q
                         net (fo=2, routed)           0.335    -0.147    clkdivider_one/counter_reg_n_0_[14]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.037 r  clkdivider_one/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    clkdivider_one/counter_reg[16]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_one/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.211ns (34.264%)  route 0.405ns (65.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_500/counter_reg[0]/Q
                         net (fo=3, routed)           0.405    -0.055    clkdivider_500/counter[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.047    -0.008 r  clkdivider_500/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    clkdivider_500/counter_0[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.133    -0.490    clkdivider_500/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.279ns (44.767%)  route 0.344ns (55.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  clkdivider_250/counter_reg[1]/Q
                         net (fo=2, routed)           0.344    -0.115    clkdivider_250/counter_reg_n_0_[1]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.000 r  clkdivider_250/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.000    clkdivider_250/counter_reg[4]_i_1_n_7
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134    -0.489    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.750%)  route 0.410ns (66.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_250/counter_reg[0]/Q
                         net (fo=3, routed)           0.410    -0.049    clkdivider_250/counter_reg_n_0_[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.004 r  clkdivider_250/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.004    clkdivider_250/counter[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.503    clkdivider_250/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkwizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clkwizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y14     clkdivider_250/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y16     clkdivider_250/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y16     clkdivider_500/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y21     clkdivider_250/temp_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkwizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      193.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.425ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.289   198.758    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.234    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.425    

Slack (MET) :             193.425ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.289   198.758    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.234    clkdivider_250/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.425    

Slack (MET) :             193.425ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.289   198.758    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.234    clkdivider_250/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.425    

Slack (MET) :             193.425ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.289   198.758    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.234    clkdivider_250/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.425    

Slack (MET) :             193.538ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.289   198.732    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.208    clkdivider_250/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.208    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.538    

Slack (MET) :             193.538ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.289   198.732    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.208    clkdivider_250/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.208    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.538    

Slack (MET) :             193.538ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.289   198.732    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.208    clkdivider_250/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.208    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.538    

Slack (MET) :             193.538ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.289   198.732    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.208    clkdivider_250/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.208    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.538    

Slack (MET) :             193.546ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.289   198.730    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.546    

Slack (MET) :             193.546ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.289   198.730    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.105%)  route 0.212ns (47.895%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y15         FDRE                                         r  clkdivider_one/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[11]/Q
                         net (fo=2, routed)           0.066    -0.415    clkdivider_one/counter_reg_n_0_[11]
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.370 r  clkdivider_one/counter[31]_i_6/O
                         net (fo=2, routed)           0.146    -0.224    clkdivider_one/counter[31]_i_6_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045    -0.179 r  clkdivider_one/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.179    clkdivider_one/temp_clk_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    clkdivider_one/clk_wiz_out
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.518    clkdivider_one/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.256ns (48.377%)  route 0.273ns (51.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.093 r  clkdivider_one/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    clkdivider_one/counter_reg[4]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.517    clkdivider_one/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.256ns (47.404%)  route 0.284ns (52.596%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.083 r  clkdivider_500/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    clkdivider_500/data0[1]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_500/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.299ns (53.740%)  route 0.257ns (46.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.552    -0.629    clkdivider_250/clk_wiz_out
    SLICE_X34Y21         FDRE                                         r  clkdivider_250/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  clkdivider_250/counter_reg[30]/Q
                         net (fo=2, routed)           0.061    -0.404    clkdivider_250/counter_reg_n_0_[30]
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.359 r  clkdivider_250/counter[31]_i_11__1/O
                         net (fo=1, routed)           0.050    -0.309    clkdivider_250/counter[31]_i_11__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  clkdivider_250/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.146    -0.118    clkdivider_250/counter[31]_i_4__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.073 r  clkdivider_250/temp_clk_i_1__1/O
                         net (fo=1, routed)           0.000    -0.073    clkdivider_250/temp_clk_i_1__1_n_0
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.819    -0.871    clkdivider_250/clk_wiz_out
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/C
                         clock pessimism              0.254    -0.616    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091    -0.525    clkdivider_250/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.292ns (51.666%)  route 0.273ns (48.334%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.057 r  clkdivider_one/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    clkdivider_one/counter_reg[4]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.517    clkdivider_one/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.292ns (50.691%)  route 0.284ns (49.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.047 r  clkdivider_500/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.047    clkdivider_500/data0[2]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_500/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.808%)  route 0.335ns (57.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_one/counter_reg[14]/Q
                         net (fo=2, routed)           0.335    -0.147    clkdivider_one/counter_reg_n_0_[14]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.037 r  clkdivider_one/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    clkdivider_one/counter_reg[16]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.518    clkdivider_one/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.211ns (34.264%)  route 0.405ns (65.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_500/counter_reg[0]/Q
                         net (fo=3, routed)           0.405    -0.055    clkdivider_500/counter[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.047    -0.008 r  clkdivider_500/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    clkdivider_500/counter_0[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.133    -0.490    clkdivider_500/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.279ns (44.767%)  route 0.344ns (55.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  clkdivider_250/counter_reg[1]/Q
                         net (fo=2, routed)           0.344    -0.115    clkdivider_250/counter_reg_n_0_[1]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.000 r  clkdivider_250/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.000    clkdivider_250/counter_reg[4]_i_1_n_7
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134    -0.489    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.750%)  route 0.410ns (66.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_250/counter_reg[0]/Q
                         net (fo=3, routed)           0.410    -0.049    clkdivider_250/counter_reg_n_0_[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.004 r  clkdivider_250/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.004    clkdivider_250/counter[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.503    clkdivider_250/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkwizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clkwizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y17     clkdivider_250/counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y18     clkdivider_250/counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y14     clkdivider_250/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y18     clkdivider_250/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y16     clkdivider_250/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y16     clkdivider_500/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y21     clkdivider_250/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y21     clkdivider_250/temp_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y19     clkdivider_one/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y17     clkdivider_250/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkwizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clkwizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      193.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.105%)  route 0.212ns (47.895%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y15         FDRE                                         r  clkdivider_one/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[11]/Q
                         net (fo=2, routed)           0.066    -0.415    clkdivider_one/counter_reg_n_0_[11]
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.370 r  clkdivider_one/counter[31]_i_6/O
                         net (fo=2, routed)           0.146    -0.224    clkdivider_one/counter[31]_i_6_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045    -0.179 r  clkdivider_one/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.179    clkdivider_one/temp_clk_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    clkdivider_one/clk_wiz_out
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.318    -0.292    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.201    clkdivider_one/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.256ns (48.377%)  route 0.273ns (51.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.093 r  clkdivider_one/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    clkdivider_one/counter_reg[4]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.318    -0.305    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.200    clkdivider_one/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.256ns (47.404%)  route 0.284ns (52.596%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.083 r  clkdivider_500/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    clkdivider_500/data0[1]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_500/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.299ns (53.740%)  route 0.257ns (46.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.552    -0.629    clkdivider_250/clk_wiz_out
    SLICE_X34Y21         FDRE                                         r  clkdivider_250/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  clkdivider_250/counter_reg[30]/Q
                         net (fo=2, routed)           0.061    -0.404    clkdivider_250/counter_reg_n_0_[30]
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.359 r  clkdivider_250/counter[31]_i_11__1/O
                         net (fo=1, routed)           0.050    -0.309    clkdivider_250/counter[31]_i_11__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  clkdivider_250/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.146    -0.118    clkdivider_250/counter[31]_i_4__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.073 r  clkdivider_250/temp_clk_i_1__1/O
                         net (fo=1, routed)           0.000    -0.073    clkdivider_250/temp_clk_i_1__1_n_0
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.819    -0.871    clkdivider_250/clk_wiz_out
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091    -0.208    clkdivider_250/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.292ns (51.666%)  route 0.273ns (48.334%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.057 r  clkdivider_one/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    clkdivider_one/counter_reg[4]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.318    -0.305    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.200    clkdivider_one/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.292ns (50.691%)  route 0.284ns (49.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.047 r  clkdivider_500/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.047    clkdivider_500/data0[2]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_500/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.808%)  route 0.335ns (57.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_one/counter_reg[14]/Q
                         net (fo=2, routed)           0.335    -0.147    clkdivider_one/counter_reg_n_0_[14]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.037 r  clkdivider_one/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    clkdivider_one/counter_reg[16]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_one/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.211ns (34.264%)  route 0.405ns (65.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_500/counter_reg[0]/Q
                         net (fo=3, routed)           0.405    -0.055    clkdivider_500/counter[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.047    -0.008 r  clkdivider_500/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    clkdivider_500/counter_0[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.133    -0.173    clkdivider_500/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.279ns (44.767%)  route 0.344ns (55.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  clkdivider_250/counter_reg[1]/Q
                         net (fo=2, routed)           0.344    -0.115    clkdivider_250/counter_reg_n_0_[1]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.000 r  clkdivider_250/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.000    clkdivider_250/counter_reg[4]_i_1_n_7
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134    -0.172    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.750%)  route 0.410ns (66.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_250/counter_reg[0]/Q
                         net (fo=3, routed)           0.410    -0.049    clkdivider_250/counter_reg_n_0_[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.004 r  clkdivider_250/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.004    clkdivider_250/counter[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.186    clkdivider_250/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      193.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[2]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[3]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.116ns (19.368%)  route 4.646ns (80.632%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.289     4.810    clkdivider_250/temp_clk
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.439   198.444    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
                         clock pessimism              0.604   199.047    
                         clock uncertainty           -0.318   198.730    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524   198.206    clkdivider_250/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[5]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[6]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[7]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.510ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.116ns (19.850%)  route 4.506ns (80.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.149     4.670    clkdivider_250/temp_clk
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.438   198.443    clkdivider_250/clk_wiz_out
    SLICE_X34Y15         FDRE                                         r  clkdivider_250/counter_reg[8]/C
                         clock pessimism              0.579   199.021    
                         clock uncertainty           -0.318   198.704    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524   198.180    clkdivider_250/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                193.510    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[13]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    

Slack (MET) :             193.518ns  (required time - arrival time)
  Source:                 clkdivider_250/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.116ns (19.885%)  route 4.496ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 198.441 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.559    -0.953    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.435 f  clkdivider_250/counter_reg[4]/Q
                         net (fo=2, routed)           1.289     0.855    clkdivider_250/counter_reg_n_0_[4]
    SLICE_X34Y13         LUT4 (Prop_lut4_I1_O)        0.124     0.979 f  clkdivider_250/counter[31]_i_12__1/O
                         net (fo=1, routed)           0.850     1.829    clkdivider_250/counter[31]_i_12__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.146     1.975 f  clkdivider_250/counter[31]_i_5__1/O
                         net (fo=2, routed)           1.218     3.193    clkdivider_250/counter[31]_i_5__1_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.328     3.521 r  clkdivider_250/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.139     4.660    clkdivider_250/temp_clk
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          1.436   198.441    clkdivider_250/clk_wiz_out
    SLICE_X34Y17         FDRE                                         r  clkdivider_250/counter_reg[14]/C
                         clock pessimism              0.579   199.019    
                         clock uncertainty           -0.318   198.702    
    SLICE_X34Y17         FDRE (Setup_fdre_C_R)       -0.524   198.178    clkdivider_250/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                193.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.105%)  route 0.212ns (47.895%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y15         FDRE                                         r  clkdivider_one/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[11]/Q
                         net (fo=2, routed)           0.066    -0.415    clkdivider_one/counter_reg_n_0_[11]
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.370 r  clkdivider_one/counter[31]_i_6/O
                         net (fo=2, routed)           0.146    -0.224    clkdivider_one/counter[31]_i_6_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.045    -0.179 r  clkdivider_one/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.179    clkdivider_one/temp_clk_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    clkdivider_one/clk_wiz_out
    SLICE_X29Y15         FDRE                                         r  clkdivider_one/temp_clk_reg/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.318    -0.292    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.201    clkdivider_one/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.256ns (48.377%)  route 0.273ns (51.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.093 r  clkdivider_one/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    clkdivider_one/counter_reg[4]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.318    -0.305    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.200    clkdivider_one/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.256ns (47.404%)  route 0.284ns (52.596%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.083 r  clkdivider_500/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    clkdivider_500/data0[1]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_500/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.299ns (53.740%)  route 0.257ns (46.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.552    -0.629    clkdivider_250/clk_wiz_out
    SLICE_X34Y21         FDRE                                         r  clkdivider_250/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  clkdivider_250/counter_reg[30]/Q
                         net (fo=2, routed)           0.061    -0.404    clkdivider_250/counter_reg_n_0_[30]
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.359 r  clkdivider_250/counter[31]_i_11__1/O
                         net (fo=1, routed)           0.050    -0.309    clkdivider_250/counter[31]_i_11__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  clkdivider_250/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.146    -0.118    clkdivider_250/counter[31]_i_4__1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.073 r  clkdivider_250/temp_clk_i_1__1/O
                         net (fo=1, routed)           0.000    -0.073    clkdivider_250/temp_clk_i_1__1_n_0
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.819    -0.871    clkdivider_250/clk_wiz_out
    SLICE_X35Y21         FDRE                                         r  clkdivider_250/temp_clk_reg/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091    -0.208    clkdivider_250/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.292ns (51.666%)  route 0.273ns (48.334%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  clkdivider_one/counter_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.208    clkdivider_one/counter_reg_n_0_[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.057 r  clkdivider_one/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    clkdivider_one/counter_reg[4]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    clkdivider_one/clk_wiz_out
    SLICE_X28Y13         FDRE                                         r  clkdivider_one/counter_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.318    -0.305    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105    -0.200    clkdivider_one/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.292ns (50.691%)  route 0.284ns (49.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_500/counter_reg[1]/Q
                         net (fo=2, routed)           0.284    -0.198    clkdivider_500/counter[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.047 r  clkdivider_500/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.047    clkdivider_500/data0[2]
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X35Y13         FDRE                                         r  clkdivider_500/counter_reg[2]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_500/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clkdivider_one/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_one/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.808%)  route 0.335ns (57.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkdivider_one/counter_reg[14]/Q
                         net (fo=2, routed)           0.335    -0.147    clkdivider_one/counter_reg_n_0_[14]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.037 r  clkdivider_one/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    clkdivider_one/counter_reg[16]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_one/clk_wiz_out
    SLICE_X28Y16         FDRE                                         r  clkdivider_one/counter_reg[14]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.201    clkdivider_one/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clkdivider_500/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_500/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.211ns (34.264%)  route 0.405ns (65.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_500/counter_reg[0]/Q
                         net (fo=3, routed)           0.405    -0.055    clkdivider_500/counter[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.047    -0.008 r  clkdivider_500/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    clkdivider_500/counter_0[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_500/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_500/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.133    -0.173    clkdivider_500/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.279ns (44.767%)  route 0.344ns (55.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  clkdivider_250/counter_reg[1]/Q
                         net (fo=2, routed)           0.344    -0.115    clkdivider_250/counter_reg_n_0_[1]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.000 r  clkdivider_250/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.000    clkdivider_250/counter_reg[4]_i_1_n_7
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y14         FDRE                                         r  clkdivider_250/counter_reg[1]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134    -0.172    clkdivider_250/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clkdivider_250/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdivider_250/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.750%)  route 0.410ns (66.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkdivider_250/counter_reg[0]/Q
                         net (fo=3, routed)           0.410    -0.049    clkdivider_250/counter_reg_n_0_[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.004 r  clkdivider_250/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.004    clkdivider_250/counter[0]
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkwizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkwizard/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkwizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkwizard/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkwizard/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    clkdivider_250/clk_wiz_out
    SLICE_X34Y13         FDRE                                         r  clkdivider_250/counter_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.318    -0.306    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120    -0.186    clkdivider_250/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.182    





